TimeQuest Timing Analyzer report for img_man_MDS
Sat Jun 08 10:47:36 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 15. Slow Model Setup: 'fpga_clk'
 16. Slow Model Hold: 'fpga_clk'
 17. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 22. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 23. Slow Model Recovery: 'fpga_clk'
 24. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 25. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 26. Slow Model Removal: 'fpga_clk'
 27. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 28. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 30. Slow Model Minimum Pulse Width: 'fpga_clk'
 31. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Fast Model Setup Summary
 43. Fast Model Hold Summary
 44. Fast Model Recovery Summary
 45. Fast Model Removal Summary
 46. Fast Model Minimum Pulse Width Summary
 47. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 48. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 49. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 50. Fast Model Setup: 'fpga_clk'
 51. Fast Model Hold: 'fpga_clk'
 52. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 53. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 54. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 55. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 56. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 57. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 58. Fast Model Recovery: 'fpga_clk'
 59. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 60. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 61. Fast Model Removal: 'fpga_clk'
 62. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 63. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 64. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 65. Fast Model Minimum Pulse Width: 'fpga_clk'
 66. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Propagation Delay
 72. Minimum Propagation Delay
 73. Output Enable Times
 74. Minimum Output Enable Times
 75. Output Disable Times
 76. Minimum Output Disable Times
 77. Multicorner Timing Analysis Summary
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Progagation Delay
 83. Minimum Progagation Delay
 84. Setup Transfers
 85. Hold Transfers
 86. Recovery Transfers
 87. Removal Transfers
 88. Report TCCS
 89. Report RSKM
 90. Unconstrained Paths
 91. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; img_man_MDS                                       ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sat Jun 08 10:47:25 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; fpga_clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { fpga_clk }                                               ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Generated ; 7.500  ; 133.33 MHz ; 0.000 ; 3.750  ; 50.00      ; 3         ; 8           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] } ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] } ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] } ;
+--------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                               ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 94.47 MHz  ; 94.47 MHz       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;                                                               ;
; 114.57 MHz ; 114.57 MHz      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;                                                               ;
; 173.25 MHz ; 173.25 MHz      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;                                                               ;
; 942.51 MHz ; 420.17 MHz      ; fpga_clk                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                        ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -0.585 ; -3.162        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.673  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.187  ; 0.000         ;
; fpga_clk                                               ; 18.939 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                        ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; fpga_clk                                               ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                     ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; -1.151 ; -2.302        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -0.863 ; -0.863        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 1.061  ; 0.000         ;
; fpga_clk                                               ; 17.902 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                     ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1.048 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 1.433 ; 0.000         ;
; fpga_clk                                               ; 1.824 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 3.109 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                               ; 9.000  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.585 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.625     ;
; -0.555 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.593     ;
; -0.524 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.564     ;
; -0.521 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.558     ;
; -0.521 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.559     ;
; -0.491 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.526     ;
; -0.460 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.497     ;
; -0.457 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.492     ;
; -0.454 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.494     ;
; -0.436 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.476     ;
; -0.430 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.470     ;
; -0.406 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.444     ;
; -0.400 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.438     ;
; -0.390 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.427     ;
; -0.375 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.415     ;
; -0.372 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.410     ;
; -0.370 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.408     ;
; -0.369 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.409     ;
; -0.366 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.404     ;
; -0.354 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.394     ;
; -0.324 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.362     ;
; -0.306 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.341     ;
; -0.305 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.345     ;
; -0.299 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.339     ;
; -0.293 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.333     ;
; -0.290 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.328     ;
; -0.258 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.295     ;
; -0.250 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.288     ;
; -0.223 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.263     ;
; -0.221 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.259     ;
; -0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.253     ;
; -0.212 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.252     ;
; -0.197 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.234     ;
; -0.194 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 10.228     ;
; -0.186 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.221     ;
; -0.182 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.220     ;
; -0.174 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[0]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.211     ;
; -0.167 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.202     ;
; -0.163 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.076      ; 10.204     ;
; -0.157 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.197     ;
; -0.151 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.191     ;
; -0.148 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.186     ;
; -0.140 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.177     ;
; -0.140 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.076      ; 10.181     ;
; -0.139 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.177     ;
; -0.136 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.173     ;
; -0.133 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.168     ;
; -0.110 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[0]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 10.144     ;
; -0.110 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.145     ;
; -0.109 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.146     ;
; -0.105 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.142     ;
; -0.103 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.140     ;
; -0.102 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.142     ;
; -0.101 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.139     ;
; -0.099 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.137     ;
; -0.095 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.133     ;
; -0.093 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.130     ;
; -0.081 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.121     ;
; -0.080 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.117     ;
; -0.079 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.116     ;
; -0.076 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.114     ;
; -0.076 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.111     ;
; -0.075 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.110     ;
; -0.072 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.110     ;
; -0.066 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.103     ;
; -0.061 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.076      ; 10.102     ;
; -0.050 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.085     ;
; -0.044 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.081     ;
; -0.041 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.076     ;
; -0.041 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.081     ;
; -0.038 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.076     ;
; -0.027 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.064     ;
; -0.025 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[0]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.062     ;
; -0.019 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[0]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.056     ;
; -0.019 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.057     ;
; -0.019 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.056     ;
; -0.016 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.051     ;
; -0.014 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.076      ; 10.055     ;
; -0.009 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.046     ;
; -0.008 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.076      ; 10.049     ;
; -0.008 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.048     ;
; -0.002 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.042     ;
; 0.000  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 10.042     ;
; 0.003  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.035     ;
; 0.003  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 10.035     ;
; 0.009  ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.076      ; 10.032     ;
; 0.015  ; mds_top:inst2|intercon:intercon_z_inst|wbs_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.022     ;
; 0.015  ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.076      ; 10.026     ;
; 0.018  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 10.017     ;
; 0.026  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 10.011     ;
; 0.029  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 10.011     ;
; 0.051  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 9.986      ;
; 0.056  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg3 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 9.984      ;
; 0.056  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 9.986      ;
; 0.057  ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[0]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.072      ; 9.980      ;
; 0.064  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.074      ; 9.975      ;
; 0.068  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.076      ; 9.973      ;
; 0.074  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 9.966      ;
; 0.075  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 9.960      ;
; 0.079  ; mds_top:inst2|intercon:intercon_z_inst|wbs_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 9.955      ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.673 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.022     ; 1.841      ;
; 0.888 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.649      ;
; 0.957 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.579      ;
; 1.018 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.523      ;
; 1.022 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.515      ;
; 1.025 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.514      ;
; 1.030 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.007      ; 1.513      ;
; 1.093 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.446      ;
; 1.123 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.409      ;
; 1.124 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.006      ; 1.418      ;
; 1.127 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[15]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.006      ; 1.415      ;
; 1.147 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.007      ; 1.396      ;
; 1.161 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.380      ;
; 1.161 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.380      ;
; 1.207 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.007      ; 1.336      ;
; 1.210 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.329      ;
; 1.223 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.020     ; 1.293      ;
; 1.228 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.012     ; 1.296      ;
; 1.230 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[10]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.020     ; 1.286      ;
; 1.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.020     ; 1.276      ;
; 1.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.020     ; 1.274      ;
; 1.248 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[20]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 1.279      ;
; 1.249 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.012     ; 1.275      ;
; 1.250 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.291      ;
; 1.251 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.020     ; 1.265      ;
; 1.252 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.014     ; 1.270      ;
; 1.260 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[17]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.281      ;
; 1.262 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.014     ; 1.260      ;
; 1.269 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.006     ; 1.261      ;
; 1.274 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.006      ; 1.268      ;
; 1.275 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.014      ; 1.275      ;
; 1.282 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.022      ; 1.276      ;
; 1.427 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.114      ;
; 1.442 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.097      ;
; 1.457 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.084      ;
; 1.470 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.068      ;
; 1.472 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.067      ;
; 1.478 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.061      ;
; 1.479 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.060      ;
; 1.532 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.009      ;
; 1.537 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.004      ;
; 1.549 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[0]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.988      ;
; 1.564 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 0.977      ;
; 1.564 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 0.977      ;
; 1.564 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 0.977      ;
; 1.566 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 0.975      ;
; 1.569 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[16] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 0.972      ;
; 1.573 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.964      ;
; 1.576 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.964      ;
; 1.580 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[18]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 0.961      ;
; 1.606 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.933      ;
; 1.608 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|type_reg_wbm[0]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.929      ;
; 1.609 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.930      ;
; 1.609 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.928      ;
; 1.610 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.929      ;
; 1.614 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 0.927      ;
; 1.619 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[19]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 0.922      ;
; 1.728 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[5]        ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.819      ;
; 1.745 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.794      ;
; 1.750 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.789      ;
; 1.750 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.789      ;
; 1.751 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.788      ;
; 1.752 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.787      ;
; 1.752 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.787      ;
; 1.753 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.786      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.757 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.782      ;
; 1.757 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.782      ;
; 1.796 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[1]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.037      ; 5.777      ;
; 1.900 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.033     ; 5.603      ;
; 1.939 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[5]        ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.608      ;
; 1.942 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[5]        ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.605      ;
; 1.949 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[0]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.037      ; 5.624      ;
; 1.977 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[5]        ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.570      ;
; 2.003 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[5]        ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 5.544      ;
; 2.033 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[3]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.037      ; 5.540      ;
; 2.056 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[16]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.033     ; 5.447      ;
; 2.092 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 5.401      ;
; 2.092 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[2]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 5.401      ;
; 2.092 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[6]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 5.401      ;
; 2.101 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[14]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.033     ; 5.402      ;
; 2.103 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[4]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.037      ; 5.470      ;
; 2.109 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2]    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.429      ;
; 2.109 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2]    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.429      ;
; 2.109 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2]    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.429      ;
; 2.109 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2]    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.429      ;
; 2.109 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2]    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.429      ;
; 2.109 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2]    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.429      ;
; 2.109 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2]    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.429      ;
; 2.109 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2]    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.429      ;
; 2.109 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2]    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.429      ;
; 2.112 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.033     ; 5.391      ;
; 2.114 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 5.394      ;
; 2.114 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[3]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 5.394      ;
; 2.114 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[4]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 5.394      ;
; 2.114 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[5]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 5.394      ;
; 2.127 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[7]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 5.377      ;
; 2.131 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[10]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.033     ; 5.372      ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.187  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|manipulation_complete ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|image_tx_en_i      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 2.858      ;
; 3.844  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst|reg_data[2]                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.005      ; 1.197      ;
; 16.272 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 8.765      ;
; 16.808 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 8.237      ;
; 16.809 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[4]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 8.237      ;
; 16.876 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 8.169      ;
; 16.956 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 8.089      ;
; 17.084 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[6]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 7.962      ;
; 17.089 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 7.956      ;
; 17.153 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[8]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 7.885      ;
; 17.367 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[7]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 7.679      ;
; 17.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[9]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.480      ;
; 17.720 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.316      ;
; 17.720 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.316      ;
; 17.720 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.316      ;
; 17.749 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.281      ;
; 17.749 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.281      ;
; 17.749 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.281      ;
; 17.750 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.287      ;
; 17.755 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.282      ;
; 17.758 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.279      ;
; 17.758 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.279      ;
; 17.782 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.248      ;
; 17.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.218      ;
; 17.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.218      ;
; 17.810 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.218      ;
; 17.839 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.183      ;
; 17.839 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.183      ;
; 17.839 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.183      ;
; 17.840 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.189      ;
; 17.842 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.194      ;
; 17.843 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.193      ;
; 17.844 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.192      ;
; 17.844 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.187      ;
; 17.844 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.184      ;
; 17.844 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.187      ;
; 17.844 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.184      ;
; 17.844 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.187      ;
; 17.844 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.184      ;
; 17.845 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.184      ;
; 17.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.188      ;
; 17.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.181      ;
; 17.848 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.181      ;
; 17.849 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.187      ;
; 17.853 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.183      ;
; 17.854 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.182      ;
; 17.872 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.150      ;
; 17.873 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.157      ;
; 17.873 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.152      ;
; 17.873 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.149      ;
; 17.873 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.152      ;
; 17.873 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.149      ;
; 17.873 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.152      ;
; 17.873 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.149      ;
; 17.874 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.156      ;
; 17.874 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.156      ;
; 17.874 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.158      ;
; 17.874 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.155      ;
; 17.879 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.153      ;
; 17.879 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.150      ;
; 17.880 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 7.150      ;
; 17.882 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.150      ;
; 17.882 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.147      ;
; 17.882 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.150      ;
; 17.882 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.147      ;
; 17.887 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.150      ;
; 17.888 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.149      ;
; 17.906 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.119      ;
; 17.906 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.116      ;
; 17.932 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.096      ;
; 17.933 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.095      ;
; 17.934 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.094      ;
; 17.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.090      ;
; 17.939 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.089      ;
; 17.943 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.085      ;
; 17.944 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.084      ;
; 17.963 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.059      ;
; 17.964 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.058      ;
; 17.964 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.058      ;
; 17.966 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.065      ;
; 17.966 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.062      ;
; 17.967 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.064      ;
; 17.967 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.061      ;
; 17.968 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.063      ;
; 17.968 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.060      ;
; 17.970 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.052      ;
; 17.972 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.059      ;
; 17.972 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.056      ;
; 17.973 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.058      ;
; 17.973 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.055      ;
; 17.977 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.054      ;
; 17.977 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.051      ;
; 17.977 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.052      ;
; 17.978 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 7.053      ;
; 17.978 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 7.050      ;
; 17.978 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 7.051      ;
; 17.997 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.028      ;
; 17.997 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.025      ;
; 17.998 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.011     ; 7.027      ;
; 17.998 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 7.024      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'fpga_clk'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.939 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.097      ;
; 18.940 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.096      ;
; 18.969 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.067      ;
; 18.970 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.066      ;
; 19.072 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.964      ;
; 19.072 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 0.965      ;
; 19.123 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.913      ;
; 19.242 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.794      ;
; 19.242 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.794      ;
; 19.244 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.792      ;
; 19.246 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.790      ;
; 19.246 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.790      ;
; 19.248 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.788      ;
; 19.249 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.787      ;
; 19.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.785      ;
; 19.255 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.781      ;
; 19.379 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.657      ;
; 19.379 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.657      ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'fpga_clk'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.781      ;
; 0.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.785      ;
; 0.521 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.788      ;
; 0.524 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.794      ;
; 0.647 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.913      ;
; 0.698 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.964      ;
; 0.698 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.965      ;
; 0.800 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.066      ;
; 0.801 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.067      ;
; 0.830 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.096      ;
; 0.831 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.097      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                         ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                           ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                    ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.782      ;
; 0.513 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.782      ;
; 0.515 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_i                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[4]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[15]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[20]                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_bank_r[0]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                           ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[8]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[0]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[0]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[10]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[12]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[21]                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_bank_r[1]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.786      ;
; 0.517 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[18]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.788      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[9]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[9]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.789      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.789      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[7]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[8]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[8]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[10]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[10]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[9]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[9]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d3                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[12]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[12]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[13]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[13]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[1]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[20]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.794      ;
; 0.525 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[16]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[16]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[1]               ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[1]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[5]               ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[5]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[2]               ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[2]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.530 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[15]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[15]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ1_ST                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ2_ST                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.535 ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.538 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.540 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_200us_ST                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.542 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_idle_st       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.546 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_rx_st         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_bank_st       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.548 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[3]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.814      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                           ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_write_proc                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_write_proc                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_2_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_2_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_first                                  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_first                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_2_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_2_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_address_calc_st                  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_address_calc_st                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_idle_st                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_idle_st                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bank_val                                    ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bank_val                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[5]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[5]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_din_valid                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_din_valid                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                     ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trigger                                                                          ; mds_top:inst2|img_man_top:img_man_top_inst|trigger                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|RAM_is_full                                 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|RAM_is_full                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_enable                                 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_enable                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|enable_unit                                             ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|enable_unit                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_stb_o                                ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_stb_o                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_rx_st                                        ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_rx_st                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[18]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[18]                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[1]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_read_pxl[1]                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_read_pxl[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                           ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.778      ;
; 0.516 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.522 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.527 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[7]                                                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[7]                                                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[9]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[9]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.797      ;
; 0.535 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.801      ;
; 0.540 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.806      ;
; 0.542 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.808      ;
; 0.544 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.545 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.811      ;
; 0.546 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.812      ;
; 0.553 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.819      ;
; 0.561 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.827      ;
; 0.562 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.828      ;
; 0.562 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.828      ;
; 0.562 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.828      ;
; 0.574 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.840      ;
; 0.576 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[4]                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.842      ;
; 0.579 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.845      ;
; 0.656 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[2]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.660 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[7]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[1]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[4]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[0]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.663 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[6]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[5]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.665 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[3]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.931      ;
; 0.665 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.931      ;
; 0.667 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.935      ;
; 0.671 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.937      ;
; 0.672 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.938      ;
; 0.674 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.940      ;
; 0.675 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.941      ;
; 0.679 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.945      ;
; 0.683 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                                                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.949      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.951      ;
; 0.691 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.957      ;
; 0.693 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[8]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.959      ;
; 0.705 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.971      ;
; 0.707 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.973      ;
; 0.710 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.976      ;
; 0.710 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.976      ;
; 0.727 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.993      ;
; 0.738 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.004      ;
; 0.743 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.008      ;
; 0.770 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_ver_cond1                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.036      ;
; 0.783 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blanking_hor_cond                                                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blank                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.054      ;
; 0.789 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[5]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.055      ;
; 0.790 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[5]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.056      ;
; 0.791 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[6]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.057      ;
; 0.792 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[1]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.058      ;
; 0.793 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[2]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.059      ;
; 0.793 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.059      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[1]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[1]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[6]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.062      ;
; 0.797 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|addr_store_a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.063      ;
; 0.799 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[8]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[8]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.065      ;
; 0.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[12]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[12]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[3]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[3]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[6]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[6]                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[20]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[20]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[5]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[5]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.151 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                         ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.305      ;
; -1.151 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                         ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.305      ;
; 3.806  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 3.689      ;
; 3.806  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 3.689      ;
; 3.806  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 3.689      ;
; 3.806  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 3.689      ;
; 3.806  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 3.689      ;
; 3.806  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 3.689      ;
; 3.806  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 3.689      ;
; 3.806  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 3.689      ;
; 3.806  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 3.689      ;
; 3.806  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 3.689      ;
; 3.806  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.041     ; 3.689      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready_der              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 3.695      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|arbiter_req                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 3.695      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 3.678      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 3.678      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 3.678      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 3.678      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 3.678      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 3.678      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 3.678      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 3.695      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 3.695      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[1]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 3.695      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 3.695      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 3.678      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 3.695      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[12]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 3.695      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 3.695      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 3.695      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 3.695      ;
; 3.813  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[21]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 3.695      ;
; 3.818  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.039     ; 3.679      ;
; 3.818  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.039     ; 3.679      ;
; 3.818  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.039     ; 3.679      ;
; 3.818  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.039     ; 3.679      ;
; 3.820  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 3.686      ;
; 3.820  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_busy                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 3.686      ;
; 3.820  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|arbiter_req                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 3.686      ;
; 3.820  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 3.686      ;
; 3.826  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 3.692      ;
; 3.827  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 3.698      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 3.676      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 3.676      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 3.676      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 3.676      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 3.676      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_d1              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 3.676      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_bool            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 3.676      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.021     ; 3.687      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.021     ; 3.687      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.021     ; 3.687      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.021     ; 3.687      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.021     ; 3.687      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.021     ; 3.687      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 3.676      ;
; 3.828  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 3.676      ;
; 3.830  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.010     ; 3.696      ;
; 3.830  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[2]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.008     ; 3.698      ;
; 3.830  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.010     ; 3.696      ;
; 3.830  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.010     ; 3.696      ;
; 3.830  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d3                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.010     ; 3.696      ;
; 3.830  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d4                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.010     ; 3.696      ;
; 3.830  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.010     ; 3.696      ;
; 3.830  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.010     ; 3.696      ;
; 3.830  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_bool               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.010     ; 3.696      ;
; 3.842  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.032     ; 3.662      ;
; 3.848  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 3.675      ;
; 3.849  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 3.657      ;
; 3.849  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 3.657      ;
; 3.849  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 3.657      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.034     ; 3.363      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 3.354      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 3.354      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 3.354      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 3.354      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 3.354      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 3.354      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 3.354      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 3.354      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[0]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 3.362      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[0]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 3.359      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[1]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 3.362      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[1]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 3.359      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[2]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 3.362      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[2]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 3.359      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[3]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 3.362      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[3]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 3.359      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[4]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 3.359      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[5]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.035     ; 3.362      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[5]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 3.359      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[6]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 3.359      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[7]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 3.359      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.046     ; 3.351      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 3.366      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[2]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.046     ; 3.351      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[3]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 3.366      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[4]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 3.366      ;
; 4.139  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[5]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 3.366      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.863 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_flt             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.027     ; 3.372      ;
; 4.672  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_deb ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -2.382     ; 2.982      ;
; 4.672  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -2.382     ; 2.982      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[20]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[19]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[21]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[22]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[23]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[24]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[25]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[26]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[18]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.037      ; 4.799      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[17]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[16]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[14]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[19]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[20]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[18]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[21]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[15]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[2]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[3]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[4]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[5]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[6]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[7]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[9]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[10]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[11]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[12]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[13]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.769      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[17]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[16]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[14]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[19]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[20]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[18]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[21]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[15]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[2]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[3]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[4]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[5]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[6]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[7]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[9]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[10]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[11]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[12]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.191  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[13]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 4.760      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[21]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[20]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[19]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[18]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[22]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[23]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[24]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[25]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.192  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[26]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.787      ;
; 5.379  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.580      ;
; 5.379  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.580      ;
; 5.379  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[2]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.580      ;
; 5.379  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[3]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.580      ;
; 5.379  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[4]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.580      ;
; 5.379  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[5]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.580      ;
; 5.379  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[6]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.580      ;
; 5.379  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[7]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.580      ;
; 5.379  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.580      ;
; 5.379  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[9]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.580      ;
; 5.379  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[10]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.580      ;
; 5.379  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[11]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.580      ;
; 5.379  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[12]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 4.580      ;
+--------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.061 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 3.901      ;
; 1.069 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.006      ; 3.902      ;
; 1.083 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 3.896      ;
; 1.101 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 3.885      ;
; 1.118 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -2.412     ; 1.506      ;
; 1.118 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -2.412     ; 1.506      ;
; 1.126 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.026      ; 3.865      ;
; 1.156 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 3.806      ;
; 1.164 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.006      ; 3.807      ;
; 1.178 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 3.801      ;
; 1.196 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 3.790      ;
; 1.221 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.026      ; 3.770      ;
; 1.345 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 3.622      ;
; 1.372 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 3.602      ;
; 1.393 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 3.586      ;
; 1.426 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.023      ; 3.562      ;
; 1.438 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.018      ; 3.545      ;
; 1.440 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 3.527      ;
; 1.467 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 3.507      ;
; 1.487 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 3.477      ;
; 1.488 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 3.491      ;
; 1.521 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.023      ; 3.467      ;
; 1.533 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.018      ; 3.450      ;
; 1.582 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 3.382      ;
; 1.804 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 3.170      ;
; 1.808 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.016      ; 3.173      ;
; 1.826 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.023      ; 3.162      ;
; 1.860 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 3.133      ;
; 1.899 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 3.075      ;
; 1.903 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.016      ; 3.078      ;
; 1.921 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.023      ; 3.067      ;
; 1.955 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 3.038      ;
; 1.956 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.040     ; 3.040      ;
; 1.956 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.040     ; 3.040      ;
; 1.956 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.040     ; 3.040      ;
; 2.051 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.040     ; 2.945      ;
; 2.051 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.040     ; 2.945      ;
; 2.051 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.040     ; 2.945      ;
; 2.156 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.032      ; 2.841      ;
; 2.190 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.811      ;
; 2.190 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.811      ;
; 2.190 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.811      ;
; 2.190 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.811      ;
; 2.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.809      ;
; 2.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.809      ;
; 2.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.809      ;
; 2.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.809      ;
; 2.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.809      ;
; 2.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.809      ;
; 2.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.809      ;
; 2.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.809      ;
; 2.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.809      ;
; 2.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.809      ;
; 2.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.809      ;
; 2.192 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.809      ;
; 2.214 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.809      ;
; 2.214 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.809      ;
; 2.214 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.809      ;
; 2.214 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.809      ;
; 2.214 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.809      ;
; 2.214 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.809      ;
; 2.214 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.809      ;
; 2.214 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.809      ;
; 2.214 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.809      ;
; 2.227 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.803      ;
; 2.227 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.803      ;
; 2.227 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.803      ;
; 2.227 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.803      ;
; 2.227 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.803      ;
; 2.227 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.803      ;
; 2.227 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.803      ;
; 2.227 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.803      ;
; 2.227 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.803      ;
; 2.227 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.803      ;
; 2.230 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.800      ;
; 2.230 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.800      ;
; 2.230 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.800      ;
; 2.251 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.032      ; 2.746      ;
; 2.285 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.716      ;
; 2.285 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.716      ;
; 2.285 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.716      ;
; 2.285 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.716      ;
; 2.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.714      ;
; 2.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.714      ;
; 2.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.714      ;
; 2.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.714      ;
; 2.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.714      ;
; 2.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.714      ;
; 2.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.714      ;
; 2.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.714      ;
; 2.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.714      ;
; 2.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.714      ;
; 2.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.714      ;
; 2.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.714      ;
; 2.309 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.714      ;
; 2.309 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.714      ;
; 2.309 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.714      ;
; 2.309 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.714      ;
; 2.309 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.714      ;
; 2.309 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.714      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'fpga_clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.902 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.134      ;
; 17.902 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.134      ;
; 17.902 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.134      ;
; 17.902 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.134      ;
; 17.946 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.023      ; 2.113      ;
; 17.946 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.023      ; 2.113      ;
; 17.946 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.023      ; 2.113      ;
; 17.946 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.023      ; 2.113      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.048 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.048 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.048 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[13]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.048 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[10]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.048 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[12]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.048 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.048 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.048 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.048 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.241 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.505      ;
; 1.241 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.505      ;
; 1.241 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.505      ;
; 1.241 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.505      ;
; 1.241 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.505      ;
; 1.241 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.505      ;
; 1.241 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.505      ;
; 1.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.717      ;
; 1.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.717      ;
; 1.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.717      ;
; 1.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.717      ;
; 1.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.717      ;
; 1.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.717      ;
; 1.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.717      ;
; 1.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.717      ;
; 1.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.717      ;
; 1.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|parity11                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.717      ;
; 1.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.717      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[11]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[7]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[13]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[11]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[9]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.470 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[8]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.027      ; 1.763      ;
; 1.471 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.742      ;
; 1.471 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.742      ;
; 1.471 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a0                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.742      ;
; 1.471 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.742      ;
; 1.471 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.742      ;
; 1.471 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.742      ;
; 1.471 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.742      ;
; 1.471 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.742      ;
; 1.471 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.742      ;
; 1.471 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.742      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[12]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[10]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[7]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[6]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[5]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.495 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.759      ;
; 1.749 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[8]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.049      ;
; 1.749 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[9]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.049      ;
; 1.749 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[1]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.049      ;
; 1.749 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[3]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 2.049      ;
; 1.759 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.016      ;
; 1.759 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.016      ;
; 1.759 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.016      ;
; 1.759 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.016      ;
; 1.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.051      ;
; 1.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.051      ;
; 1.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[4]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.051      ;
; 1.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.051      ;
; 1.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.051      ;
; 1.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[2]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.051      ;
; 1.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[5]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.051      ;
; 1.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[4]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.051      ;
; 1.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[6]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.051      ;
; 1.780 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[0]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 2.051      ;
; 1.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.057      ;
; 1.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.057      ;
; 1.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[0]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.057      ;
; 1.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.057      ;
; 1.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[3]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.057      ;
; 1.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.057      ;
; 1.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[1]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.057      ;
; 1.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.057      ;
; 1.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.057      ;
; 1.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[2]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.057      ;
; 1.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.057      ;
; 1.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.057      ;
; 1.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 2.057      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.433 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|p0addr                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.698      ;
; 1.506 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.765      ;
; 1.506 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.765      ;
; 1.506 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.765      ;
; 1.506 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.765      ;
; 1.506 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.765      ;
; 1.740 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.999      ;
; 1.740 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.999      ;
; 1.740 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.999      ;
; 1.740 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.999      ;
; 1.750 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.009      ;
; 1.750 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.009      ;
; 1.750 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.009      ;
; 1.750 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.009      ;
; 1.750 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.009      ;
; 1.750 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.009      ;
; 1.750 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.009      ;
; 1.750 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.009      ;
; 1.750 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.009      ;
; 1.750 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.009      ;
; 2.231 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.484      ;
; 2.231 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.484      ;
; 2.231 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.484      ;
; 2.231 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.484      ;
; 2.231 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.484      ;
; 2.326 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.579      ;
; 2.326 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.579      ;
; 2.326 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.579      ;
; 2.326 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.579      ;
; 2.326 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.579      ;
; 2.445 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.705      ;
; 2.445 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.705      ;
; 2.445 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.705      ;
; 2.448 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.708      ;
; 2.448 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.708      ;
; 2.448 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.708      ;
; 2.448 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.708      ;
; 2.448 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.708      ;
; 2.448 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.708      ;
; 2.448 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.708      ;
; 2.448 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.708      ;
; 2.448 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.708      ;
; 2.448 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.708      ;
; 2.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.714      ;
; 2.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.714      ;
; 2.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.714      ;
; 2.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.714      ;
; 2.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.714      ;
; 2.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.714      ;
; 2.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.714      ;
; 2.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.714      ;
; 2.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.714      ;
; 2.480 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.746      ;
; 2.483 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.714      ;
; 2.483 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.714      ;
; 2.483 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.714      ;
; 2.483 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.714      ;
; 2.483 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.714      ;
; 2.483 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.714      ;
; 2.483 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.714      ;
; 2.483 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.714      ;
; 2.483 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.714      ;
; 2.483 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.714      ;
; 2.483 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.714      ;
; 2.483 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.714      ;
; 2.485 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.716      ;
; 2.485 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.716      ;
; 2.485 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.716      ;
; 2.485 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.716      ;
; 2.540 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.800      ;
; 2.540 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.800      ;
; 2.540 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.800      ;
; 2.543 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.803      ;
; 2.543 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.803      ;
; 2.543 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.803      ;
; 2.543 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.803      ;
; 2.543 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.803      ;
; 2.543 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.803      ;
; 2.543 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.803      ;
; 2.543 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.803      ;
; 2.543 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.803      ;
; 2.543 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.803      ;
; 2.556 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.809      ;
; 2.556 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.809      ;
; 2.556 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.809      ;
; 2.556 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.809      ;
; 2.556 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.809      ;
; 2.556 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.809      ;
; 2.556 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.809      ;
; 2.556 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.809      ;
; 2.556 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.809      ;
; 2.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.032      ; 2.841      ;
; 2.578 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.809      ;
; 2.578 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.809      ;
; 2.578 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.809      ;
; 2.578 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.809      ;
; 2.578 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.809      ;
; 2.578 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.809      ;
; 2.578 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.809      ;
; 2.578 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.035     ; 2.809      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'fpga_clk'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.824 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.023      ; 2.113      ;
; 1.824 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.023      ; 2.113      ;
; 1.824 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.023      ; 2.113      ;
; 1.824 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.023      ; 2.113      ;
; 1.868 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 2.134      ;
; 1.868 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 2.134      ;
; 1.868 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 2.134      ;
; 1.868 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 2.134      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_bank_st        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_rx_st          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.358      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.358      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.358      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[4]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.358      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[4]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.348      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[6]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.348      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[7]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.348      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 3.359      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 3.359      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[0]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.340      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[2]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.340      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[3]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[4]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.340      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.340      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.340      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[7]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.340      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_ST                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[7]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[8]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.352      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[1]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.352      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.352      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[2]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.352      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[3]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.352      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[4]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.352      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[5]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.352      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[6]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.352      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[7]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 3.352      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_MODE_REG_ST                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[0]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[1]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[2]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[3]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[4]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[5]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[6]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[7]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[8]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[9]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[10]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[11]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[12]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[13]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_200us_ST                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_PRECHARGE_ST                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.357      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.358      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[2]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[2]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[1]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[9]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[9]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[0]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[8]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[8]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 3.359      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[0]                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 3.359      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 3.340      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_stb_internal              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_idle_st        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 3.353      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 3.351      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_idle_st        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.358      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[8]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.348      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.348      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[10]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.348      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[10]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.348      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[11]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[12]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.348      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[13]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.348      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[13]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[14]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.348      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[14]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 3.348      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[15]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
; 3.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[16]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 3.350      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; fpga_clk ; Rise       ; fpga_clk                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+--------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+--------------------+------------+-------+-------+------------+--------------------------------------------------------+
; fpga_rst           ; fpga_clk   ; 4.989 ; 4.989 ; Rise       ; fpga_clk                                               ;
; dbg_rd_bank_sw     ; fpga_clk   ; 3.340 ; 3.340 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_sw_mux ; fpga_clk   ; 3.487 ; 3.487 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]         ; fpga_clk   ; 6.464 ; 6.464 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]        ; fpga_clk   ; 6.317 ; 6.317 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]        ; fpga_clk   ; 6.232 ; 6.232 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]        ; fpga_clk   ; 6.315 ; 6.315 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]        ; fpga_clk   ; 6.461 ; 6.461 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]        ; fpga_clk   ; 6.429 ; 6.429 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]        ; fpga_clk   ; 6.193 ; 6.193 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]        ; fpga_clk   ; 6.351 ; 6.351 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]        ; fpga_clk   ; 6.200 ; 6.200 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]        ; fpga_clk   ; 5.894 ; 5.894 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]        ; fpga_clk   ; 6.287 ; 6.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]       ; fpga_clk   ; 6.133 ; 6.133 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]       ; fpga_clk   ; 6.337 ; 6.337 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]       ; fpga_clk   ; 6.464 ; 6.464 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]       ; fpga_clk   ; 6.353 ; 6.353 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]       ; fpga_clk   ; 6.462 ; 6.462 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]       ; fpga_clk   ; 6.439 ; 6.439 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in     ; fpga_clk   ; 6.472 ; 6.472 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+--------------------+------------+-------+-------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+--------------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+--------------------+------------+--------+--------+------------+--------------------------------------------------------+
; fpga_rst           ; fpga_clk   ; -4.759 ; -4.759 ; Rise       ; fpga_clk                                               ;
; dbg_rd_bank_sw     ; fpga_clk   ; -3.110 ; -3.110 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_sw_mux ; fpga_clk   ; -3.257 ; -3.257 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]         ; fpga_clk   ; -5.664 ; -5.664 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]        ; fpga_clk   ; -6.087 ; -6.087 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]        ; fpga_clk   ; -6.002 ; -6.002 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]        ; fpga_clk   ; -6.085 ; -6.085 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]        ; fpga_clk   ; -6.231 ; -6.231 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]        ; fpga_clk   ; -6.199 ; -6.199 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]        ; fpga_clk   ; -5.963 ; -5.963 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]        ; fpga_clk   ; -6.121 ; -6.121 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]        ; fpga_clk   ; -5.970 ; -5.970 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]        ; fpga_clk   ; -5.664 ; -5.664 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]        ; fpga_clk   ; -6.057 ; -6.057 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]       ; fpga_clk   ; -5.903 ; -5.903 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]       ; fpga_clk   ; -6.107 ; -6.107 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]       ; fpga_clk   ; -6.234 ; -6.234 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]       ; fpga_clk   ; -6.123 ; -6.123 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]       ; fpga_clk   ; -6.232 ; -6.232 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]       ; fpga_clk   ; -6.209 ; -6.209 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in     ; fpga_clk   ; -6.242 ; -6.242 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+--------------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 5.341 ; 5.341 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 5.305 ; 5.305 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 5.076 ; 5.076 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 5.245 ; 5.245 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 9.139 ; 9.139 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 5.245 ; 5.245 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 5.376 ; 5.376 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 4.638 ; 4.638 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 5.040 ; 5.040 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 5.334 ; 5.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 5.376 ; 5.376 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 4.837 ; 4.837 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 4.785 ; 4.785 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 5.067 ; 5.067 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 5.055 ; 5.055 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 5.061 ; 5.061 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 4.592 ; 4.592 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 4.382 ; 4.382 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 5.329 ; 5.329 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 5.810 ; 5.810 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 5.810 ; 5.810 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 5.075 ; 5.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 5.019 ; 5.019 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 4.955 ; 4.955 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 4.598 ; 4.598 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 4.625 ; 4.625 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 4.725 ; 4.725 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 4.544 ; 4.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 4.356 ; 4.356 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 4.359 ; 4.359 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 4.425 ; 4.425 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 4.660 ; 4.660 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 4.926 ; 4.926 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 4.955 ; 4.955 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 4.669 ; 4.669 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 4.676 ; 4.676 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 4.685 ; 4.685 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 4.684 ; 4.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 4.661 ; 4.661 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 4.679 ; 4.679 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 5.421 ; 5.421 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 5.180 ; 5.180 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 5.381 ; 5.381 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 5.702 ; 5.702 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 7.707 ; 7.707 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 7.305 ; 7.305 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 6.935 ; 6.935 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 6.982 ; 6.982 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 7.250 ; 7.250 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 7.305 ; 7.305 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 6.776 ; 6.776 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 7.228 ; 7.228 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 7.016 ; 7.016 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 9.356 ; 9.356 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 9.193 ; 9.193 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 8.392 ; 8.392 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 8.560 ; 8.560 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 8.024 ; 8.024 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 8.955 ; 8.955 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 9.356 ; 9.356 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 8.839 ; 8.839 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 8.582 ; 8.582 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 6.578 ; 6.578 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 7.158 ; 7.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 8.309 ; 8.309 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 7.615 ; 7.615 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 8.582 ; 8.582 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 7.839 ; 7.839 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 7.896 ; 7.896 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 8.750 ; 8.750 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 8.750 ; 8.750 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 8.515 ; 8.515 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 8.530 ; 8.530 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 8.302 ; 8.302 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 7.604 ; 7.604 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 7.011 ; 7.011 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 8.591 ; 8.591 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 6.767 ; 6.767 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 6.767 ; 6.767 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 6.758 ; 6.758 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 6.468 ; 6.468 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 6.718 ; 6.718 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 6.468 ; 6.468 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 6.523 ; 6.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 6.456 ; 6.456 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 6.149 ; 6.149 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 5.439 ; 5.439 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 6.149 ; 6.149 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 5.922 ; 5.922 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 5.961 ; 5.961 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 6.000 ; 6.000 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 5.984 ; 5.984 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 5.926 ; 5.926 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 6.774 ; 6.774 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 6.755 ; 6.755 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 6.273 ; 6.273 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 6.774 ; 6.774 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 6.771 ; 6.771 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 6.158 ; 6.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 6.172 ; 6.172 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 6.525 ; 6.525 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 6.995 ; 6.995 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 6.901 ; 6.901 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 6.820 ; 6.820 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 6.856 ; 6.856 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 6.827 ; 6.827 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 6.995 ; 6.995 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 6.598 ; 6.598 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 6.900 ; 6.900 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 6.080 ; 6.080 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 4.626 ; 4.626 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 5.233 ; 5.233 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 6.252 ; 6.252 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 7.326 ; 7.326 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 8.827 ; 8.827 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 4.982 ; 4.982 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 8.741 ; 8.741 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 6.273 ; 6.273 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 4.989 ; 4.989 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 4.575 ; 4.575 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 4.763 ; 4.763 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 4.824 ; 4.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 4.835 ; 4.835 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 4.811 ; 4.811 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 4.817 ; 4.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 4.806 ; 4.806 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 4.989 ; 4.989 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 4.550 ; 4.550 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 4.550 ; 4.550 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 4.306 ; 4.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 4.310 ; 4.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 4.347 ; 4.347 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 4.304 ; 4.304 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 4.298 ; 4.298 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 4.520 ; 4.520 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 4.527 ; 4.527 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 5.958 ; 5.958 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 4.864 ; 4.864 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 4.864 ; 4.864 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 4.539 ; 4.539 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 4.525 ; 4.525 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 4.783 ; 4.783 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 4.522 ; 4.522 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 4.533 ; 4.533 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 4.535 ; 4.535 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 4.505 ; 4.505 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 5.098 ; 5.098 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 5.602 ; 5.602 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 6.184 ; 6.184 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 5.341 ; 5.341 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 5.305 ; 5.305 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 5.076 ; 5.076 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 5.245 ; 5.245 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 8.519 ; 8.519 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 5.245 ; 5.245 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 4.382 ; 4.382 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 4.638 ; 4.638 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 5.040 ; 5.040 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 5.334 ; 5.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 5.376 ; 5.376 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 4.837 ; 4.837 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 4.785 ; 4.785 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 5.067 ; 5.067 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 5.055 ; 5.055 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 5.061 ; 5.061 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 4.592 ; 4.592 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 4.382 ; 4.382 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 5.329 ; 5.329 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 5.075 ; 5.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 5.810 ; 5.810 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 5.075 ; 5.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 5.019 ; 5.019 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 4.356 ; 4.356 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 4.598 ; 4.598 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 4.625 ; 4.625 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 4.725 ; 4.725 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 4.544 ; 4.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 4.356 ; 4.356 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 4.359 ; 4.359 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 4.425 ; 4.425 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 4.660 ; 4.660 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 4.926 ; 4.926 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 4.955 ; 4.955 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 4.669 ; 4.669 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 4.676 ; 4.676 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 4.685 ; 4.685 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 4.684 ; 4.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 4.661 ; 4.661 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 4.679 ; 4.679 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 5.421 ; 5.421 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 5.180 ; 5.180 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 5.381 ; 5.381 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 5.702 ; 5.702 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 7.707 ; 7.707 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 6.210 ; 6.210 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 6.371 ; 6.371 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 6.460 ; 6.460 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 6.699 ; 6.699 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 6.744 ; 6.744 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 6.210 ; 6.210 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 6.671 ; 6.671 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 6.454 ; 6.454 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 7.410 ; 7.410 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 8.583 ; 8.583 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 7.776 ; 7.776 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 7.946 ; 7.946 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 7.410 ; 7.410 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 8.312 ; 8.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 8.742 ; 8.742 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 8.224 ; 8.224 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 6.101 ; 6.101 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 6.101 ; 6.101 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 6.678 ; 6.678 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 7.828 ; 7.828 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 7.140 ; 7.140 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 8.109 ; 8.109 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 7.357 ; 7.357 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 7.198 ; 7.198 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 5.795 ; 5.795 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 7.518 ; 7.518 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 7.287 ; 7.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 7.315 ; 7.315 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 7.065 ; 7.065 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 6.388 ; 6.388 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 5.795 ; 5.795 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 7.368 ; 7.368 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 6.006 ; 6.006 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 6.325 ; 6.325 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 6.307 ; 6.307 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 6.006 ; 6.006 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 6.303 ; 6.303 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 6.015 ; 6.015 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 6.071 ; 6.071 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 6.013 ; 6.013 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 4.803 ; 4.803 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 4.803 ; 4.803 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 5.522 ; 5.522 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 5.295 ; 5.295 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 5.335 ; 5.335 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 5.364 ; 5.364 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 5.354 ; 5.354 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 5.300 ; 5.300 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 5.634 ; 5.634 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 6.215 ; 6.215 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 5.745 ; 5.745 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 6.225 ; 6.225 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 6.219 ; 6.219 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 5.641 ; 5.641 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 5.634 ; 5.634 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 5.975 ; 5.975 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 6.128 ; 6.128 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 6.431 ; 6.431 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 6.320 ; 6.320 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 6.385 ; 6.385 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 6.359 ; 6.359 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 6.500 ; 6.500 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 6.128 ; 6.128 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 6.437 ; 6.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 6.080 ; 6.080 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 4.626 ; 4.626 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 5.233 ; 5.233 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 6.252 ; 6.252 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 7.326 ; 7.326 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 8.244 ; 8.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 4.982 ; 4.982 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 8.469 ; 8.469 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 6.273 ; 6.273 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 4.575 ; 4.575 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 4.575 ; 4.575 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 4.763 ; 4.763 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 4.824 ; 4.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 4.835 ; 4.835 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 4.811 ; 4.811 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 4.817 ; 4.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 4.806 ; 4.806 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 4.989 ; 4.989 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 4.298 ; 4.298 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 4.550 ; 4.550 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 4.306 ; 4.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 4.310 ; 4.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 4.347 ; 4.347 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 4.304 ; 4.304 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 4.298 ; 4.298 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 4.520 ; 4.520 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 4.527 ; 4.527 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 5.958 ; 5.958 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 4.505 ; 4.505 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 4.864 ; 4.864 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 4.539 ; 4.539 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 4.525 ; 4.525 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 4.783 ; 4.783 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 4.522 ; 4.522 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 4.533 ; 4.533 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 4.535 ; 4.535 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 4.505 ; 4.505 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 5.098 ; 5.098 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 5.602 ; 5.602 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 6.184 ; 6.184 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; fpga_rst   ; LEDG0       ;    ; 10.995 ; 10.995 ;    ;
+------------+-------------+----+--------+--------+----+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; fpga_rst   ; LEDG0       ;    ; 10.995 ; 10.995 ;    ;
+------------+-------------+----+--------+--------+----+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.080 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.365 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.395 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.395 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.365 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.365 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.365 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.365 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.379 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.349 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.379 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.379 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.080 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.080 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.090 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.090 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.345 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.080 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.365 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.395 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.395 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.365 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.365 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.365 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.365 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.379 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.349 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.379 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.379 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.080 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.080 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.090 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.090 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.345 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.080     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.365     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.395     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.395     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.365     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.365     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.365     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.365     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.379     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.349     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.379     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.379     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.080     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.080     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.090     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.090     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.345     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.080     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.365     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.395     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.395     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.365     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.365     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.365     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.365     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.379     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.349     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.379     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.379     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.080     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.080     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.090     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.090     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.345     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.610  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1.679  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 3.679  ; 0.000         ;
; fpga_clk                                               ; 19.510 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                        ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; fpga_clk                                               ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                     ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.191  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.555  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.573  ; 0.000         ;
; fpga_clk                                               ; 18.943 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                     ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.592 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.761 ; 0.000         ;
; fpga_clk                                               ; 0.936 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.804 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                               ; 9.000  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.610 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.024     ; 0.898      ;
; 1.750 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.781      ;
; 1.768 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 0.762      ;
; 1.802 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.732      ;
; 1.802 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.729      ;
; 1.805 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.728      ;
; 1.805 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.005     ; 0.722      ;
; 1.830 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.706      ;
; 1.832 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.702      ;
; 1.833 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.701      ;
; 1.835 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.698      ;
; 1.839 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.697      ;
; 1.861 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[15]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.675      ;
; 1.868 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.668      ;
; 1.882 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.022     ; 0.628      ;
; 1.885 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.013     ; 0.634      ;
; 1.886 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[10]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.022     ; 0.624      ;
; 1.887 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.646      ;
; 1.890 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.022     ; 0.620      ;
; 1.892 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.021     ; 0.619      ;
; 1.897 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.021     ; 0.614      ;
; 1.898 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[20]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 0.623      ;
; 1.902 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.014     ; 0.616      ;
; 1.904 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 0.612      ;
; 1.907 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.629      ;
; 1.910 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.015     ; 0.607      ;
; 1.920 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.007     ; 0.605      ;
; 1.923 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 0.613      ;
; 1.924 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.012      ; 0.620      ;
; 1.929 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.606      ;
; 1.929 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[17]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.605      ;
; 1.930 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.019      ; 0.621      ;
; 1.972 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.563      ;
; 1.977 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.558      ;
; 2.000 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                                                                                                                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.532      ;
; 2.011 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.522      ;
; 2.019 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.514      ;
; 2.024 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.509      ;
; 2.024 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.509      ;
; 2.039 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.496      ;
; 2.040 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.495      ;
; 2.048 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[0]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.484      ;
; 2.050 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                                                                                                                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.483      ;
; 2.056 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.477      ;
; 2.056 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.477      ;
; 2.056 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.479      ;
; 2.056 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.478      ;
; 2.057 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.478      ;
; 2.059 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[16]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.476      ;
; 2.061 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.474      ;
; 2.062 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.469      ;
; 2.063 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.471      ;
; 2.067 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[18]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.467      ;
; 2.068 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|type_reg_wbm[0]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.463      ;
; 2.069 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd                                                                                                                         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.462      ;
; 2.072 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.463      ;
; 2.075 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[19]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.459      ;
; 2.138 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.395      ;
; 2.139 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.394      ;
; 2.139 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.394      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.142 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.143 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.390      ;
; 2.144 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.389      ;
; 2.144 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.389      ;
; 4.866 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.589      ;
; 4.866 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.589      ;
; 4.866 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.589      ;
; 4.866 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.589      ;
; 4.866 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.589      ;
; 4.866 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.589      ;
; 4.866 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.589      ;
; 4.866 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.589      ;
; 4.866 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.589      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[9]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[0]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[9]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[9]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[9]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[9]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[9]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[9]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[9]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[9]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[0]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[0]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[0]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg4 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[0]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg5 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[0]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg6 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[0]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg7 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[0]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.867 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg8 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[0]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.588      ;
; 4.868 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg0 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[10]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 2.607      ;
; 4.868 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg1 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[10]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 2.607      ;
; 4.868 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg2 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[10]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 2.607      ;
; 4.868 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg3 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[10]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 2.607      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.679 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_en           ; mds_top:inst2|img_man_top:img_man_top_inst|dbg_manipulation_trig                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.003      ; 0.856      ;
; 1.719 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_zero         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_cnt_zero_d1                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.022      ; 0.835      ;
; 1.747 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_en           ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.003     ; 0.782      ;
; 1.941 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_busy            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|wbm_busy_d1                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.007      ; 0.598      ;
; 1.942 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wbm_busy_d1                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.021      ; 0.611      ;
; 2.053 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d1                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.000      ; 0.479      ;
; 3.142 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 1.928      ;
; 3.144 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 1.926      ;
; 3.213 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.072      ; 1.858      ;
; 3.218 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 1.852      ;
; 3.230 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 1.840      ;
; 3.265 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 1.805      ;
; 3.341 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~26                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.697      ;
; 3.371 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 1.699      ;
; 3.384 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 1.686      ;
; 3.389 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.644      ;
; 3.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 1.676      ;
; 3.427 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~26                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.611      ;
; 3.431 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[23]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.603      ;
; 3.465 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.568      ;
; 3.478 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 1.592      ;
; 3.510 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 1.560      ;
; 3.512 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.521      ;
; 3.522 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.512      ;
; 3.526 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.508      ;
; 3.544 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.489      ;
; 3.556 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.477      ;
; 3.560 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 1.507      ;
; 3.598 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.440      ;
; 3.620 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.414      ;
; 3.632 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.401      ;
; 3.652 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.382      ;
; 3.679 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.354      ;
; 3.681 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~22                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.353      ;
; 3.684 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.354      ;
; 3.690 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.344      ;
; 3.694 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.340      ;
; 3.710 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.323      ;
; 3.713 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.320      ;
; 3.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.246      ;
; 3.820 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.214      ;
; 3.879 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.154      ;
; 4.301 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_ln_trig                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|req_trig_d1                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.021      ; 0.752      ;
; 4.308 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_d1                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.014      ; 0.738      ;
; 5.300 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.756      ;
; 5.320 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.738      ;
; 5.323 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.733      ;
; 5.332 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 4.720      ;
; 5.346 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.712      ;
; 5.352 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.055      ; 4.702      ;
; 5.355 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 4.697      ;
; 5.375 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.681      ;
; 5.378 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.055      ; 4.676      ;
; 5.381 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.677      ;
; 5.395 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.663      ;
; 5.398 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.658      ;
; 5.400 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.656      ;
; 5.402 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.654      ;
; 5.413 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.055      ; 4.641      ;
; 5.421 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.637      ;
; 5.422 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.636      ;
; 5.425 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.631      ;
; 5.432 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 4.620      ;
; 5.440 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.616      ;
; 5.442 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.614      ;
; 5.448 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.610      ;
; 5.449 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 4.610      ;
; 5.456 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.602      ;
; 5.460 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.598      ;
; 5.461 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 4.594      ;
; 5.463 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.593      ;
; 5.474 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 4.578      ;
; 5.474 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 4.578      ;
; 5.475 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.581      ;
; 5.481 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 4.574      ;
; 5.483 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.575      ;
; 5.486 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.572      ;
; 5.486 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.572      ;
; 5.487 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[0]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 4.568      ;
; 5.493 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 4.558      ;
; 5.494 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.055      ; 4.560      ;
; 5.497 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 4.555      ;
; 5.498 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.061      ; 4.562      ;
; 5.502 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.554      ;
; 5.517 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.539      ;
; 5.518 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.055      ; 4.536      ;
; 5.519 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[0]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.052      ; 4.532      ;
; 5.520 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[0]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.055      ; 4.534      ;
; 5.521 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[3]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.537      ;
; 5.524 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.060      ; 4.535      ;
; 5.525 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.531      ;
; 5.530 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 4.522      ;
; 5.530 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.526      ;
; 5.536 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.053      ; 4.516      ;
; 5.536 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.056      ; 4.519      ;
; 5.539 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.517      ;
; 5.540 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.516      ;
; 5.541 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.061      ; 4.519      ;
; 5.544 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.057      ; 4.512      ;
; 5.545 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.059      ; 4.513      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 3.679  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|manipulation_complete ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|image_tx_en_i      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 1.356      ;
; 4.461  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst|reg_data[2]                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.574      ;
; 21.188 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 3.845      ;
; 21.437 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 3.604      ;
; 21.449 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[4]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.593      ;
; 21.471 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 3.570      ;
; 21.510 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 3.531      ;
; 21.582 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[5]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 3.459      ;
; 21.596 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[6]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.446      ;
; 21.625 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[8]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.003      ; 3.410      ;
; 21.711 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.320      ;
; 21.711 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.320      ;
; 21.711 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.320      ;
; 21.721 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[7]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.321      ;
; 21.733 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.293      ;
; 21.733 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.293      ;
; 21.733 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.293      ;
; 21.734 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.290      ;
; 21.734 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.290      ;
; 21.734 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.290      ;
; 21.734 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.290      ;
; 21.734 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.290      ;
; 21.734 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.290      ;
; 21.741 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.291      ;
; 21.741 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.291      ;
; 21.755 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.272      ;
; 21.755 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.272      ;
; 21.755 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.272      ;
; 21.756 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.263      ;
; 21.756 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.263      ;
; 21.756 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.263      ;
; 21.756 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.263      ;
; 21.756 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.263      ;
; 21.756 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.263      ;
; 21.764 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.261      ;
; 21.764 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.261      ;
; 21.764 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.261      ;
; 21.764 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.261      ;
; 21.771 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[9]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 3.262      ;
; 21.777 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 3.245      ;
; 21.777 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 3.245      ;
; 21.777 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 3.245      ;
; 21.785 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.243      ;
; 21.785 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.243      ;
; 21.793 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.239      ;
; 21.801 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.231      ;
; 21.805 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.221      ;
; 21.816 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.209      ;
; 21.816 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.209      ;
; 21.824 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.201      ;
; 21.824 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.201      ;
; 21.828 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.191      ;
; 21.828 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.191      ;
; 21.837 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.191      ;
; 21.842 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.189      ;
; 21.842 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.189      ;
; 21.843 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.188      ;
; 21.845 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.183      ;
; 21.846 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.185      ;
; 21.847 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.184      ;
; 21.849 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.010     ; 3.173      ;
; 21.851 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.180      ;
; 21.852 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.001     ; 3.179      ;
; 21.864 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.162      ;
; 21.864 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.162      ;
; 21.865 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.159      ;
; 21.865 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.159      ;
; 21.865 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.159      ;
; 21.865 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.159      ;
; 21.866 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.160      ;
; 21.866 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.158      ;
; 21.866 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.158      ;
; 21.869 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.155      ;
; 21.869 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.155      ;
; 21.870 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.154      ;
; 21.870 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.154      ;
; 21.873 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.006     ; 3.153      ;
; 21.874 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.150      ;
; 21.874 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.150      ;
; 21.875 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.149      ;
; 21.875 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.008     ; 3.149      ;
; 21.876 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.156      ;
; 21.878 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.154      ;
; 21.886 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.141      ;
; 21.886 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.141      ;
; 21.887 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.140      ;
; 21.887 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.132      ;
; 21.887 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.132      ;
; 21.887 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.132      ;
; 21.887 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.132      ;
; 21.889 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.130      ;
; 21.889 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.130      ;
; 21.890 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.137      ;
; 21.891 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.136      ;
; 21.895 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.132      ;
; 21.896 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.005     ; 3.131      ;
; 21.896 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.123      ;
; 21.896 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.013     ; 3.123      ;
; 21.899 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.126      ;
; 21.899 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 3.126      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'fpga_clk'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.522      ;
; 19.510 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.522      ;
; 19.517 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.515      ;
; 19.520 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.512      ;
; 19.561 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.471      ;
; 19.562 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.470      ;
; 19.566 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.466      ;
; 19.634 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.398      ;
; 19.635 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.397      ;
; 19.635 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.397      ;
; 19.637 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.395      ;
; 19.638 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.394      ;
; 19.639 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.393      ;
; 19.641 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.391      ;
; 19.641 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.391      ;
; 19.644 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.388      ;
; 19.665 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.367      ;
; 19.665 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.367      ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'fpga_clk'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.388      ;
; 0.239 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.398      ;
; 0.314 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.466      ;
; 0.318 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.470      ;
; 0.319 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.471      ;
; 0.360 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.515      ;
; 0.370 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.522      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                         ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                           ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                    ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_i                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[4]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[15]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[20]                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_bank_r[0]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.390      ;
; 0.237 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                           ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[8]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[0]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[0]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[21]                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_bank_r[1]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[9]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[9]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[12]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[12]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[10]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[12]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[13]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[13]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[8]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[8]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[18]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[7]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[9]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[9]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.394      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.394      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[1]               ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[1]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[1]              ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[1]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.395      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[10]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[10]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[2]               ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[2]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[5]               ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[5]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d3                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[20]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[16]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[16]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[15]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[15]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ1_ST                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ2_ST                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_200us_ST                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_rx_st         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_bank_st       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_idle_st       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.256 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready_der                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                           ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_write_proc                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_write_proc                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_2_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x80_2_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_first                                  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_first                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_2_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_2_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_address_calc_st                  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_address_calc_st                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_idle_st                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_idle_st                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bank_val                                    ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bank_val                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[5]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[5]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_din_valid                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_din_valid                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[7]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                     ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trigger                                                                          ; mds_top:inst2|img_man_top:img_man_top_inst|trigger                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|RAM_is_full                                 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|RAM_is_full                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_enable                                 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_enable                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|enable_unit                                             ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|enable_unit                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_stb_o                                ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_stb_o                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_rx_st                                        ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_rx_st                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[18]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[18]                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[2]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[1]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_read_pxl[1]                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_read_pxl[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                           ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.387      ;
; 0.238 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[9]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[9]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[7]                                                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[7]                                                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.403      ;
; 0.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.407      ;
; 0.263 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.416      ;
; 0.268 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.420      ;
; 0.270 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[4]                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.422      ;
; 0.273 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.425      ;
; 0.296 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.448      ;
; 0.301 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.453      ;
; 0.302 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.454      ;
; 0.310 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.462      ;
; 0.311 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.463      ;
; 0.314 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.466      ;
; 0.317 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.469      ;
; 0.322 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[2]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[7]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[4]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[1]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[0]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[6]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[5]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[3]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
; 0.330 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.486      ;
; 0.339 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.491      ;
; 0.339 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.491      ;
; 0.340 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.491      ;
; 0.340 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                                                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.492      ;
; 0.342 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.494      ;
; 0.343 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[8]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.495      ;
; 0.354 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[6]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[1]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[1]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[6]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[5]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[5]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[12]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[12]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[3]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[3]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[5]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[5]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[8]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[8]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|addr_store_a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[6]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[6]                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[8]                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[8]                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[15]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[15]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[13]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[13]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[14]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[14]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[20]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[20]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[7]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[7]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[2]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.191 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                         ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.737      ;
; 0.191 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                         ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.737      ;
; 5.399 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 2.093      ;
; 5.399 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 2.093      ;
; 5.399 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 2.093      ;
; 5.399 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 2.093      ;
; 5.399 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 2.093      ;
; 5.399 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 2.093      ;
; 5.399 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 2.093      ;
; 5.399 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 2.093      ;
; 5.399 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 2.093      ;
; 5.399 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 2.093      ;
; 5.399 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 2.093      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready_der              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 2.101      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|arbiter_req                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 2.101      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.086      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.086      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.086      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.086      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.086      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.086      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.086      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 2.101      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 2.101      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[1]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 2.101      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 2.101      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 2.086      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 2.101      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[12]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 2.101      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 2.101      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 2.101      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 2.101      ;
; 5.403 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[21]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 2.101      ;
; 5.405 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 2.097      ;
; 5.405 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_busy                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 2.097      ;
; 5.405 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|arbiter_req                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 2.097      ;
; 5.405 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 2.097      ;
; 5.406 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 2.088      ;
; 5.406 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 2.088      ;
; 5.406 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 2.088      ;
; 5.406 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.038     ; 2.088      ;
; 5.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.018     ; 2.105      ;
; 5.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.021     ; 2.102      ;
; 5.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.021     ; 2.102      ;
; 5.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.021     ; 2.102      ;
; 5.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.021     ; 2.102      ;
; 5.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.021     ; 2.102      ;
; 5.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.021     ; 2.102      ;
; 5.409 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.010     ; 2.113      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 2.091      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 2.091      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 2.091      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 2.091      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 2.091      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_d1              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 2.091      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_bool            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 2.091      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 2.111      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[2]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.009     ; 2.113      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 2.111      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 2.111      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d3                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 2.111      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d4                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 2.111      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 2.111      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 2.111      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_bool               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 2.111      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 2.091      ;
; 5.410 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[0]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 2.091      ;
; 5.427 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.031     ; 2.074      ;
; 5.430 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 2.089      ;
; 5.431 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 2.072      ;
; 5.431 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 2.072      ;
; 5.431 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.029     ; 2.072      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_i                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[4]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[3]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[0]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.042     ; 1.936      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.042     ; 1.936      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.042     ; 1.936      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.042     ; 1.936      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.042     ; 1.936      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.042     ; 1.936      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.042     ; 1.936      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.042     ; 1.936      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[1]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 1.942      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[3]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 1.942      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 1.942      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[5]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 1.942      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[3]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[4]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[5]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.030     ; 1.948      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[1]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 1.950      ;
; 5.554 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[2]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.028     ; 1.950      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.555 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_flt                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.024     ; 1.953      ;
; 6.895 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_deb    ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.534      ;
; 6.895 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out    ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -1.603     ; 1.534      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[3]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[4]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[5]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[6]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[7]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[8]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[9]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[11]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[12]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[13]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.415 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.563      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[3]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[4]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[5]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[6]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[7]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[8]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[9]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[10]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[11]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[12]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[13]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.416 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I2[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 2.571      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.598      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.598      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.598      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.598      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.598      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.598      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.598      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.598      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.598      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.598      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.040      ; 2.598      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.588      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.588      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.588      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.588      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.588      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.588      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.588      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.588      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.588      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.588      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.588      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 2.584      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.417 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 2.578      ;
; 7.422 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[17]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.556      ;
; 7.422 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[16]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.556      ;
; 7.422 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[14]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.556      ;
; 7.422 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[19]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.556      ;
; 7.422 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[20]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.556      ;
; 7.422 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[18]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.556      ;
; 7.422 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[21]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.556      ;
; 7.422 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[15]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.556      ;
; 7.422 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.556      ;
; 7.422 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.556      ;
; 7.422 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.556      ;
; 7.422 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[3]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.556      ;
; 7.422 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[4]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 2.556      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.573 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -1.629     ; 0.830      ;
; 2.573 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -1.629     ; 0.830      ;
; 2.948 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.012      ; 2.063      ;
; 2.978 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.012      ; 2.033      ;
; 2.980 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 2.040      ;
; 2.992 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 2.035      ;
; 3.009 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.034      ; 2.024      ;
; 3.010 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 2.010      ;
; 3.022 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 2.005      ;
; 3.031 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.039      ; 2.007      ;
; 3.039 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.034      ; 1.994      ;
; 3.061 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.039      ; 1.977      ;
; 3.077 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.018      ; 1.940      ;
; 3.097 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.025      ; 1.927      ;
; 3.107 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.018      ; 1.910      ;
; 3.115 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 1.913      ;
; 3.127 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.025      ; 1.897      ;
; 3.134 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 1.898      ;
; 3.145 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 1.883      ;
; 3.164 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 1.868      ;
; 3.166 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.038      ; 1.871      ;
; 3.167 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.846      ;
; 3.196 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.038      ; 1.841      ;
; 3.197 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 1.816      ;
; 3.322 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.023      ; 1.700      ;
; 3.330 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.030      ; 1.699      ;
; 3.346 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.036      ; 1.689      ;
; 3.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.023      ; 1.670      ;
; 3.360 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.030      ; 1.669      ;
; 3.375 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 1.665      ;
; 3.376 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.036      ; 1.659      ;
; 3.405 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 1.635      ;
; 3.492 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 1.505      ;
; 3.492 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 1.505      ;
; 3.492 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 1.505      ;
; 3.507 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.045      ; 1.537      ;
; 3.522 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 1.475      ;
; 3.522 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 1.475      ;
; 3.522 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 1.475      ;
; 3.537 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.045      ; 1.507      ;
; 3.599 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.402      ;
; 3.599 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.402      ;
; 3.599 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.402      ;
; 3.599 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.402      ;
; 3.601 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.400      ;
; 3.601 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.400      ;
; 3.601 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.400      ;
; 3.601 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.400      ;
; 3.601 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.400      ;
; 3.601 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.400      ;
; 3.601 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.400      ;
; 3.601 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.400      ;
; 3.601 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.400      ;
; 3.601 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.400      ;
; 3.601 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.400      ;
; 3.601 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.400      ;
; 3.618 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.401      ;
; 3.618 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.401      ;
; 3.618 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.401      ;
; 3.618 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.401      ;
; 3.618 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.401      ;
; 3.618 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.401      ;
; 3.618 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.401      ;
; 3.618 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.401      ;
; 3.618 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.401      ;
; 3.629 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.372      ;
; 3.629 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.372      ;
; 3.629 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.372      ;
; 3.629 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.372      ;
; 3.631 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.370      ;
; 3.631 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.370      ;
; 3.631 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.370      ;
; 3.631 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.370      ;
; 3.631 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.370      ;
; 3.631 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.370      ;
; 3.631 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.370      ;
; 3.631 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.370      ;
; 3.631 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.370      ;
; 3.631 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.370      ;
; 3.631 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.370      ;
; 3.631 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 1.370      ;
; 3.633 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 1.392      ;
; 3.633 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 1.392      ;
; 3.633 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 1.392      ;
; 3.633 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 1.392      ;
; 3.633 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 1.392      ;
; 3.633 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 1.392      ;
; 3.633 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 1.392      ;
; 3.633 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 1.392      ;
; 3.633 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 1.392      ;
; 3.633 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 1.392      ;
; 3.633 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 1.392      ;
; 3.633 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 1.392      ;
; 3.633 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 1.392      ;
; 3.648 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.371      ;
; 3.648 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.371      ;
; 3.648 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.371      ;
; 3.648 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.371      ;
; 3.648 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.371      ;
; 3.648 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.371      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'fpga_clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.943 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.019      ; 1.108      ;
; 18.943 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.019      ; 1.108      ;
; 18.943 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.019      ; 1.108      ;
; 18.943 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.019      ; 1.108      ;
; 18.944 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.088      ;
; 18.944 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.088      ;
; 18.944 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.088      ;
; 18.944 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.088      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.592 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.744      ;
; 0.592 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.744      ;
; 0.592 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[13]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.744      ;
; 0.592 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[10]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.744      ;
; 0.592 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[12]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.744      ;
; 0.592 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.744      ;
; 0.592 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.744      ;
; 0.592 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.744      ;
; 0.592 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.744      ;
; 0.679 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.829      ;
; 0.679 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.829      ;
; 0.679 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.829      ;
; 0.679 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.829      ;
; 0.679 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.829      ;
; 0.679 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.829      ;
; 0.679 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.829      ;
; 0.767 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.920      ;
; 0.767 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.920      ;
; 0.767 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.920      ;
; 0.767 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.920      ;
; 0.767 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.920      ;
; 0.767 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.920      ;
; 0.767 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.920      ;
; 0.767 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.920      ;
; 0.767 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.920      ;
; 0.767 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|parity11                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.920      ;
; 0.767 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.920      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.934      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.934      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a0                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.934      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.934      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.934      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.934      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[11]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[7]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[13]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[11]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[9]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[8]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.022      ; 0.953      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.934      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.934      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.934      ;
; 0.779 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.934      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[12]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[10]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[7]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[6]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[5]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.794 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.944      ;
; 0.898 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[8]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 1.078      ;
; 0.898 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[9]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 1.078      ;
; 0.898 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[1]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 1.078      ;
; 0.898 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[3]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 1.078      ;
; 0.922 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.078      ;
; 0.922 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.078      ;
; 0.922 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[4]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.078      ;
; 0.922 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.078      ;
; 0.922 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.078      ;
; 0.922 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[2]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.078      ;
; 0.922 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[5]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.078      ;
; 0.922 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[4]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.078      ;
; 0.922 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[6]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.078      ;
; 0.922 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[0]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.004      ; 1.078      ;
; 0.925 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.068      ;
; 0.925 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.068      ;
; 0.925 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.068      ;
; 0.925 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.068      ;
; 0.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.081      ;
; 0.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.081      ;
; 0.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[0]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.081      ;
; 0.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.081      ;
; 0.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[3]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.081      ;
; 0.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.081      ;
; 0.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[1]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.081      ;
; 0.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.081      ;
; 0.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.081      ;
; 0.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[2]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.081      ;
; 0.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.081      ;
; 0.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.081      ;
; 0.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.081      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.761 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|p0addr                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.913      ;
; 0.799 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.945      ;
; 0.799 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.945      ;
; 0.799 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.945      ;
; 0.799 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.945      ;
; 0.799 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 0.945      ;
; 0.902 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.048      ;
; 0.902 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.048      ;
; 0.902 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.048      ;
; 0.902 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.048      ;
; 0.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.055      ;
; 0.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.055      ;
; 0.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.055      ;
; 0.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.055      ;
; 0.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.055      ;
; 0.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.055      ;
; 0.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.055      ;
; 0.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.055      ;
; 0.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.055      ;
; 0.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.055      ;
; 1.129 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.268      ;
; 1.129 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.268      ;
; 1.129 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.268      ;
; 1.129 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.268      ;
; 1.129 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.268      ;
; 1.159 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.298      ;
; 1.159 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.298      ;
; 1.159 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.298      ;
; 1.159 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.298      ;
; 1.159 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.298      ;
; 1.217 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.362      ;
; 1.217 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.362      ;
; 1.217 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.362      ;
; 1.217 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.362      ;
; 1.217 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.362      ;
; 1.217 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.362      ;
; 1.217 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.362      ;
; 1.217 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.362      ;
; 1.217 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.362      ;
; 1.217 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.362      ;
; 1.217 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.362      ;
; 1.217 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.362      ;
; 1.217 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.362      ;
; 1.232 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.371      ;
; 1.232 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.371      ;
; 1.232 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.371      ;
; 1.232 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.371      ;
; 1.232 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.371      ;
; 1.232 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.371      ;
; 1.232 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.371      ;
; 1.232 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.371      ;
; 1.232 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.371      ;
; 1.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.392      ;
; 1.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.392      ;
; 1.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.392      ;
; 1.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.392      ;
; 1.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.392      ;
; 1.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.392      ;
; 1.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.392      ;
; 1.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.392      ;
; 1.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.392      ;
; 1.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.392      ;
; 1.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.392      ;
; 1.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.392      ;
; 1.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.392      ;
; 1.249 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.370      ;
; 1.249 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.370      ;
; 1.249 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.370      ;
; 1.249 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.370      ;
; 1.249 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.370      ;
; 1.249 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.370      ;
; 1.249 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.370      ;
; 1.249 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.370      ;
; 1.249 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.370      ;
; 1.249 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.370      ;
; 1.249 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.370      ;
; 1.249 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.370      ;
; 1.251 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.372      ;
; 1.251 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.372      ;
; 1.251 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.372      ;
; 1.251 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.372      ;
; 1.262 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.401      ;
; 1.262 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.401      ;
; 1.262 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.401      ;
; 1.262 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.401      ;
; 1.262 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.401      ;
; 1.262 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.401      ;
; 1.262 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.401      ;
; 1.262 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.401      ;
; 1.262 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 1.401      ;
; 1.279 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.400      ;
; 1.279 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.400      ;
; 1.279 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.400      ;
; 1.279 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.400      ;
; 1.279 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.400      ;
; 1.279 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.400      ;
; 1.279 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.400      ;
; 1.279 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.400      ;
; 1.279 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.400      ;
; 1.279 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 1.400      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'fpga_clk'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.936 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.088      ;
; 0.936 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.088      ;
; 0.936 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.088      ;
; 0.936 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.088      ;
; 0.937 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.019      ; 1.108      ;
; 0.937 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.019      ; 1.108      ;
; 0.937 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.019      ; 1.108      ;
; 0.937 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.019      ; 1.108      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.804 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.939      ;
; 1.804 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.939      ;
; 1.804 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_200us_ST                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.939      ;
; 1.804 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_PRECHARGE_ST                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.939      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.942      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.942      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_bank_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.935      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_rx_st           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.935      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.939      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.942      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.939      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.939      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 1.938      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 1.938      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.939      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[4]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.930      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[6]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.930      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[7]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.027     ; 1.930      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[0]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 1.941      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[0]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.947      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[1]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.947      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[2]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.947      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[4]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.947      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[5]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.947      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[6]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.947      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[7]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.947      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 1.941      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.942      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[0]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.933      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[0]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.933      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[0]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.922      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 1.931      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[1]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.933      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[2]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.933      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[2]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.922      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[3]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.933      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[3]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.933      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[4]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.933      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[4]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.933      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[4]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.922      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[5]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.933      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[5]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.922      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[6]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.933      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[7]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.933      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[7]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.922      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[7]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.035     ; 1.922      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[8]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.933      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|rd_gnt                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.937      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.935      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|neg_cyc_bool                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.020     ; 1.937      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.944      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_ST                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.944      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.935      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.939      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.939      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.939      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.939      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.935      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_ST                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.935      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.939      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[3]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.939      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.939      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[2]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.939      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[1]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.947      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[4]                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.943      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[7]                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 1.933      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[8]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.934      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[1]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.934      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.934      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[2]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.934      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[2]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.947      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[3]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.934      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[4]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.934      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[5]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.934      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[6]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.934      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[6]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.947      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[7]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 1.934      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[7]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 1.947      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|we_i_r                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.943      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ0_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.951      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ1_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.952      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ2_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.952      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ3_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.952      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.957      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.952      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ_BST_STOP_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.952      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.WRITE_BST_STOP_ST                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.944      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.943      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.WAIT_PRE_ST                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.943      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.IDLE_ST                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.944      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.ACT_ST                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.943      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.935      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_MODE_REG_ST                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.935      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 1.935      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[0]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.940      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[1]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.940      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[2]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.940      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[3]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.940      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[4]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.940      ;
; 1.805 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[5]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.940      ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; fpga_clk ; Rise       ; fpga_clk                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+--------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+--------------------+------------+-------+-------+------------+--------------------------------------------------------+
; fpga_rst           ; fpga_clk   ; 2.744 ; 2.744 ; Rise       ; fpga_clk                                               ;
; dbg_rd_bank_sw     ; fpga_clk   ; 1.842 ; 1.842 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_sw_mux ; fpga_clk   ; 1.896 ; 1.896 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]         ; fpga_clk   ; 3.841 ; 3.841 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]        ; fpga_clk   ; 3.737 ; 3.737 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]        ; fpga_clk   ; 3.705 ; 3.705 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]        ; fpga_clk   ; 3.750 ; 3.750 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]        ; fpga_clk   ; 3.822 ; 3.822 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]        ; fpga_clk   ; 3.807 ; 3.807 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]        ; fpga_clk   ; 3.666 ; 3.666 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]        ; fpga_clk   ; 3.751 ; 3.751 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]        ; fpga_clk   ; 3.691 ; 3.691 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]        ; fpga_clk   ; 3.533 ; 3.533 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]        ; fpga_clk   ; 3.741 ; 3.741 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]       ; fpga_clk   ; 3.652 ; 3.652 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]       ; fpga_clk   ; 3.750 ; 3.750 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]       ; fpga_clk   ; 3.840 ; 3.840 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]       ; fpga_clk   ; 3.783 ; 3.783 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]       ; fpga_clk   ; 3.841 ; 3.841 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]       ; fpga_clk   ; 3.817 ; 3.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in     ; fpga_clk   ; 3.903 ; 3.903 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+--------------------+------------+-------+-------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+--------------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+--------------------+------------+--------+--------+------------+--------------------------------------------------------+
; fpga_rst           ; fpga_clk   ; -2.624 ; -2.624 ; Rise       ; fpga_clk                                               ;
; dbg_rd_bank_sw     ; fpga_clk   ; -1.722 ; -1.722 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_sw_mux ; fpga_clk   ; -1.776 ; -1.776 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]         ; fpga_clk   ; -3.413 ; -3.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]        ; fpga_clk   ; -3.617 ; -3.617 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]        ; fpga_clk   ; -3.585 ; -3.585 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]        ; fpga_clk   ; -3.630 ; -3.630 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]        ; fpga_clk   ; -3.702 ; -3.702 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]        ; fpga_clk   ; -3.687 ; -3.687 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]        ; fpga_clk   ; -3.546 ; -3.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]        ; fpga_clk   ; -3.631 ; -3.631 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]        ; fpga_clk   ; -3.571 ; -3.571 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]        ; fpga_clk   ; -3.413 ; -3.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]        ; fpga_clk   ; -3.621 ; -3.621 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]       ; fpga_clk   ; -3.532 ; -3.532 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]       ; fpga_clk   ; -3.630 ; -3.630 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]       ; fpga_clk   ; -3.720 ; -3.720 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]       ; fpga_clk   ; -3.663 ; -3.663 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]       ; fpga_clk   ; -3.721 ; -3.721 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]       ; fpga_clk   ; -3.697 ; -3.697 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in     ; fpga_clk   ; -3.783 ; -3.783 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+--------------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 2.727 ; 2.727 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 2.684 ; 2.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 2.556 ; 2.556 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 2.627 ; 2.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 4.392 ; 4.392 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 2.627 ; 2.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 2.631 ; 2.631 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 2.310 ; 2.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 2.460 ; 2.460 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 2.594 ; 2.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 2.631 ; 2.631 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 2.410 ; 2.410 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 2.368 ; 2.368 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 2.478 ; 2.478 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 2.467 ; 2.467 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 2.480 ; 2.480 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 2.301 ; 2.301 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 2.215 ; 2.215 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 2.588 ; 2.588 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 2.870 ; 2.870 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 2.870 ; 2.870 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 2.544 ; 2.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 2.512 ; 2.512 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 2.449 ; 2.449 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 2.261 ; 2.261 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 2.350 ; 2.350 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 2.270 ; 2.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 2.158 ; 2.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 2.160 ; 2.160 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 2.201 ; 2.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 2.313 ; 2.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 2.421 ; 2.421 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 2.449 ; 2.449 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 2.313 ; 2.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 2.317 ; 2.317 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 2.321 ; 2.321 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 2.329 ; 2.329 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 2.315 ; 2.315 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 2.312 ; 2.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 2.671 ; 2.671 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 2.585 ; 2.585 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 2.631 ; 2.631 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 2.798 ; 2.798 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 3.784 ; 3.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 3.582 ; 3.582 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 3.409 ; 3.409 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 3.440 ; 3.440 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 3.564 ; 3.564 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 3.582 ; 3.582 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 3.356 ; 3.356 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 3.548 ; 3.548 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 3.459 ; 3.459 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 4.667 ; 4.667 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 4.513 ; 4.513 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 4.092 ; 4.092 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 4.174 ; 4.174 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 3.918 ; 3.918 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 4.294 ; 4.294 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 4.667 ; 4.667 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 4.356 ; 4.356 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 4.273 ; 4.273 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 3.273 ; 3.273 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 3.487 ; 3.487 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 4.074 ; 4.074 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 3.689 ; 3.689 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 4.273 ; 4.273 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 3.739 ; 3.739 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 3.785 ; 3.785 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 4.279 ; 4.279 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 4.279 ; 4.279 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 4.077 ; 4.077 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 4.231 ; 4.231 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 4.023 ; 4.023 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 3.718 ; 3.718 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 3.497 ; 3.497 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 4.263 ; 4.263 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 3.280 ; 3.280 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 3.280 ; 3.280 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 3.273 ; 3.273 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 3.148 ; 3.148 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 3.257 ; 3.257 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 3.148 ; 3.148 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 3.179 ; 3.179 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 3.139 ; 3.139 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 3.019 ; 3.019 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 2.690 ; 2.690 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 3.019 ; 3.019 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 2.899 ; 2.899 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 2.931 ; 2.931 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 2.925 ; 2.925 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 2.912 ; 2.912 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 2.916 ; 2.916 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 3.296 ; 3.296 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 3.271 ; 3.271 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 3.061 ; 3.061 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 3.296 ; 3.296 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 3.290 ; 3.290 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 2.993 ; 2.993 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 2.987 ; 2.987 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 3.173 ; 3.173 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 3.413 ; 3.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 3.341 ; 3.341 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 3.319 ; 3.319 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 3.302 ; 3.302 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 3.280 ; 3.280 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 3.413 ; 3.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 3.199 ; 3.199 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 3.330 ; 3.330 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 3.130 ; 3.130 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 2.344 ; 2.344 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 2.675 ; 2.675 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 3.100 ; 3.100 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 3.602 ; 3.602 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 4.258 ; 4.258 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 2.488 ; 2.488 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 4.230 ; 4.230 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 3.158 ; 3.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 2.502 ; 2.502 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 2.313 ; 2.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 2.386 ; 2.386 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 2.453 ; 2.453 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 2.454 ; 2.454 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 2.433 ; 2.433 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 2.427 ; 2.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 2.502 ; 2.502 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 2.304 ; 2.304 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 2.304 ; 2.304 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 2.193 ; 2.193 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 2.201 ; 2.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 2.217 ; 2.217 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 2.178 ; 2.178 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 2.184 ; 2.184 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 2.287 ; 2.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 2.291 ; 2.291 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 2.941 ; 2.941 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 2.469 ; 2.469 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 2.469 ; 2.469 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 2.299 ; 2.299 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 2.291 ; 2.291 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 2.283 ; 2.283 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 2.296 ; 2.296 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 2.289 ; 2.289 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 2.271 ; 2.271 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 2.601 ; 2.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 2.804 ; 2.804 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 3.072 ; 3.072 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 2.727 ; 2.727 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 2.684 ; 2.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 2.556 ; 2.556 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 2.627 ; 2.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 4.109 ; 4.109 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 2.627 ; 2.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 2.215 ; 2.215 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 2.310 ; 2.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 2.460 ; 2.460 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 2.594 ; 2.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 2.631 ; 2.631 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 2.410 ; 2.410 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 2.368 ; 2.368 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 2.478 ; 2.478 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 2.467 ; 2.467 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 2.480 ; 2.480 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 2.301 ; 2.301 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 2.215 ; 2.215 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 2.588 ; 2.588 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 2.544 ; 2.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 2.870 ; 2.870 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 2.544 ; 2.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 2.512 ; 2.512 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 2.158 ; 2.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 2.261 ; 2.261 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 2.350 ; 2.350 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 2.270 ; 2.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 2.158 ; 2.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 2.160 ; 2.160 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 2.201 ; 2.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 2.313 ; 2.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 2.421 ; 2.421 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 2.449 ; 2.449 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 2.313 ; 2.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 2.317 ; 2.317 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 2.321 ; 2.321 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 2.329 ; 2.329 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 2.315 ; 2.315 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 2.312 ; 2.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 2.671 ; 2.671 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 2.585 ; 2.585 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 2.631 ; 2.631 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 2.798 ; 2.798 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 3.784 ; 3.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 3.092 ; 3.092 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 3.148 ; 3.148 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 3.190 ; 3.190 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 3.312 ; 3.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 3.326 ; 3.326 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 3.092 ; 3.092 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 3.292 ; 3.292 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 3.200 ; 3.200 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 3.597 ; 3.597 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 4.193 ; 4.193 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 3.775 ; 3.775 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 3.849 ; 3.849 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 3.597 ; 3.597 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 3.980 ; 3.980 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 4.346 ; 4.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 4.031 ; 4.031 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 3.070 ; 3.070 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 3.070 ; 3.070 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 3.283 ; 3.283 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 3.869 ; 3.869 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 3.490 ; 3.490 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 4.075 ; 4.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 3.532 ; 3.532 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 3.506 ; 3.506 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 2.934 ; 2.934 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 3.699 ; 3.699 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 3.496 ; 3.496 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 3.669 ; 3.669 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 3.440 ; 3.440 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 3.153 ; 3.153 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 2.934 ; 2.934 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 3.693 ; 3.693 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 2.916 ; 2.916 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 3.070 ; 3.070 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 3.054 ; 3.054 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 2.916 ; 2.916 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 3.046 ; 3.046 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 2.923 ; 2.923 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 2.957 ; 2.957 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 2.921 ; 2.921 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 2.378 ; 2.378 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 2.378 ; 2.378 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 2.713 ; 2.713 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 2.596 ; 2.596 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 2.628 ; 2.628 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 2.609 ; 2.609 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 2.605 ; 2.605 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 2.612 ; 2.612 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 2.756 ; 2.756 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 3.041 ; 3.041 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 2.816 ; 2.816 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 3.056 ; 3.056 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 3.051 ; 3.051 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 2.756 ; 2.756 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 2.758 ; 2.758 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 2.935 ; 2.935 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 2.971 ; 2.971 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 3.113 ; 3.113 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 3.091 ; 3.091 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 3.073 ; 3.073 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 3.055 ; 3.055 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 3.192 ; 3.192 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 2.971 ; 2.971 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 3.108 ; 3.108 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 3.130 ; 3.130 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 2.344 ; 2.344 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 2.675 ; 2.675 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 3.100 ; 3.100 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 3.602 ; 3.602 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 3.997 ; 3.997 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 2.488 ; 2.488 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 4.110 ; 4.110 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 3.158 ; 3.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 2.313 ; 2.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 2.313 ; 2.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 2.386 ; 2.386 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 2.453 ; 2.453 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 2.454 ; 2.454 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 2.433 ; 2.433 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 2.427 ; 2.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 2.502 ; 2.502 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 2.178 ; 2.178 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 2.304 ; 2.304 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 2.193 ; 2.193 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 2.201 ; 2.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 2.217 ; 2.217 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 2.178 ; 2.178 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 2.184 ; 2.184 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 2.287 ; 2.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 2.291 ; 2.291 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 2.941 ; 2.941 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 2.271 ; 2.271 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 2.469 ; 2.469 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 2.299 ; 2.299 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 2.291 ; 2.291 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 2.283 ; 2.283 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 2.296 ; 2.296 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 2.289 ; 2.289 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 2.271 ; 2.271 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 2.601 ; 2.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 2.804 ; 2.804 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 3.072 ; 3.072 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; fpga_rst   ; LEDG0       ;    ; 6.268 ; 6.268 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; fpga_rst   ; LEDG0       ;    ; 6.268 ; 6.268 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.495 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.618 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.648 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.648 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.620 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.620 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.620 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.620 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.636 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.606 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.636 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.636 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.495 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.495 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.505 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.505 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.604 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.495 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.618 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.648 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.648 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.620 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.620 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.620 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.620 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.636 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.606 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.636 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.636 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.495 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.495 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.505 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.505 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.604 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.495     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.618     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.648     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.648     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.620     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.620     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.620     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.620     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.636     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.606     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.636     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.636     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.495     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.495     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.505     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.505     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.604     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.495     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.618     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.648     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.648     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.620     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.620     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.620     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.620     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.636     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.606     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.636     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.636     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.495     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.495     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.505     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.505     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.604     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -0.585 ; 0.215 ; -1.151   ; 0.592   ; 1.623               ;
;  fpga_clk                                               ; 18.939 ; 0.215 ; 17.902   ; 0.936   ; 9.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.673  ; 0.215 ; -1.151   ; 1.804   ; 1.623               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -0.585 ; 0.215 ; -0.863   ; 0.592   ; 2.873               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.187  ; 0.215 ; 1.061    ; 0.761   ; 10.373              ;
; Design-wide TNS                                         ; -3.162 ; 0.0   ; -3.165   ; 0.0     ; 0.0                 ;
;  fpga_clk                                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; -2.302   ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -3.162 ; 0.000 ; -0.863   ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+--------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+--------------------+------------+-------+-------+------------+--------------------------------------------------------+
; fpga_rst           ; fpga_clk   ; 4.989 ; 4.989 ; Rise       ; fpga_clk                                               ;
; dbg_rd_bank_sw     ; fpga_clk   ; 3.340 ; 3.340 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_sw_mux ; fpga_clk   ; 3.487 ; 3.487 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]         ; fpga_clk   ; 6.464 ; 6.464 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]        ; fpga_clk   ; 6.317 ; 6.317 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]        ; fpga_clk   ; 6.232 ; 6.232 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]        ; fpga_clk   ; 6.315 ; 6.315 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]        ; fpga_clk   ; 6.461 ; 6.461 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]        ; fpga_clk   ; 6.429 ; 6.429 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]        ; fpga_clk   ; 6.193 ; 6.193 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]        ; fpga_clk   ; 6.351 ; 6.351 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]        ; fpga_clk   ; 6.200 ; 6.200 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]        ; fpga_clk   ; 5.894 ; 5.894 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]        ; fpga_clk   ; 6.287 ; 6.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]       ; fpga_clk   ; 6.133 ; 6.133 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]       ; fpga_clk   ; 6.337 ; 6.337 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]       ; fpga_clk   ; 6.464 ; 6.464 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]       ; fpga_clk   ; 6.353 ; 6.353 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]       ; fpga_clk   ; 6.462 ; 6.462 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]       ; fpga_clk   ; 6.439 ; 6.439 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in     ; fpga_clk   ; 6.472 ; 6.472 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+--------------------+------------+-------+-------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+--------------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+--------------------+------------+--------+--------+------------+--------------------------------------------------------+
; fpga_rst           ; fpga_clk   ; -2.624 ; -2.624 ; Rise       ; fpga_clk                                               ;
; dbg_rd_bank_sw     ; fpga_clk   ; -1.722 ; -1.722 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_sw_mux ; fpga_clk   ; -1.776 ; -1.776 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]         ; fpga_clk   ; -3.413 ; -3.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]        ; fpga_clk   ; -3.617 ; -3.617 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]        ; fpga_clk   ; -3.585 ; -3.585 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]        ; fpga_clk   ; -3.630 ; -3.630 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]        ; fpga_clk   ; -3.702 ; -3.702 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]        ; fpga_clk   ; -3.687 ; -3.687 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]        ; fpga_clk   ; -3.546 ; -3.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]        ; fpga_clk   ; -3.631 ; -3.631 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]        ; fpga_clk   ; -3.571 ; -3.571 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]        ; fpga_clk   ; -3.413 ; -3.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]        ; fpga_clk   ; -3.621 ; -3.621 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]       ; fpga_clk   ; -3.532 ; -3.532 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]       ; fpga_clk   ; -3.630 ; -3.630 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]       ; fpga_clk   ; -3.720 ; -3.720 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]       ; fpga_clk   ; -3.663 ; -3.663 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]       ; fpga_clk   ; -3.721 ; -3.721 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]       ; fpga_clk   ; -3.697 ; -3.697 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in     ; fpga_clk   ; -3.783 ; -3.783 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+--------------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 5.341 ; 5.341 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 5.305 ; 5.305 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 5.076 ; 5.076 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 5.245 ; 5.245 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 9.139 ; 9.139 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 5.245 ; 5.245 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 5.376 ; 5.376 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 4.638 ; 4.638 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 5.040 ; 5.040 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 5.334 ; 5.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 5.376 ; 5.376 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 4.837 ; 4.837 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 4.785 ; 4.785 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 5.067 ; 5.067 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 5.055 ; 5.055 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 5.061 ; 5.061 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 4.592 ; 4.592 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 4.382 ; 4.382 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 5.329 ; 5.329 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 5.810 ; 5.810 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 5.810 ; 5.810 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 5.075 ; 5.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 5.019 ; 5.019 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 4.955 ; 4.955 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 4.598 ; 4.598 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 4.625 ; 4.625 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 4.725 ; 4.725 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 4.544 ; 4.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 4.356 ; 4.356 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 4.359 ; 4.359 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 4.425 ; 4.425 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 4.660 ; 4.660 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 4.926 ; 4.926 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 4.955 ; 4.955 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 4.669 ; 4.669 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 4.676 ; 4.676 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 4.685 ; 4.685 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 4.684 ; 4.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 4.661 ; 4.661 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 4.679 ; 4.679 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 5.421 ; 5.421 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 5.180 ; 5.180 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 5.381 ; 5.381 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 5.702 ; 5.702 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 7.707 ; 7.707 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 7.305 ; 7.305 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 6.935 ; 6.935 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 6.982 ; 6.982 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 7.250 ; 7.250 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 7.305 ; 7.305 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 6.776 ; 6.776 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 7.228 ; 7.228 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 7.016 ; 7.016 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 9.356 ; 9.356 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 9.193 ; 9.193 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 8.392 ; 8.392 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 8.560 ; 8.560 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 8.024 ; 8.024 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 8.955 ; 8.955 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 9.356 ; 9.356 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 8.839 ; 8.839 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 8.582 ; 8.582 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 6.578 ; 6.578 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 7.158 ; 7.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 8.309 ; 8.309 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 7.615 ; 7.615 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 8.582 ; 8.582 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 7.839 ; 7.839 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 7.896 ; 7.896 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 8.750 ; 8.750 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 8.750 ; 8.750 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 8.515 ; 8.515 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 8.530 ; 8.530 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 8.302 ; 8.302 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 7.604 ; 7.604 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 7.011 ; 7.011 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 8.591 ; 8.591 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 6.767 ; 6.767 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 6.767 ; 6.767 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 6.758 ; 6.758 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 6.468 ; 6.468 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 6.718 ; 6.718 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 6.468 ; 6.468 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 6.523 ; 6.523 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 6.456 ; 6.456 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 6.149 ; 6.149 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 5.439 ; 5.439 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 6.149 ; 6.149 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 5.922 ; 5.922 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 5.961 ; 5.961 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 6.000 ; 6.000 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 5.984 ; 5.984 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 5.926 ; 5.926 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 6.774 ; 6.774 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 6.755 ; 6.755 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 6.273 ; 6.273 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 6.774 ; 6.774 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 6.771 ; 6.771 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 6.158 ; 6.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 6.172 ; 6.172 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 6.525 ; 6.525 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 6.995 ; 6.995 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 6.901 ; 6.901 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 6.820 ; 6.820 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 6.856 ; 6.856 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 6.827 ; 6.827 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 6.995 ; 6.995 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 6.598 ; 6.598 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 6.900 ; 6.900 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 6.080 ; 6.080 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 4.626 ; 4.626 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 5.233 ; 5.233 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 6.252 ; 6.252 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 7.326 ; 7.326 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 8.827 ; 8.827 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 4.982 ; 4.982 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 8.741 ; 8.741 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 6.273 ; 6.273 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 4.989 ; 4.989 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 4.575 ; 4.575 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 4.763 ; 4.763 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 4.824 ; 4.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 4.835 ; 4.835 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 4.811 ; 4.811 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 4.817 ; 4.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 4.806 ; 4.806 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 4.989 ; 4.989 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 4.550 ; 4.550 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 4.550 ; 4.550 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 4.306 ; 4.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 4.310 ; 4.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 4.347 ; 4.347 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 4.304 ; 4.304 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 4.298 ; 4.298 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 4.520 ; 4.520 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 4.527 ; 4.527 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 5.958 ; 5.958 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 4.864 ; 4.864 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 4.864 ; 4.864 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 4.539 ; 4.539 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 4.525 ; 4.525 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 4.783 ; 4.783 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 4.522 ; 4.522 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 4.533 ; 4.533 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 4.535 ; 4.535 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 4.505 ; 4.505 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 5.098 ; 5.098 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 5.602 ; 5.602 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 6.184 ; 6.184 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 2.727 ; 2.727 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 2.684 ; 2.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 2.556 ; 2.556 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 2.627 ; 2.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 4.109 ; 4.109 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 2.627 ; 2.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 2.215 ; 2.215 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 2.310 ; 2.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 2.460 ; 2.460 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 2.594 ; 2.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 2.631 ; 2.631 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 2.410 ; 2.410 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 2.368 ; 2.368 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 2.478 ; 2.478 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 2.467 ; 2.467 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 2.480 ; 2.480 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 2.301 ; 2.301 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 2.215 ; 2.215 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 2.588 ; 2.588 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 2.544 ; 2.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 2.870 ; 2.870 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 2.544 ; 2.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 2.512 ; 2.512 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 2.158 ; 2.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 2.261 ; 2.261 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 2.350 ; 2.350 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 2.270 ; 2.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 2.158 ; 2.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 2.160 ; 2.160 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 2.201 ; 2.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 2.313 ; 2.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 2.421 ; 2.421 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 2.449 ; 2.449 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 2.313 ; 2.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 2.317 ; 2.317 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 2.321 ; 2.321 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 2.329 ; 2.329 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 2.315 ; 2.315 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 2.312 ; 2.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 2.671 ; 2.671 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 2.585 ; 2.585 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 2.631 ; 2.631 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 2.798 ; 2.798 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 3.784 ; 3.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 3.092 ; 3.092 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 3.148 ; 3.148 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 3.190 ; 3.190 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 3.312 ; 3.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 3.326 ; 3.326 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 3.092 ; 3.092 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 3.292 ; 3.292 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 3.200 ; 3.200 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 3.597 ; 3.597 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 4.193 ; 4.193 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 3.775 ; 3.775 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 3.849 ; 3.849 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 3.597 ; 3.597 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 3.980 ; 3.980 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 4.346 ; 4.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 4.031 ; 4.031 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 3.070 ; 3.070 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 3.070 ; 3.070 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 3.283 ; 3.283 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 3.869 ; 3.869 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 3.490 ; 3.490 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 4.075 ; 4.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 3.532 ; 3.532 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 3.506 ; 3.506 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 2.934 ; 2.934 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 3.699 ; 3.699 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 3.496 ; 3.496 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 3.669 ; 3.669 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 3.440 ; 3.440 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 3.153 ; 3.153 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 2.934 ; 2.934 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 3.693 ; 3.693 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 2.916 ; 2.916 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 3.070 ; 3.070 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 3.054 ; 3.054 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 2.916 ; 2.916 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 3.046 ; 3.046 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 2.923 ; 2.923 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 2.957 ; 2.957 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 2.921 ; 2.921 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 2.378 ; 2.378 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 2.378 ; 2.378 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 2.713 ; 2.713 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 2.596 ; 2.596 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 2.628 ; 2.628 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 2.609 ; 2.609 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 2.605 ; 2.605 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 2.612 ; 2.612 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 2.756 ; 2.756 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 3.041 ; 3.041 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 2.816 ; 2.816 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 3.056 ; 3.056 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 3.051 ; 3.051 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 2.756 ; 2.756 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 2.758 ; 2.758 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 2.935 ; 2.935 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 2.971 ; 2.971 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 3.113 ; 3.113 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 3.091 ; 3.091 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 3.073 ; 3.073 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 3.055 ; 3.055 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 3.192 ; 3.192 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 2.971 ; 2.971 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 3.108 ; 3.108 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 3.130 ; 3.130 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 2.344 ; 2.344 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 2.675 ; 2.675 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 3.100 ; 3.100 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 3.602 ; 3.602 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 3.997 ; 3.997 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 2.488 ; 2.488 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 4.110 ; 4.110 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 3.158 ; 3.158 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 2.313 ; 2.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 2.313 ; 2.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 2.386 ; 2.386 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 2.453 ; 2.453 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 2.454 ; 2.454 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 2.433 ; 2.433 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 2.427 ; 2.427 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 2.502 ; 2.502 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 2.178 ; 2.178 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 2.304 ; 2.304 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 2.193 ; 2.193 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 2.201 ; 2.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 2.217 ; 2.217 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 2.178 ; 2.178 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 2.184 ; 2.184 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 2.287 ; 2.287 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 2.291 ; 2.291 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 2.941 ; 2.941 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 2.271 ; 2.271 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 2.469 ; 2.469 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 2.299 ; 2.299 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 2.291 ; 2.291 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 2.283 ; 2.283 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 2.296 ; 2.296 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 2.289 ; 2.289 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 2.271 ; 2.271 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 2.601 ; 2.601 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 2.804 ; 2.804 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 3.072 ; 3.072 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+----+--------+--------+----+
; Input Port ; Output Port ; RR ; RF     ; FR     ; FF ;
+------------+-------------+----+--------+--------+----+
; fpga_rst   ; LEDG0       ;    ; 10.995 ; 10.995 ;    ;
+------------+-------------+----+--------+--------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; fpga_rst   ; LEDG0       ;    ; 6.268 ; 6.268 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 18       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 13046    ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 6        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 451505   ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 52       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 16       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 8978     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 18       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 13046    ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 6        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 451505   ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 52       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 16       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 8978     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 552      ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2023     ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 193      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 552      ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2023     ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 193      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 21    ; 21   ;
; Unconstrained Output Ports      ; 138   ; 138  ;
; Unconstrained Output Port Paths ; 329   ; 329  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sat Jun 08 10:47:03 2013
Info: Command: quartus_sta img_man_MDS -c img_man_MDS
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_k3n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe22|dffe23a* 
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.585        -3.162 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.673         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.187         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    18.939         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 fpga_clk 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is -1.151
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.151        -2.302 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.863        -0.863 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     1.061         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    17.902         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 1.048
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.048         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     1.433         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     1.824         0.000 fpga_clk 
    Info (332119):     3.109         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 fpga_clk 
    Info (332119):    10.373         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 1.610
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.610         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     1.679         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     3.679         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    19.510         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 fpga_clk 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 0.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.191         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.555         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     2.573         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    18.943         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 0.592
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.592         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.761         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     0.936         0.000 fpga_clk 
    Info (332119):     1.804         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 fpga_clk 
    Info (332119):    10.373         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 516 megabytes
    Info: Processing ended: Sat Jun 08 10:47:36 2013
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:05


