///100 days of RTL///

///Abilash P///

///4:2 encoder in gate flow modeling///

module enc_4_to_2 (A,Y);

input  [3:0]A;
output [1:0]Y;

wire p0, p1, p2, x1, x2;

not n1 (p0, A[0]);
not n2 (p1, A[1]);
not n3 (p2, A[2]);

xor ex1 (x1, A[3], A[2]);
xor ex2 (x2, A[3], A[1]);

and y1 (Y[1], p1, p0, x1);
and y2 (Y[0], p2, p0, x2);

endmodule
 
