\addchap{CMOS in a nutshell}

This basic initial project is dedicated to the \gls{CMOS} Technology only and for this reason two types of \gls{MOSFET} are required.

Historicaly, the first chips with \glspl{MOSFET} on the mass market were \glspl{PMOS} in enhancement-mode.

\begin{center}
    enhancement-mode \gls{PMOS} transistor use-case
    \begin{figure}[h] %\caption{enhancement-mode PMOS transistor use-case}
        \centering
        \begin{circuitdiagram}{20}{20}
        \power{15}{18.5}{U}{}  % power above pmos
        \wire{15}{18}{15}{16}   % wire above pmos
        \trans{penh}{13}{14}{R}{}{} % pmos -> right
        \Voltarrow{14}{18}{10}{16}{u}{$-V_{GS}$}
        \wire{15}{12}{15}{8}   % wire below pmos
        \resis{15}{5}{V}{$R_D$}{}  % resistor on drain
        \wire{15}{1}{15}{2}   % wire below pmos
        \ground{15}{0.5}{D}  % ground below resistor
        \othersrc[\sigsym{-rec}]{o}{5.5}{15.5}{H}{}{signal}
        \pin{9.5}{15.5}{R}{}    % pin in
        \ground{2.5}{0.5}{D}  % ground below signal source
        \wire{2.5}{1}{2.5}{15.5}   % wire below signal
        \junct{15}{10}   % dot
        \wire{15}{10}{16}{10}   % wire before out
        \pin{17}{10}{R}{out}    % pin out
        \end{circuitdiagram}
    \end{figure}
\end{center}

The sectional view of a \gls{PMOS} transistor in silicon is being shown below
%\begin{center}
%\end{center}

Historicaly later, faster chips with \glspl{MOSFET} on the mass market were marked as \glspl{NMOS} in enhancement mode also.

\begin{center}
    enhancement-mode \gls{NMOS} transistor use-case
    \begin{figure}[h] %\caption{enhancement-mode NMOS transistor use-case}
        \centering
        \begin{circuitdiagram}{20}{20}
        \power{15}{18.5}{U}{}  % power above resistor
        \wire{15}{17}{15}{18}   % wire above resistor
        \resis{15}{14}{V}{$R_D$}{}  % resistor on drain
        \wire{15}{11}{15}{8}   % wire between resistor and nmos
        \trans{nenh}{13}{6}{R}{}{} % nmos -> right
        \Voltarrow{10}{4}{14}{1}{d}{$+V_{GS}$}
        \wire{15}{1}{15}{4}   % wire below nmos
        \ground{15}{0.5}{D}  % ground below nmos
        \othersrc[\sigsym{rec}]{o}{5.5}{4.5}{H}{}{signal}
        \pin{9.5}{4.5}{R}{}    % pin in
        \ground{2.5}{0.5}{D}  % ground below signal source
        \wire{2.5}{1}{2.5}{4.5}   % wire below signal
        \junct{15}{10}   % dot
        \wire{15}{10}{16}{10}   % wire before out
        \pin{17}{10}{R}{out}    % pin out
        \end{circuitdiagram}
    \end{figure}
\end{center}

The sectional view of a \gls{NMOS} transistor in silicon is being shown here also.
%\begin{center}
%\end{center}

Both technologies, the older \gls{NMOS} as the newer \gls{PMOS}, have the same disadvantage. Every time, the transistor is switched on, the current between Drain and Source of the transistor is limited by the Resistor on Drain only. Higher currents here meaning higher power consumption for the chip where the transistors are integrated also. If the transistors are switched off, no currents flows between Drain and Source anymore, the power consumption of the chip also goes low.

Et violÃ , the US-Patent with Number 3356858\footnotemark changed the world and combines both technologies to the new \gls{CMOS} technology. Instead of every transistor is working against a weak resistor, the transistor works against a complementary switched-off transistor. With the Eyes of our antecessor \gls{CMOS} doubles the transistor count, but contemporary chips all are build in \gls{CMOS}.
\footnotetext[1]{https://www.google.com/patents/US3356858}

\begin{center}
    complementary \gls{PMOS} and \gls{NMOS} transistor couple use-case
    \begin{figure}[h] %\caption{complementary PMOS and NMOS transistor couple use-case}
        \centering
        \begin{circuitdiagram}{20}{20}
        \power{15}{18.5}{U}{}  % power above pmos 
        \wire{15}{16}{15}{18}   % wire above pmos
        \trans{penh}{13}{14}{R}{}{} % pmos -> right
        \Voltarrow{14}{18}{10}{16}{u}{$-V_{GS}$}
        \wire{15}{8}{15}{12}   % wire between pmos and nmos
        \trans{nenh}{13}{6}{R}{}{} % nmos -> right
        \Voltarrow{10}{4}{14}{1}{d}{$+V_{GS}$}
        \wire{15}{1}{15}{4}   % wire below nmos
        \ground{15}{0.5}{D}  % ground below nmos
        \othersrc[\sigsym{rec}]{o}{5}{10}{H}{}{signal}
        \pin{9}{10}{R}{}    % pin in
        \wire{9.5}{10}{10}{10}   % wire before gates
        \wire{10}{15.5}{10}{4.5}   % wire between gates
        \junct{10}{10}   % dot
        \ground{2}{0.5}{D}  % ground below signal source
        \wire{2}{1}{2}{10}   % wire below signal
        \junct{15}{10}   % dot
        \wire{15}{10}{16}{10}   % wire before out
        \pin{17}{10}{R}{out}    % pin out
        \end{circuitdiagram}
    \end{figure}
\end{center}

The sectional view of a \gls{NMOS} and \gls{PMOS} transistors couple in silicon - building the \gls{CMOS} technology - are being shown here also.

