
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c00  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08003cb8  08003cb8  00013cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d7c  08003d7c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003d7c  08003d7c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d7c  08003d7c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d7c  08003d7c  00013d7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d80  08003d80  00013d80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003d84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  20000070  08003df4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  08003df4  0002019c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c885  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cca  00000000  00000000  0002c91d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c0  00000000  00000000  0002e5e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000908  00000000  00000000  0002efa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001658e  00000000  00000000  0002f8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c4d6  00000000  00000000  00045e3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dcf4  00000000  00000000  00052314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e0008  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025d0  00000000  00000000  000e0058  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000070 	.word	0x20000070
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08003ca0 	.word	0x08003ca0

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000074 	.word	0x20000074
 80000fc:	08003ca0 	.word	0x08003ca0

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_shi>:
 8000110:	b403      	push	{r0, r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0040      	lsls	r0, r0, #1
 8000118:	0049      	lsls	r1, r1, #1
 800011a:	5e09      	ldrsh	r1, [r1, r0]
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	448e      	add	lr, r1
 8000120:	bc03      	pop	{r0, r1}
 8000122:	4770      	bx	lr

08000124 <__udivsi3>:
 8000124:	2200      	movs	r2, #0
 8000126:	0843      	lsrs	r3, r0, #1
 8000128:	428b      	cmp	r3, r1
 800012a:	d374      	bcc.n	8000216 <__udivsi3+0xf2>
 800012c:	0903      	lsrs	r3, r0, #4
 800012e:	428b      	cmp	r3, r1
 8000130:	d35f      	bcc.n	80001f2 <__udivsi3+0xce>
 8000132:	0a03      	lsrs	r3, r0, #8
 8000134:	428b      	cmp	r3, r1
 8000136:	d344      	bcc.n	80001c2 <__udivsi3+0x9e>
 8000138:	0b03      	lsrs	r3, r0, #12
 800013a:	428b      	cmp	r3, r1
 800013c:	d328      	bcc.n	8000190 <__udivsi3+0x6c>
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d30d      	bcc.n	8000160 <__udivsi3+0x3c>
 8000144:	22ff      	movs	r2, #255	; 0xff
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	ba12      	rev	r2, r2
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d302      	bcc.n	8000156 <__udivsi3+0x32>
 8000150:	1212      	asrs	r2, r2, #8
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	d065      	beq.n	8000222 <__udivsi3+0xfe>
 8000156:	0b03      	lsrs	r3, r0, #12
 8000158:	428b      	cmp	r3, r1
 800015a:	d319      	bcc.n	8000190 <__udivsi3+0x6c>
 800015c:	e000      	b.n	8000160 <__udivsi3+0x3c>
 800015e:	0a09      	lsrs	r1, r1, #8
 8000160:	0bc3      	lsrs	r3, r0, #15
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x46>
 8000166:	03cb      	lsls	r3, r1, #15
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b83      	lsrs	r3, r0, #14
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x52>
 8000172:	038b      	lsls	r3, r1, #14
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b43      	lsrs	r3, r0, #13
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x5e>
 800017e:	034b      	lsls	r3, r1, #13
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b03      	lsrs	r3, r0, #12
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x6a>
 800018a:	030b      	lsls	r3, r1, #12
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0ac3      	lsrs	r3, r0, #11
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x76>
 8000196:	02cb      	lsls	r3, r1, #11
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a83      	lsrs	r3, r0, #10
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x82>
 80001a2:	028b      	lsls	r3, r1, #10
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a43      	lsrs	r3, r0, #9
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x8e>
 80001ae:	024b      	lsls	r3, r1, #9
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a03      	lsrs	r3, r0, #8
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x9a>
 80001ba:	020b      	lsls	r3, r1, #8
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	d2cd      	bcs.n	800015e <__udivsi3+0x3a>
 80001c2:	09c3      	lsrs	r3, r0, #7
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xa8>
 80001c8:	01cb      	lsls	r3, r1, #7
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0983      	lsrs	r3, r0, #6
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xb4>
 80001d4:	018b      	lsls	r3, r1, #6
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0943      	lsrs	r3, r0, #5
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xc0>
 80001e0:	014b      	lsls	r3, r1, #5
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0903      	lsrs	r3, r0, #4
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xcc>
 80001ec:	010b      	lsls	r3, r1, #4
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	08c3      	lsrs	r3, r0, #3
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xd8>
 80001f8:	00cb      	lsls	r3, r1, #3
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0883      	lsrs	r3, r0, #2
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xe4>
 8000204:	008b      	lsls	r3, r1, #2
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0843      	lsrs	r3, r0, #1
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xf0>
 8000210:	004b      	lsls	r3, r1, #1
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	1a41      	subs	r1, r0, r1
 8000218:	d200      	bcs.n	800021c <__udivsi3+0xf8>
 800021a:	4601      	mov	r1, r0
 800021c:	4152      	adcs	r2, r2
 800021e:	4610      	mov	r0, r2
 8000220:	4770      	bx	lr
 8000222:	e7ff      	b.n	8000224 <__udivsi3+0x100>
 8000224:	b501      	push	{r0, lr}
 8000226:	2000      	movs	r0, #0
 8000228:	f000 f8f0 	bl	800040c <__aeabi_idiv0>
 800022c:	bd02      	pop	{r1, pc}
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uidivmod>:
 8000230:	2900      	cmp	r1, #0
 8000232:	d0f7      	beq.n	8000224 <__udivsi3+0x100>
 8000234:	e776      	b.n	8000124 <__udivsi3>
 8000236:	4770      	bx	lr

08000238 <__divsi3>:
 8000238:	4603      	mov	r3, r0
 800023a:	430b      	orrs	r3, r1
 800023c:	d47f      	bmi.n	800033e <__divsi3+0x106>
 800023e:	2200      	movs	r2, #0
 8000240:	0843      	lsrs	r3, r0, #1
 8000242:	428b      	cmp	r3, r1
 8000244:	d374      	bcc.n	8000330 <__divsi3+0xf8>
 8000246:	0903      	lsrs	r3, r0, #4
 8000248:	428b      	cmp	r3, r1
 800024a:	d35f      	bcc.n	800030c <__divsi3+0xd4>
 800024c:	0a03      	lsrs	r3, r0, #8
 800024e:	428b      	cmp	r3, r1
 8000250:	d344      	bcc.n	80002dc <__divsi3+0xa4>
 8000252:	0b03      	lsrs	r3, r0, #12
 8000254:	428b      	cmp	r3, r1
 8000256:	d328      	bcc.n	80002aa <__divsi3+0x72>
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d30d      	bcc.n	800027a <__divsi3+0x42>
 800025e:	22ff      	movs	r2, #255	; 0xff
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	ba12      	rev	r2, r2
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d302      	bcc.n	8000270 <__divsi3+0x38>
 800026a:	1212      	asrs	r2, r2, #8
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	d065      	beq.n	800033c <__divsi3+0x104>
 8000270:	0b03      	lsrs	r3, r0, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d319      	bcc.n	80002aa <__divsi3+0x72>
 8000276:	e000      	b.n	800027a <__divsi3+0x42>
 8000278:	0a09      	lsrs	r1, r1, #8
 800027a:	0bc3      	lsrs	r3, r0, #15
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x4c>
 8000280:	03cb      	lsls	r3, r1, #15
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b83      	lsrs	r3, r0, #14
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x58>
 800028c:	038b      	lsls	r3, r1, #14
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b43      	lsrs	r3, r0, #13
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x64>
 8000298:	034b      	lsls	r3, r1, #13
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b03      	lsrs	r3, r0, #12
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x70>
 80002a4:	030b      	lsls	r3, r1, #12
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0ac3      	lsrs	r3, r0, #11
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x7c>
 80002b0:	02cb      	lsls	r3, r1, #11
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a83      	lsrs	r3, r0, #10
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x88>
 80002bc:	028b      	lsls	r3, r1, #10
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a43      	lsrs	r3, r0, #9
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x94>
 80002c8:	024b      	lsls	r3, r1, #9
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a03      	lsrs	r3, r0, #8
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0xa0>
 80002d4:	020b      	lsls	r3, r1, #8
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	d2cd      	bcs.n	8000278 <__divsi3+0x40>
 80002dc:	09c3      	lsrs	r3, r0, #7
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xae>
 80002e2:	01cb      	lsls	r3, r1, #7
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0983      	lsrs	r3, r0, #6
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xba>
 80002ee:	018b      	lsls	r3, r1, #6
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0943      	lsrs	r3, r0, #5
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xc6>
 80002fa:	014b      	lsls	r3, r1, #5
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0903      	lsrs	r3, r0, #4
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xd2>
 8000306:	010b      	lsls	r3, r1, #4
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	08c3      	lsrs	r3, r0, #3
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xde>
 8000312:	00cb      	lsls	r3, r1, #3
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0883      	lsrs	r3, r0, #2
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xea>
 800031e:	008b      	lsls	r3, r1, #2
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0843      	lsrs	r3, r0, #1
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xf6>
 800032a:	004b      	lsls	r3, r1, #1
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	1a41      	subs	r1, r0, r1
 8000332:	d200      	bcs.n	8000336 <__divsi3+0xfe>
 8000334:	4601      	mov	r1, r0
 8000336:	4152      	adcs	r2, r2
 8000338:	4610      	mov	r0, r2
 800033a:	4770      	bx	lr
 800033c:	e05d      	b.n	80003fa <__divsi3+0x1c2>
 800033e:	0fca      	lsrs	r2, r1, #31
 8000340:	d000      	beq.n	8000344 <__divsi3+0x10c>
 8000342:	4249      	negs	r1, r1
 8000344:	1003      	asrs	r3, r0, #32
 8000346:	d300      	bcc.n	800034a <__divsi3+0x112>
 8000348:	4240      	negs	r0, r0
 800034a:	4053      	eors	r3, r2
 800034c:	2200      	movs	r2, #0
 800034e:	469c      	mov	ip, r3
 8000350:	0903      	lsrs	r3, r0, #4
 8000352:	428b      	cmp	r3, r1
 8000354:	d32d      	bcc.n	80003b2 <__divsi3+0x17a>
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d312      	bcc.n	8000382 <__divsi3+0x14a>
 800035c:	22fc      	movs	r2, #252	; 0xfc
 800035e:	0189      	lsls	r1, r1, #6
 8000360:	ba12      	rev	r2, r2
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d30c      	bcc.n	8000382 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d308      	bcc.n	8000382 <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d304      	bcc.n	8000382 <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	d03a      	beq.n	80003f2 <__divsi3+0x1ba>
 800037c:	1192      	asrs	r2, r2, #6
 800037e:	e000      	b.n	8000382 <__divsi3+0x14a>
 8000380:	0989      	lsrs	r1, r1, #6
 8000382:	09c3      	lsrs	r3, r0, #7
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x154>
 8000388:	01cb      	lsls	r3, r1, #7
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0983      	lsrs	r3, r0, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x160>
 8000394:	018b      	lsls	r3, r1, #6
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0943      	lsrs	r3, r0, #5
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x16c>
 80003a0:	014b      	lsls	r3, r1, #5
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0903      	lsrs	r3, r0, #4
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x178>
 80003ac:	010b      	lsls	r3, r1, #4
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	08c3      	lsrs	r3, r0, #3
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x184>
 80003b8:	00cb      	lsls	r3, r1, #3
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0883      	lsrs	r3, r0, #2
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x190>
 80003c4:	008b      	lsls	r3, r1, #2
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	d2d9      	bcs.n	8000380 <__divsi3+0x148>
 80003cc:	0843      	lsrs	r3, r0, #1
 80003ce:	428b      	cmp	r3, r1
 80003d0:	d301      	bcc.n	80003d6 <__divsi3+0x19e>
 80003d2:	004b      	lsls	r3, r1, #1
 80003d4:	1ac0      	subs	r0, r0, r3
 80003d6:	4152      	adcs	r2, r2
 80003d8:	1a41      	subs	r1, r0, r1
 80003da:	d200      	bcs.n	80003de <__divsi3+0x1a6>
 80003dc:	4601      	mov	r1, r0
 80003de:	4663      	mov	r3, ip
 80003e0:	4152      	adcs	r2, r2
 80003e2:	105b      	asrs	r3, r3, #1
 80003e4:	4610      	mov	r0, r2
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x1b4>
 80003e8:	4240      	negs	r0, r0
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d500      	bpl.n	80003f0 <__divsi3+0x1b8>
 80003ee:	4249      	negs	r1, r1
 80003f0:	4770      	bx	lr
 80003f2:	4663      	mov	r3, ip
 80003f4:	105b      	asrs	r3, r3, #1
 80003f6:	d300      	bcc.n	80003fa <__divsi3+0x1c2>
 80003f8:	4240      	negs	r0, r0
 80003fa:	b501      	push	{r0, lr}
 80003fc:	2000      	movs	r0, #0
 80003fe:	f000 f805 	bl	800040c <__aeabi_idiv0>
 8000402:	bd02      	pop	{r1, pc}

08000404 <__aeabi_idivmod>:
 8000404:	2900      	cmp	r1, #0
 8000406:	d0f8      	beq.n	80003fa <__divsi3+0x1c2>
 8000408:	e716      	b.n	8000238 <__divsi3>
 800040a:	4770      	bx	lr

0800040c <__aeabi_idiv0>:
 800040c:	4770      	bx	lr
 800040e:	46c0      	nop			; (mov r8, r8)

08000410 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b084      	sub	sp, #16
 8000414:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000416:	f000 fae9 	bl	80009ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800041a:	f000 f837 	bl	800048c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800041e:	f000 f935 	bl	800068c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000422:	f000 f87b 	bl	800051c <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000426:	f000 f8e3 	bl	80005f0 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Get ADC value
	  HAL_ADC_Start(&hadc1);
 800042a:	4b15      	ldr	r3, [pc, #84]	; (8000480 <main+0x70>)
 800042c:	0018      	movs	r0, r3
 800042e:	f000 fe65 	bl	80010fc <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000432:	2301      	movs	r3, #1
 8000434:	425a      	negs	r2, r3
 8000436:	4b12      	ldr	r3, [pc, #72]	; (8000480 <main+0x70>)
 8000438:	0011      	movs	r1, r2
 800043a:	0018      	movs	r0, r3
 800043c:	f000 feac 	bl	8001198 <HAL_ADC_PollForConversion>
	  raw = HAL_ADC_GetValue(&hadc1);
 8000440:	4b0f      	ldr	r3, [pc, #60]	; (8000480 <main+0x70>)
 8000442:	0018      	movs	r0, r3
 8000444:	f000 ff3c 	bl	80012c0 <HAL_ADC_GetValue>
 8000448:	0002      	movs	r2, r0
 800044a:	210e      	movs	r1, #14
 800044c:	187b      	adds	r3, r7, r1
 800044e:	801a      	strh	r2, [r3, #0]

	  // Convert to string and print
	  sprintf(msg, "%hu\r", raw);
 8000450:	187b      	adds	r3, r7, r1
 8000452:	881a      	ldrh	r2, [r3, #0]
 8000454:	490b      	ldr	r1, [pc, #44]	; (8000484 <main+0x74>)
 8000456:	1d3b      	adds	r3, r7, #4
 8000458:	0018      	movs	r0, r3
 800045a:	f002 ffb7 	bl	80033cc <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800045e:	1d3b      	adds	r3, r7, #4
 8000460:	0018      	movs	r0, r3
 8000462:	f7ff fe4d 	bl	8000100 <strlen>
 8000466:	0003      	movs	r3, r0
 8000468:	b29a      	uxth	r2, r3
 800046a:	2301      	movs	r3, #1
 800046c:	425b      	negs	r3, r3
 800046e:	1d39      	adds	r1, r7, #4
 8000470:	4805      	ldr	r0, [pc, #20]	; (8000488 <main+0x78>)
 8000472:	f002 fa55 	bl	8002920 <HAL_UART_Transmit>

	  // Pretend we have to do something else for a while
	  HAL_Delay(1);
 8000476:	2001      	movs	r0, #1
 8000478:	f000 fb3e 	bl	8000af8 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 800047c:	e7d5      	b.n	800042a <main+0x1a>
 800047e:	46c0      	nop			; (mov r8, r8)
 8000480:	2000008c 	.word	0x2000008c
 8000484:	08003cb8 	.word	0x08003cb8
 8000488:	200000f0 	.word	0x200000f0

0800048c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800048c:	b590      	push	{r4, r7, lr}
 800048e:	b093      	sub	sp, #76	; 0x4c
 8000490:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000492:	2414      	movs	r4, #20
 8000494:	193b      	adds	r3, r7, r4
 8000496:	0018      	movs	r0, r3
 8000498:	2334      	movs	r3, #52	; 0x34
 800049a:	001a      	movs	r2, r3
 800049c:	2100      	movs	r1, #0
 800049e:	f002 ff8d 	bl	80033bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004a2:	1d3b      	adds	r3, r7, #4
 80004a4:	0018      	movs	r0, r3
 80004a6:	2310      	movs	r3, #16
 80004a8:	001a      	movs	r2, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	f002 ff86 	bl	80033bc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004b0:	2380      	movs	r3, #128	; 0x80
 80004b2:	009b      	lsls	r3, r3, #2
 80004b4:	0018      	movs	r0, r3
 80004b6:	f001 fba3 	bl	8001c00 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004ba:	193b      	adds	r3, r7, r4
 80004bc:	2202      	movs	r2, #2
 80004be:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004c0:	193b      	adds	r3, r7, r4
 80004c2:	2280      	movs	r2, #128	; 0x80
 80004c4:	0052      	lsls	r2, r2, #1
 80004c6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80004c8:	193b      	adds	r3, r7, r4
 80004ca:	2200      	movs	r2, #0
 80004cc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004ce:	193b      	adds	r3, r7, r4
 80004d0:	2240      	movs	r2, #64	; 0x40
 80004d2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004d4:	193b      	adds	r3, r7, r4
 80004d6:	2200      	movs	r2, #0
 80004d8:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004da:	193b      	adds	r3, r7, r4
 80004dc:	0018      	movs	r0, r3
 80004de:	f001 fbdb 	bl	8001c98 <HAL_RCC_OscConfig>
 80004e2:	1e03      	subs	r3, r0, #0
 80004e4:	d001      	beq.n	80004ea <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80004e6:	f000 f935 	bl	8000754 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ea:	1d3b      	adds	r3, r7, #4
 80004ec:	2207      	movs	r2, #7
 80004ee:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004f0:	1d3b      	adds	r3, r7, #4
 80004f2:	2200      	movs	r2, #0
 80004f4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004f6:	1d3b      	adds	r3, r7, #4
 80004f8:	2200      	movs	r2, #0
 80004fa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004fc:	1d3b      	adds	r3, r7, #4
 80004fe:	2200      	movs	r2, #0
 8000500:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000502:	1d3b      	adds	r3, r7, #4
 8000504:	2100      	movs	r1, #0
 8000506:	0018      	movs	r0, r3
 8000508:	f001 fed6 	bl	80022b8 <HAL_RCC_ClockConfig>
 800050c:	1e03      	subs	r3, r0, #0
 800050e:	d001      	beq.n	8000514 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000510:	f000 f920 	bl	8000754 <Error_Handler>
  }
}
 8000514:	46c0      	nop			; (mov r8, r8)
 8000516:	46bd      	mov	sp, r7
 8000518:	b013      	add	sp, #76	; 0x4c
 800051a:	bd90      	pop	{r4, r7, pc}

0800051c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b084      	sub	sp, #16
 8000520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	0018      	movs	r0, r3
 8000526:	230c      	movs	r3, #12
 8000528:	001a      	movs	r2, r3
 800052a:	2100      	movs	r1, #0
 800052c:	f002 ff46 	bl	80033bc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000530:	4b2d      	ldr	r3, [pc, #180]	; (80005e8 <MX_ADC1_Init+0xcc>)
 8000532:	4a2e      	ldr	r2, [pc, #184]	; (80005ec <MX_ADC1_Init+0xd0>)
 8000534:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000536:	4b2c      	ldr	r3, [pc, #176]	; (80005e8 <MX_ADC1_Init+0xcc>)
 8000538:	2280      	movs	r2, #128	; 0x80
 800053a:	05d2      	lsls	r2, r2, #23
 800053c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800053e:	4b2a      	ldr	r3, [pc, #168]	; (80005e8 <MX_ADC1_Init+0xcc>)
 8000540:	2200      	movs	r2, #0
 8000542:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000544:	4b28      	ldr	r3, [pc, #160]	; (80005e8 <MX_ADC1_Init+0xcc>)
 8000546:	2200      	movs	r2, #0
 8000548:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800054a:	4b27      	ldr	r3, [pc, #156]	; (80005e8 <MX_ADC1_Init+0xcc>)
 800054c:	2200      	movs	r2, #0
 800054e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000550:	4b25      	ldr	r3, [pc, #148]	; (80005e8 <MX_ADC1_Init+0xcc>)
 8000552:	2204      	movs	r2, #4
 8000554:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000556:	4b24      	ldr	r3, [pc, #144]	; (80005e8 <MX_ADC1_Init+0xcc>)
 8000558:	2200      	movs	r2, #0
 800055a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800055c:	4b22      	ldr	r3, [pc, #136]	; (80005e8 <MX_ADC1_Init+0xcc>)
 800055e:	2200      	movs	r2, #0
 8000560:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000562:	4b21      	ldr	r3, [pc, #132]	; (80005e8 <MX_ADC1_Init+0xcc>)
 8000564:	2200      	movs	r2, #0
 8000566:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000568:	4b1f      	ldr	r3, [pc, #124]	; (80005e8 <MX_ADC1_Init+0xcc>)
 800056a:	2201      	movs	r2, #1
 800056c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800056e:	4b1e      	ldr	r3, [pc, #120]	; (80005e8 <MX_ADC1_Init+0xcc>)
 8000570:	2220      	movs	r2, #32
 8000572:	2100      	movs	r1, #0
 8000574:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000576:	4b1c      	ldr	r3, [pc, #112]	; (80005e8 <MX_ADC1_Init+0xcc>)
 8000578:	2200      	movs	r2, #0
 800057a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800057c:	4b1a      	ldr	r3, [pc, #104]	; (80005e8 <MX_ADC1_Init+0xcc>)
 800057e:	2200      	movs	r2, #0
 8000580:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000582:	4b19      	ldr	r3, [pc, #100]	; (80005e8 <MX_ADC1_Init+0xcc>)
 8000584:	222c      	movs	r2, #44	; 0x2c
 8000586:	2100      	movs	r1, #0
 8000588:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800058a:	4b17      	ldr	r3, [pc, #92]	; (80005e8 <MX_ADC1_Init+0xcc>)
 800058c:	2200      	movs	r2, #0
 800058e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000590:	4b15      	ldr	r3, [pc, #84]	; (80005e8 <MX_ADC1_Init+0xcc>)
 8000592:	2200      	movs	r2, #0
 8000594:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000596:	4b14      	ldr	r3, [pc, #80]	; (80005e8 <MX_ADC1_Init+0xcc>)
 8000598:	2200      	movs	r2, #0
 800059a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800059c:	4b12      	ldr	r3, [pc, #72]	; (80005e8 <MX_ADC1_Init+0xcc>)
 800059e:	223c      	movs	r2, #60	; 0x3c
 80005a0:	2100      	movs	r1, #0
 80005a2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80005a4:	4b10      	ldr	r3, [pc, #64]	; (80005e8 <MX_ADC1_Init+0xcc>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005aa:	4b0f      	ldr	r3, [pc, #60]	; (80005e8 <MX_ADC1_Init+0xcc>)
 80005ac:	0018      	movs	r0, r3
 80005ae:	f000 fbfd 	bl	8000dac <HAL_ADC_Init>
 80005b2:	1e03      	subs	r3, r0, #0
 80005b4:	d001      	beq.n	80005ba <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80005b6:	f000 f8cd 	bl	8000754 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	2201      	movs	r2, #1
 80005be:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005c0:	1d3b      	adds	r3, r7, #4
 80005c2:	2200      	movs	r2, #0
 80005c4:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	2200      	movs	r2, #0
 80005ca:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005cc:	1d3a      	adds	r2, r7, #4
 80005ce:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <MX_ADC1_Init+0xcc>)
 80005d0:	0011      	movs	r1, r2
 80005d2:	0018      	movs	r0, r3
 80005d4:	f000 fe80 	bl	80012d8 <HAL_ADC_ConfigChannel>
 80005d8:	1e03      	subs	r3, r0, #0
 80005da:	d001      	beq.n	80005e0 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80005dc:	f000 f8ba 	bl	8000754 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005e0:	46c0      	nop			; (mov r8, r8)
 80005e2:	46bd      	mov	sp, r7
 80005e4:	b004      	add	sp, #16
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	2000008c 	.word	0x2000008c
 80005ec:	40012400 	.word	0x40012400

080005f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005f4:	4b23      	ldr	r3, [pc, #140]	; (8000684 <MX_USART2_UART_Init+0x94>)
 80005f6:	4a24      	ldr	r2, [pc, #144]	; (8000688 <MX_USART2_UART_Init+0x98>)
 80005f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005fa:	4b22      	ldr	r3, [pc, #136]	; (8000684 <MX_USART2_UART_Init+0x94>)
 80005fc:	22e1      	movs	r2, #225	; 0xe1
 80005fe:	0252      	lsls	r2, r2, #9
 8000600:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000602:	4b20      	ldr	r3, [pc, #128]	; (8000684 <MX_USART2_UART_Init+0x94>)
 8000604:	2200      	movs	r2, #0
 8000606:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000608:	4b1e      	ldr	r3, [pc, #120]	; (8000684 <MX_USART2_UART_Init+0x94>)
 800060a:	2200      	movs	r2, #0
 800060c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800060e:	4b1d      	ldr	r3, [pc, #116]	; (8000684 <MX_USART2_UART_Init+0x94>)
 8000610:	2200      	movs	r2, #0
 8000612:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000614:	4b1b      	ldr	r3, [pc, #108]	; (8000684 <MX_USART2_UART_Init+0x94>)
 8000616:	220c      	movs	r2, #12
 8000618:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800061a:	4b1a      	ldr	r3, [pc, #104]	; (8000684 <MX_USART2_UART_Init+0x94>)
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000620:	4b18      	ldr	r3, [pc, #96]	; (8000684 <MX_USART2_UART_Init+0x94>)
 8000622:	2200      	movs	r2, #0
 8000624:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000626:	4b17      	ldr	r3, [pc, #92]	; (8000684 <MX_USART2_UART_Init+0x94>)
 8000628:	2200      	movs	r2, #0
 800062a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800062c:	4b15      	ldr	r3, [pc, #84]	; (8000684 <MX_USART2_UART_Init+0x94>)
 800062e:	2200      	movs	r2, #0
 8000630:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000632:	4b14      	ldr	r3, [pc, #80]	; (8000684 <MX_USART2_UART_Init+0x94>)
 8000634:	2200      	movs	r2, #0
 8000636:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000638:	4b12      	ldr	r3, [pc, #72]	; (8000684 <MX_USART2_UART_Init+0x94>)
 800063a:	0018      	movs	r0, r3
 800063c:	f002 f91a 	bl	8002874 <HAL_UART_Init>
 8000640:	1e03      	subs	r3, r0, #0
 8000642:	d001      	beq.n	8000648 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000644:	f000 f886 	bl	8000754 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000648:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <MX_USART2_UART_Init+0x94>)
 800064a:	2100      	movs	r1, #0
 800064c:	0018      	movs	r0, r3
 800064e:	f002 fdab 	bl	80031a8 <HAL_UARTEx_SetTxFifoThreshold>
 8000652:	1e03      	subs	r3, r0, #0
 8000654:	d001      	beq.n	800065a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000656:	f000 f87d 	bl	8000754 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800065a:	4b0a      	ldr	r3, [pc, #40]	; (8000684 <MX_USART2_UART_Init+0x94>)
 800065c:	2100      	movs	r1, #0
 800065e:	0018      	movs	r0, r3
 8000660:	f002 fde2 	bl	8003228 <HAL_UARTEx_SetRxFifoThreshold>
 8000664:	1e03      	subs	r3, r0, #0
 8000666:	d001      	beq.n	800066c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000668:	f000 f874 	bl	8000754 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800066c:	4b05      	ldr	r3, [pc, #20]	; (8000684 <MX_USART2_UART_Init+0x94>)
 800066e:	0018      	movs	r0, r3
 8000670:	f002 fd60 	bl	8003134 <HAL_UARTEx_DisableFifoMode>
 8000674:	1e03      	subs	r3, r0, #0
 8000676:	d001      	beq.n	800067c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000678:	f000 f86c 	bl	8000754 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800067c:	46c0      	nop			; (mov r8, r8)
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	200000f0 	.word	0x200000f0
 8000688:	40004400 	.word	0x40004400

0800068c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800068c:	b590      	push	{r4, r7, lr}
 800068e:	b089      	sub	sp, #36	; 0x24
 8000690:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000692:	240c      	movs	r4, #12
 8000694:	193b      	adds	r3, r7, r4
 8000696:	0018      	movs	r0, r3
 8000698:	2314      	movs	r3, #20
 800069a:	001a      	movs	r2, r3
 800069c:	2100      	movs	r1, #0
 800069e:	f002 fe8d 	bl	80033bc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006a2:	4b2a      	ldr	r3, [pc, #168]	; (800074c <MX_GPIO_Init+0xc0>)
 80006a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006a6:	4b29      	ldr	r3, [pc, #164]	; (800074c <MX_GPIO_Init+0xc0>)
 80006a8:	2104      	movs	r1, #4
 80006aa:	430a      	orrs	r2, r1
 80006ac:	635a      	str	r2, [r3, #52]	; 0x34
 80006ae:	4b27      	ldr	r3, [pc, #156]	; (800074c <MX_GPIO_Init+0xc0>)
 80006b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006b2:	2204      	movs	r2, #4
 80006b4:	4013      	ands	r3, r2
 80006b6:	60bb      	str	r3, [r7, #8]
 80006b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006ba:	4b24      	ldr	r3, [pc, #144]	; (800074c <MX_GPIO_Init+0xc0>)
 80006bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006be:	4b23      	ldr	r3, [pc, #140]	; (800074c <MX_GPIO_Init+0xc0>)
 80006c0:	2120      	movs	r1, #32
 80006c2:	430a      	orrs	r2, r1
 80006c4:	635a      	str	r2, [r3, #52]	; 0x34
 80006c6:	4b21      	ldr	r3, [pc, #132]	; (800074c <MX_GPIO_Init+0xc0>)
 80006c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006ca:	2220      	movs	r2, #32
 80006cc:	4013      	ands	r3, r2
 80006ce:	607b      	str	r3, [r7, #4]
 80006d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d2:	4b1e      	ldr	r3, [pc, #120]	; (800074c <MX_GPIO_Init+0xc0>)
 80006d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006d6:	4b1d      	ldr	r3, [pc, #116]	; (800074c <MX_GPIO_Init+0xc0>)
 80006d8:	2101      	movs	r1, #1
 80006da:	430a      	orrs	r2, r1
 80006dc:	635a      	str	r2, [r3, #52]	; 0x34
 80006de:	4b1b      	ldr	r3, [pc, #108]	; (800074c <MX_GPIO_Init+0xc0>)
 80006e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006e2:	2201      	movs	r2, #1
 80006e4:	4013      	ands	r3, r2
 80006e6:	603b      	str	r3, [r7, #0]
 80006e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80006ea:	2380      	movs	r3, #128	; 0x80
 80006ec:	00d9      	lsls	r1, r3, #3
 80006ee:	23a0      	movs	r3, #160	; 0xa0
 80006f0:	05db      	lsls	r3, r3, #23
 80006f2:	2200      	movs	r2, #0
 80006f4:	0018      	movs	r0, r3
 80006f6:	f001 fa65 	bl	8001bc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PUSHBUTTON_Pin */
  GPIO_InitStruct.Pin = PUSHBUTTON_Pin;
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	2280      	movs	r2, #128	; 0x80
 80006fe:	0192      	lsls	r2, r2, #6
 8000700:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000702:	193b      	adds	r3, r7, r4
 8000704:	2200      	movs	r2, #0
 8000706:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000708:	193b      	adds	r3, r7, r4
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PUSHBUTTON_GPIO_Port, &GPIO_InitStruct);
 800070e:	193b      	adds	r3, r7, r4
 8000710:	4a0f      	ldr	r2, [pc, #60]	; (8000750 <MX_GPIO_Init+0xc4>)
 8000712:	0019      	movs	r1, r3
 8000714:	0010      	movs	r0, r2
 8000716:	f001 f8f1 	bl	80018fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800071a:	0021      	movs	r1, r4
 800071c:	187b      	adds	r3, r7, r1
 800071e:	2280      	movs	r2, #128	; 0x80
 8000720:	00d2      	lsls	r2, r2, #3
 8000722:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000724:	187b      	adds	r3, r7, r1
 8000726:	2201      	movs	r2, #1
 8000728:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072a:	187b      	adds	r3, r7, r1
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000730:	187b      	adds	r3, r7, r1
 8000732:	2200      	movs	r2, #0
 8000734:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000736:	187a      	adds	r2, r7, r1
 8000738:	23a0      	movs	r3, #160	; 0xa0
 800073a:	05db      	lsls	r3, r3, #23
 800073c:	0011      	movs	r1, r2
 800073e:	0018      	movs	r0, r3
 8000740:	f001 f8dc 	bl	80018fc <HAL_GPIO_Init>

}
 8000744:	46c0      	nop			; (mov r8, r8)
 8000746:	46bd      	mov	sp, r7
 8000748:	b009      	add	sp, #36	; 0x24
 800074a:	bd90      	pop	{r4, r7, pc}
 800074c:	40021000 	.word	0x40021000
 8000750:	50000800 	.word	0x50000800

08000754 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000758:	b672      	cpsid	i
}
 800075a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800075c:	e7fe      	b.n	800075c <Error_Handler+0x8>
	...

08000760 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000766:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <HAL_MspInit+0x44>)
 8000768:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800076a:	4b0e      	ldr	r3, [pc, #56]	; (80007a4 <HAL_MspInit+0x44>)
 800076c:	2101      	movs	r1, #1
 800076e:	430a      	orrs	r2, r1
 8000770:	641a      	str	r2, [r3, #64]	; 0x40
 8000772:	4b0c      	ldr	r3, [pc, #48]	; (80007a4 <HAL_MspInit+0x44>)
 8000774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000776:	2201      	movs	r2, #1
 8000778:	4013      	ands	r3, r2
 800077a:	607b      	str	r3, [r7, #4]
 800077c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800077e:	4b09      	ldr	r3, [pc, #36]	; (80007a4 <HAL_MspInit+0x44>)
 8000780:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000782:	4b08      	ldr	r3, [pc, #32]	; (80007a4 <HAL_MspInit+0x44>)
 8000784:	2180      	movs	r1, #128	; 0x80
 8000786:	0549      	lsls	r1, r1, #21
 8000788:	430a      	orrs	r2, r1
 800078a:	63da      	str	r2, [r3, #60]	; 0x3c
 800078c:	4b05      	ldr	r3, [pc, #20]	; (80007a4 <HAL_MspInit+0x44>)
 800078e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000790:	2380      	movs	r3, #128	; 0x80
 8000792:	055b      	lsls	r3, r3, #21
 8000794:	4013      	ands	r3, r2
 8000796:	603b      	str	r3, [r7, #0]
 8000798:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	b002      	add	sp, #8
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	40021000 	.word	0x40021000

080007a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80007a8:	b590      	push	{r4, r7, lr}
 80007aa:	b08b      	sub	sp, #44	; 0x2c
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b0:	2414      	movs	r4, #20
 80007b2:	193b      	adds	r3, r7, r4
 80007b4:	0018      	movs	r0, r3
 80007b6:	2314      	movs	r3, #20
 80007b8:	001a      	movs	r2, r3
 80007ba:	2100      	movs	r1, #0
 80007bc:	f002 fdfe 	bl	80033bc <memset>
  if(hadc->Instance==ADC1)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a18      	ldr	r2, [pc, #96]	; (8000828 <HAL_ADC_MspInit+0x80>)
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d129      	bne.n	800081e <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80007ca:	4b18      	ldr	r3, [pc, #96]	; (800082c <HAL_ADC_MspInit+0x84>)
 80007cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007ce:	4b17      	ldr	r3, [pc, #92]	; (800082c <HAL_ADC_MspInit+0x84>)
 80007d0:	2180      	movs	r1, #128	; 0x80
 80007d2:	0349      	lsls	r1, r1, #13
 80007d4:	430a      	orrs	r2, r1
 80007d6:	641a      	str	r2, [r3, #64]	; 0x40
 80007d8:	4b14      	ldr	r3, [pc, #80]	; (800082c <HAL_ADC_MspInit+0x84>)
 80007da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007dc:	2380      	movs	r3, #128	; 0x80
 80007de:	035b      	lsls	r3, r3, #13
 80007e0:	4013      	ands	r3, r2
 80007e2:	613b      	str	r3, [r7, #16]
 80007e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e6:	4b11      	ldr	r3, [pc, #68]	; (800082c <HAL_ADC_MspInit+0x84>)
 80007e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007ea:	4b10      	ldr	r3, [pc, #64]	; (800082c <HAL_ADC_MspInit+0x84>)
 80007ec:	2101      	movs	r1, #1
 80007ee:	430a      	orrs	r2, r1
 80007f0:	635a      	str	r2, [r3, #52]	; 0x34
 80007f2:	4b0e      	ldr	r3, [pc, #56]	; (800082c <HAL_ADC_MspInit+0x84>)
 80007f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007f6:	2201      	movs	r2, #1
 80007f8:	4013      	ands	r3, r2
 80007fa:	60fb      	str	r3, [r7, #12]
 80007fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007fe:	193b      	adds	r3, r7, r4
 8000800:	2201      	movs	r2, #1
 8000802:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000804:	193b      	adds	r3, r7, r4
 8000806:	2203      	movs	r2, #3
 8000808:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	193b      	adds	r3, r7, r4
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000810:	193a      	adds	r2, r7, r4
 8000812:	23a0      	movs	r3, #160	; 0xa0
 8000814:	05db      	lsls	r3, r3, #23
 8000816:	0011      	movs	r1, r2
 8000818:	0018      	movs	r0, r3
 800081a:	f001 f86f 	bl	80018fc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	46bd      	mov	sp, r7
 8000822:	b00b      	add	sp, #44	; 0x2c
 8000824:	bd90      	pop	{r4, r7, pc}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	40012400 	.word	0x40012400
 800082c:	40021000 	.word	0x40021000

08000830 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000830:	b590      	push	{r4, r7, lr}
 8000832:	b091      	sub	sp, #68	; 0x44
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000838:	232c      	movs	r3, #44	; 0x2c
 800083a:	18fb      	adds	r3, r7, r3
 800083c:	0018      	movs	r0, r3
 800083e:	2314      	movs	r3, #20
 8000840:	001a      	movs	r2, r3
 8000842:	2100      	movs	r1, #0
 8000844:	f002 fdba 	bl	80033bc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000848:	2410      	movs	r4, #16
 800084a:	193b      	adds	r3, r7, r4
 800084c:	0018      	movs	r0, r3
 800084e:	231c      	movs	r3, #28
 8000850:	001a      	movs	r2, r3
 8000852:	2100      	movs	r1, #0
 8000854:	f002 fdb2 	bl	80033bc <memset>
  if(huart->Instance==USART2)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a22      	ldr	r2, [pc, #136]	; (80008e8 <HAL_UART_MspInit+0xb8>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d13e      	bne.n	80008e0 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000862:	193b      	adds	r3, r7, r4
 8000864:	2202      	movs	r2, #2
 8000866:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000868:	193b      	adds	r3, r7, r4
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800086e:	193b      	adds	r3, r7, r4
 8000870:	0018      	movs	r0, r3
 8000872:	f001 fecb 	bl	800260c <HAL_RCCEx_PeriphCLKConfig>
 8000876:	1e03      	subs	r3, r0, #0
 8000878:	d001      	beq.n	800087e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800087a:	f7ff ff6b 	bl	8000754 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800087e:	4b1b      	ldr	r3, [pc, #108]	; (80008ec <HAL_UART_MspInit+0xbc>)
 8000880:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000882:	4b1a      	ldr	r3, [pc, #104]	; (80008ec <HAL_UART_MspInit+0xbc>)
 8000884:	2180      	movs	r1, #128	; 0x80
 8000886:	0289      	lsls	r1, r1, #10
 8000888:	430a      	orrs	r2, r1
 800088a:	63da      	str	r2, [r3, #60]	; 0x3c
 800088c:	4b17      	ldr	r3, [pc, #92]	; (80008ec <HAL_UART_MspInit+0xbc>)
 800088e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000890:	2380      	movs	r3, #128	; 0x80
 8000892:	029b      	lsls	r3, r3, #10
 8000894:	4013      	ands	r3, r2
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800089a:	4b14      	ldr	r3, [pc, #80]	; (80008ec <HAL_UART_MspInit+0xbc>)
 800089c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800089e:	4b13      	ldr	r3, [pc, #76]	; (80008ec <HAL_UART_MspInit+0xbc>)
 80008a0:	2101      	movs	r1, #1
 80008a2:	430a      	orrs	r2, r1
 80008a4:	635a      	str	r2, [r3, #52]	; 0x34
 80008a6:	4b11      	ldr	r3, [pc, #68]	; (80008ec <HAL_UART_MspInit+0xbc>)
 80008a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008aa:	2201      	movs	r2, #1
 80008ac:	4013      	ands	r3, r2
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008b2:	212c      	movs	r1, #44	; 0x2c
 80008b4:	187b      	adds	r3, r7, r1
 80008b6:	220c      	movs	r2, #12
 80008b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ba:	187b      	adds	r3, r7, r1
 80008bc:	2202      	movs	r2, #2
 80008be:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	187b      	adds	r3, r7, r1
 80008c2:	2200      	movs	r2, #0
 80008c4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c6:	187b      	adds	r3, r7, r1
 80008c8:	2200      	movs	r2, #0
 80008ca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	2201      	movs	r2, #1
 80008d0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d2:	187a      	adds	r2, r7, r1
 80008d4:	23a0      	movs	r3, #160	; 0xa0
 80008d6:	05db      	lsls	r3, r3, #23
 80008d8:	0011      	movs	r1, r2
 80008da:	0018      	movs	r0, r3
 80008dc:	f001 f80e 	bl	80018fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008e0:	46c0      	nop			; (mov r8, r8)
 80008e2:	46bd      	mov	sp, r7
 80008e4:	b011      	add	sp, #68	; 0x44
 80008e6:	bd90      	pop	{r4, r7, pc}
 80008e8:	40004400 	.word	0x40004400
 80008ec:	40021000 	.word	0x40021000

080008f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008f4:	e7fe      	b.n	80008f4 <NMI_Handler+0x4>

080008f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008fa:	e7fe      	b.n	80008fa <HardFault_Handler+0x4>

080008fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000900:	46c0      	nop			; (mov r8, r8)
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000906:	b580      	push	{r7, lr}
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800090a:	46c0      	nop			; (mov r8, r8)
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}

08000910 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000914:	f000 f8d4 	bl	8000ac0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000918:	46c0      	nop			; (mov r8, r8)
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
	...

08000920 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b086      	sub	sp, #24
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000928:	4a14      	ldr	r2, [pc, #80]	; (800097c <_sbrk+0x5c>)
 800092a:	4b15      	ldr	r3, [pc, #84]	; (8000980 <_sbrk+0x60>)
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000934:	4b13      	ldr	r3, [pc, #76]	; (8000984 <_sbrk+0x64>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d102      	bne.n	8000942 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800093c:	4b11      	ldr	r3, [pc, #68]	; (8000984 <_sbrk+0x64>)
 800093e:	4a12      	ldr	r2, [pc, #72]	; (8000988 <_sbrk+0x68>)
 8000940:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000942:	4b10      	ldr	r3, [pc, #64]	; (8000984 <_sbrk+0x64>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	18d3      	adds	r3, r2, r3
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	429a      	cmp	r2, r3
 800094e:	d207      	bcs.n	8000960 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000950:	f002 fd0a 	bl	8003368 <__errno>
 8000954:	0003      	movs	r3, r0
 8000956:	220c      	movs	r2, #12
 8000958:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800095a:	2301      	movs	r3, #1
 800095c:	425b      	negs	r3, r3
 800095e:	e009      	b.n	8000974 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000960:	4b08      	ldr	r3, [pc, #32]	; (8000984 <_sbrk+0x64>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000966:	4b07      	ldr	r3, [pc, #28]	; (8000984 <_sbrk+0x64>)
 8000968:	681a      	ldr	r2, [r3, #0]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	18d2      	adds	r2, r2, r3
 800096e:	4b05      	ldr	r3, [pc, #20]	; (8000984 <_sbrk+0x64>)
 8000970:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000972:	68fb      	ldr	r3, [r7, #12]
}
 8000974:	0018      	movs	r0, r3
 8000976:	46bd      	mov	sp, r7
 8000978:	b006      	add	sp, #24
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20009000 	.word	0x20009000
 8000980:	00000400 	.word	0x00000400
 8000984:	20000184 	.word	0x20000184
 8000988:	200001a0 	.word	0x200001a0

0800098c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000990:	46c0      	nop			; (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
	...

08000998 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000998:	480d      	ldr	r0, [pc, #52]	; (80009d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800099a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800099c:	f7ff fff6 	bl	800098c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009a0:	480c      	ldr	r0, [pc, #48]	; (80009d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80009a2:	490d      	ldr	r1, [pc, #52]	; (80009d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009a4:	4a0d      	ldr	r2, [pc, #52]	; (80009dc <LoopForever+0xe>)
  movs r3, #0
 80009a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009a8:	e002      	b.n	80009b0 <LoopCopyDataInit>

080009aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ae:	3304      	adds	r3, #4

080009b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009b4:	d3f9      	bcc.n	80009aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009b6:	4a0a      	ldr	r2, [pc, #40]	; (80009e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009b8:	4c0a      	ldr	r4, [pc, #40]	; (80009e4 <LoopForever+0x16>)
  movs r3, #0
 80009ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009bc:	e001      	b.n	80009c2 <LoopFillZerobss>

080009be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c0:	3204      	adds	r2, #4

080009c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009c4:	d3fb      	bcc.n	80009be <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009c6:	f002 fcd5 	bl	8003374 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80009ca:	f7ff fd21 	bl	8000410 <main>

080009ce <LoopForever>:

LoopForever:
  b LoopForever
 80009ce:	e7fe      	b.n	80009ce <LoopForever>
  ldr   r0, =_estack
 80009d0:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80009d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009d8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80009dc:	08003d84 	.word	0x08003d84
  ldr r2, =_sbss
 80009e0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80009e4:	2000019c 	.word	0x2000019c

080009e8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009e8:	e7fe      	b.n	80009e8 <ADC1_IRQHandler>
	...

080009ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009f2:	1dfb      	adds	r3, r7, #7
 80009f4:	2200      	movs	r2, #0
 80009f6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009f8:	4b0b      	ldr	r3, [pc, #44]	; (8000a28 <HAL_Init+0x3c>)
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	4b0a      	ldr	r3, [pc, #40]	; (8000a28 <HAL_Init+0x3c>)
 80009fe:	2180      	movs	r1, #128	; 0x80
 8000a00:	0049      	lsls	r1, r1, #1
 8000a02:	430a      	orrs	r2, r1
 8000a04:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a06:	2000      	movs	r0, #0
 8000a08:	f000 f810 	bl	8000a2c <HAL_InitTick>
 8000a0c:	1e03      	subs	r3, r0, #0
 8000a0e:	d003      	beq.n	8000a18 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000a10:	1dfb      	adds	r3, r7, #7
 8000a12:	2201      	movs	r2, #1
 8000a14:	701a      	strb	r2, [r3, #0]
 8000a16:	e001      	b.n	8000a1c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000a18:	f7ff fea2 	bl	8000760 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a1c:	1dfb      	adds	r3, r7, #7
 8000a1e:	781b      	ldrb	r3, [r3, #0]
}
 8000a20:	0018      	movs	r0, r3
 8000a22:	46bd      	mov	sp, r7
 8000a24:	b002      	add	sp, #8
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40022000 	.word	0x40022000

08000a2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a2c:	b590      	push	{r4, r7, lr}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a34:	230f      	movs	r3, #15
 8000a36:	18fb      	adds	r3, r7, r3
 8000a38:	2200      	movs	r2, #0
 8000a3a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000a3c:	4b1d      	ldr	r3, [pc, #116]	; (8000ab4 <HAL_InitTick+0x88>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d02b      	beq.n	8000a9c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000a44:	4b1c      	ldr	r3, [pc, #112]	; (8000ab8 <HAL_InitTick+0x8c>)
 8000a46:	681c      	ldr	r4, [r3, #0]
 8000a48:	4b1a      	ldr	r3, [pc, #104]	; (8000ab4 <HAL_InitTick+0x88>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	0019      	movs	r1, r3
 8000a4e:	23fa      	movs	r3, #250	; 0xfa
 8000a50:	0098      	lsls	r0, r3, #2
 8000a52:	f7ff fb67 	bl	8000124 <__udivsi3>
 8000a56:	0003      	movs	r3, r0
 8000a58:	0019      	movs	r1, r3
 8000a5a:	0020      	movs	r0, r4
 8000a5c:	f7ff fb62 	bl	8000124 <__udivsi3>
 8000a60:	0003      	movs	r3, r0
 8000a62:	0018      	movs	r0, r3
 8000a64:	f000 ff3d 	bl	80018e2 <HAL_SYSTICK_Config>
 8000a68:	1e03      	subs	r3, r0, #0
 8000a6a:	d112      	bne.n	8000a92 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b03      	cmp	r3, #3
 8000a70:	d80a      	bhi.n	8000a88 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a72:	6879      	ldr	r1, [r7, #4]
 8000a74:	2301      	movs	r3, #1
 8000a76:	425b      	negs	r3, r3
 8000a78:	2200      	movs	r2, #0
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f000 ff1c 	bl	80018b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a80:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <HAL_InitTick+0x90>)
 8000a82:	687a      	ldr	r2, [r7, #4]
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	e00d      	b.n	8000aa4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000a88:	230f      	movs	r3, #15
 8000a8a:	18fb      	adds	r3, r7, r3
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	701a      	strb	r2, [r3, #0]
 8000a90:	e008      	b.n	8000aa4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a92:	230f      	movs	r3, #15
 8000a94:	18fb      	adds	r3, r7, r3
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
 8000a9a:	e003      	b.n	8000aa4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a9c:	230f      	movs	r3, #15
 8000a9e:	18fb      	adds	r3, r7, r3
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000aa4:	230f      	movs	r3, #15
 8000aa6:	18fb      	adds	r3, r7, r3
 8000aa8:	781b      	ldrb	r3, [r3, #0]
}
 8000aaa:	0018      	movs	r0, r3
 8000aac:	46bd      	mov	sp, r7
 8000aae:	b005      	add	sp, #20
 8000ab0:	bd90      	pop	{r4, r7, pc}
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	20000008 	.word	0x20000008
 8000ab8:	20000000 	.word	0x20000000
 8000abc:	20000004 	.word	0x20000004

08000ac0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ac4:	4b05      	ldr	r3, [pc, #20]	; (8000adc <HAL_IncTick+0x1c>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	001a      	movs	r2, r3
 8000aca:	4b05      	ldr	r3, [pc, #20]	; (8000ae0 <HAL_IncTick+0x20>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	18d2      	adds	r2, r2, r3
 8000ad0:	4b03      	ldr	r3, [pc, #12]	; (8000ae0 <HAL_IncTick+0x20>)
 8000ad2:	601a      	str	r2, [r3, #0]
}
 8000ad4:	46c0      	nop			; (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	46c0      	nop			; (mov r8, r8)
 8000adc:	20000008 	.word	0x20000008
 8000ae0:	20000188 	.word	0x20000188

08000ae4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae8:	4b02      	ldr	r3, [pc, #8]	; (8000af4 <HAL_GetTick+0x10>)
 8000aea:	681b      	ldr	r3, [r3, #0]
}
 8000aec:	0018      	movs	r0, r3
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	20000188 	.word	0x20000188

08000af8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b084      	sub	sp, #16
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b00:	f7ff fff0 	bl	8000ae4 <HAL_GetTick>
 8000b04:	0003      	movs	r3, r0
 8000b06:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	d005      	beq.n	8000b1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b12:	4b0a      	ldr	r3, [pc, #40]	; (8000b3c <HAL_Delay+0x44>)
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	001a      	movs	r2, r3
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	189b      	adds	r3, r3, r2
 8000b1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	f7ff ffe0 	bl	8000ae4 <HAL_GetTick>
 8000b24:	0002      	movs	r2, r0
 8000b26:	68bb      	ldr	r3, [r7, #8]
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	68fa      	ldr	r2, [r7, #12]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	d8f7      	bhi.n	8000b20 <HAL_Delay+0x28>
  {
  }
}
 8000b30:	46c0      	nop			; (mov r8, r8)
 8000b32:	46c0      	nop			; (mov r8, r8)
 8000b34:	46bd      	mov	sp, r7
 8000b36:	b004      	add	sp, #16
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	46c0      	nop			; (mov r8, r8)
 8000b3c:	20000008 	.word	0x20000008

08000b40 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a05      	ldr	r2, [pc, #20]	; (8000b64 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000b50:	401a      	ands	r2, r3
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	431a      	orrs	r2, r3
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	601a      	str	r2, [r3, #0]
}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	b002      	add	sp, #8
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	46c0      	nop			; (mov r8, r8)
 8000b64:	fe3fffff 	.word	0xfe3fffff

08000b68 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681a      	ldr	r2, [r3, #0]
 8000b74:	23e0      	movs	r3, #224	; 0xe0
 8000b76:	045b      	lsls	r3, r3, #17
 8000b78:	4013      	ands	r3, r2
}
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	b002      	add	sp, #8
 8000b80:	bd80      	pop	{r7, pc}

08000b82 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b084      	sub	sp, #16
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	60f8      	str	r0, [r7, #12]
 8000b8a:	60b9      	str	r1, [r7, #8]
 8000b8c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	695b      	ldr	r3, [r3, #20]
 8000b92:	68ba      	ldr	r2, [r7, #8]
 8000b94:	2104      	movs	r1, #4
 8000b96:	400a      	ands	r2, r1
 8000b98:	2107      	movs	r1, #7
 8000b9a:	4091      	lsls	r1, r2
 8000b9c:	000a      	movs	r2, r1
 8000b9e:	43d2      	mvns	r2, r2
 8000ba0:	401a      	ands	r2, r3
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	2104      	movs	r1, #4
 8000ba6:	400b      	ands	r3, r1
 8000ba8:	6879      	ldr	r1, [r7, #4]
 8000baa:	4099      	lsls	r1, r3
 8000bac:	000b      	movs	r3, r1
 8000bae:	431a      	orrs	r2, r3
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000bb4:	46c0      	nop			; (mov r8, r8)
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	b004      	add	sp, #16
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	695b      	ldr	r3, [r3, #20]
 8000bca:	683a      	ldr	r2, [r7, #0]
 8000bcc:	2104      	movs	r1, #4
 8000bce:	400a      	ands	r2, r1
 8000bd0:	2107      	movs	r1, #7
 8000bd2:	4091      	lsls	r1, r2
 8000bd4:	000a      	movs	r2, r1
 8000bd6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	2104      	movs	r1, #4
 8000bdc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000bde:	40da      	lsrs	r2, r3
 8000be0:	0013      	movs	r3, r2
}
 8000be2:	0018      	movs	r0, r3
 8000be4:	46bd      	mov	sp, r7
 8000be6:	b002      	add	sp, #8
 8000be8:	bd80      	pop	{r7, pc}

08000bea <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b082      	sub	sp, #8
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	68da      	ldr	r2, [r3, #12]
 8000bf6:	23c0      	movs	r3, #192	; 0xc0
 8000bf8:	011b      	lsls	r3, r3, #4
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	d101      	bne.n	8000c02 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e000      	b.n	8000c04 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000c02:	2300      	movs	r3, #0
}
 8000c04:	0018      	movs	r0, r3
 8000c06:	46bd      	mov	sp, r7
 8000c08:	b002      	add	sp, #8
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c1c:	68ba      	ldr	r2, [r7, #8]
 8000c1e:	211f      	movs	r1, #31
 8000c20:	400a      	ands	r2, r1
 8000c22:	210f      	movs	r1, #15
 8000c24:	4091      	lsls	r1, r2
 8000c26:	000a      	movs	r2, r1
 8000c28:	43d2      	mvns	r2, r2
 8000c2a:	401a      	ands	r2, r3
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	0e9b      	lsrs	r3, r3, #26
 8000c30:	210f      	movs	r1, #15
 8000c32:	4019      	ands	r1, r3
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	201f      	movs	r0, #31
 8000c38:	4003      	ands	r3, r0
 8000c3a:	4099      	lsls	r1, r3
 8000c3c:	000b      	movs	r3, r1
 8000c3e:	431a      	orrs	r2, r3
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000c44:	46c0      	nop			; (mov r8, r8)
 8000c46:	46bd      	mov	sp, r7
 8000c48:	b004      	add	sp, #16
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	035b      	lsls	r3, r3, #13
 8000c5e:	0b5b      	lsrs	r3, r3, #13
 8000c60:	431a      	orrs	r2, r3
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c66:	46c0      	nop			; (mov r8, r8)
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	b002      	add	sp, #8
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b082      	sub	sp, #8
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	6078      	str	r0, [r7, #4]
 8000c76:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c7c:	683a      	ldr	r2, [r7, #0]
 8000c7e:	0352      	lsls	r2, r2, #13
 8000c80:	0b52      	lsrs	r2, r2, #13
 8000c82:	43d2      	mvns	r2, r2
 8000c84:	401a      	ands	r2, r3
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	b002      	add	sp, #8
 8000c90:	bd80      	pop	{r7, pc}
	...

08000c94 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	60b9      	str	r1, [r7, #8]
 8000c9e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	695b      	ldr	r3, [r3, #20]
 8000ca4:	68ba      	ldr	r2, [r7, #8]
 8000ca6:	0212      	lsls	r2, r2, #8
 8000ca8:	43d2      	mvns	r2, r2
 8000caa:	401a      	ands	r2, r3
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	021b      	lsls	r3, r3, #8
 8000cb0:	6879      	ldr	r1, [r7, #4]
 8000cb2:	400b      	ands	r3, r1
 8000cb4:	4904      	ldr	r1, [pc, #16]	; (8000cc8 <LL_ADC_SetChannelSamplingTime+0x34>)
 8000cb6:	400b      	ands	r3, r1
 8000cb8:	431a      	orrs	r2, r3
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000cbe:	46c0      	nop			; (mov r8, r8)
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	b004      	add	sp, #16
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	46c0      	nop			; (mov r8, r8)
 8000cc8:	07ffff00 	.word	0x07ffff00

08000ccc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	689b      	ldr	r3, [r3, #8]
 8000cd8:	4a05      	ldr	r2, [pc, #20]	; (8000cf0 <LL_ADC_EnableInternalRegulator+0x24>)
 8000cda:	4013      	ands	r3, r2
 8000cdc:	2280      	movs	r2, #128	; 0x80
 8000cde:	0552      	lsls	r2, r2, #21
 8000ce0:	431a      	orrs	r2, r3
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000ce6:	46c0      	nop			; (mov r8, r8)
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	b002      	add	sp, #8
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	6fffffe8 	.word	0x6fffffe8

08000cf4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	689a      	ldr	r2, [r3, #8]
 8000d00:	2380      	movs	r3, #128	; 0x80
 8000d02:	055b      	lsls	r3, r3, #21
 8000d04:	401a      	ands	r2, r3
 8000d06:	2380      	movs	r3, #128	; 0x80
 8000d08:	055b      	lsls	r3, r3, #21
 8000d0a:	429a      	cmp	r2, r3
 8000d0c:	d101      	bne.n	8000d12 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000d0e:	2301      	movs	r3, #1
 8000d10:	e000      	b.n	8000d14 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000d12:	2300      	movs	r3, #0
}
 8000d14:	0018      	movs	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	b002      	add	sp, #8
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	689b      	ldr	r3, [r3, #8]
 8000d28:	4a04      	ldr	r2, [pc, #16]	; (8000d3c <LL_ADC_Enable+0x20>)
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	431a      	orrs	r2, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000d34:	46c0      	nop			; (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	b002      	add	sp, #8
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	7fffffe8 	.word	0x7fffffe8

08000d40 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	4013      	ands	r3, r2
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d101      	bne.n	8000d58 <LL_ADC_IsEnabled+0x18>
 8000d54:	2301      	movs	r3, #1
 8000d56:	e000      	b.n	8000d5a <LL_ADC_IsEnabled+0x1a>
 8000d58:	2300      	movs	r3, #0
}
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	b002      	add	sp, #8
 8000d60:	bd80      	pop	{r7, pc}
	...

08000d64 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	4a04      	ldr	r2, [pc, #16]	; (8000d84 <LL_ADC_REG_StartConversion+0x20>)
 8000d72:	4013      	ands	r3, r2
 8000d74:	2204      	movs	r2, #4
 8000d76:	431a      	orrs	r2, r3
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000d7c:	46c0      	nop			; (mov r8, r8)
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b002      	add	sp, #8
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	7fffffe8 	.word	0x7fffffe8

08000d88 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	2204      	movs	r2, #4
 8000d96:	4013      	ands	r3, r2
 8000d98:	2b04      	cmp	r3, #4
 8000d9a:	d101      	bne.n	8000da0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	e000      	b.n	8000da2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000da0:	2300      	movs	r3, #0
}
 8000da2:	0018      	movs	r0, r3
 8000da4:	46bd      	mov	sp, r7
 8000da6:	b002      	add	sp, #8
 8000da8:	bd80      	pop	{r7, pc}
	...

08000dac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b088      	sub	sp, #32
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000db4:	231f      	movs	r3, #31
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	2200      	movs	r2, #0
 8000dba:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d101      	bne.n	8000dd2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e17f      	b.n	80010d2 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d10a      	bne.n	8000df0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	0018      	movs	r0, r3
 8000dde:	f7ff fce3 	bl	80007a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2200      	movs	r2, #0
 8000de6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2254      	movs	r2, #84	; 0x54
 8000dec:	2100      	movs	r1, #0
 8000dee:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	0018      	movs	r0, r3
 8000df6:	f7ff ff7d 	bl	8000cf4 <LL_ADC_IsInternalRegulatorEnabled>
 8000dfa:	1e03      	subs	r3, r0, #0
 8000dfc:	d115      	bne.n	8000e2a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	0018      	movs	r0, r3
 8000e04:	f7ff ff62 	bl	8000ccc <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000e08:	4bb4      	ldr	r3, [pc, #720]	; (80010dc <HAL_ADC_Init+0x330>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	49b4      	ldr	r1, [pc, #720]	; (80010e0 <HAL_ADC_Init+0x334>)
 8000e0e:	0018      	movs	r0, r3
 8000e10:	f7ff f988 	bl	8000124 <__udivsi3>
 8000e14:	0003      	movs	r3, r0
 8000e16:	3301      	adds	r3, #1
 8000e18:	005b      	lsls	r3, r3, #1
 8000e1a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000e1c:	e002      	b.n	8000e24 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	3b01      	subs	r3, #1
 8000e22:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d1f9      	bne.n	8000e1e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	0018      	movs	r0, r3
 8000e30:	f7ff ff60 	bl	8000cf4 <LL_ADC_IsInternalRegulatorEnabled>
 8000e34:	1e03      	subs	r3, r0, #0
 8000e36:	d10f      	bne.n	8000e58 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e3c:	2210      	movs	r2, #16
 8000e3e:	431a      	orrs	r2, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e48:	2201      	movs	r2, #1
 8000e4a:	431a      	orrs	r2, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8000e50:	231f      	movs	r3, #31
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	2201      	movs	r2, #1
 8000e56:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	f7ff ff93 	bl	8000d88 <LL_ADC_REG_IsConversionOngoing>
 8000e62:	0003      	movs	r3, r0
 8000e64:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e6a:	2210      	movs	r2, #16
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	d000      	beq.n	8000e72 <HAL_ADC_Init+0xc6>
 8000e70:	e122      	b.n	80010b8 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000e72:	693b      	ldr	r3, [r7, #16]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d000      	beq.n	8000e7a <HAL_ADC_Init+0xce>
 8000e78:	e11e      	b.n	80010b8 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e7e:	4a99      	ldr	r2, [pc, #612]	; (80010e4 <HAL_ADC_Init+0x338>)
 8000e80:	4013      	ands	r3, r2
 8000e82:	2202      	movs	r2, #2
 8000e84:	431a      	orrs	r2, r3
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	0018      	movs	r0, r3
 8000e90:	f7ff ff56 	bl	8000d40 <LL_ADC_IsEnabled>
 8000e94:	1e03      	subs	r3, r0, #0
 8000e96:	d000      	beq.n	8000e9a <HAL_ADC_Init+0xee>
 8000e98:	e0ad      	b.n	8000ff6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	7e1b      	ldrb	r3, [r3, #24]
 8000ea2:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000ea4:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	7e5b      	ldrb	r3, [r3, #25]
 8000eaa:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000eac:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	7e9b      	ldrb	r3, [r3, #26]
 8000eb2:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000eb4:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d002      	beq.n	8000ec4 <HAL_ADC_Init+0x118>
 8000ebe:	2380      	movs	r3, #128	; 0x80
 8000ec0:	015b      	lsls	r3, r3, #5
 8000ec2:	e000      	b.n	8000ec6 <HAL_ADC_Init+0x11a>
 8000ec4:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000ec6:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000ecc:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	691b      	ldr	r3, [r3, #16]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	da04      	bge.n	8000ee0 <HAL_ADC_Init+0x134>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	691b      	ldr	r3, [r3, #16]
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	085b      	lsrs	r3, r3, #1
 8000ede:	e001      	b.n	8000ee4 <HAL_ADC_Init+0x138>
 8000ee0:	2380      	movs	r3, #128	; 0x80
 8000ee2:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8000ee4:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	212c      	movs	r1, #44	; 0x2c
 8000eea:	5c5b      	ldrb	r3, [r3, r1]
 8000eec:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000eee:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2220      	movs	r2, #32
 8000efa:	5c9b      	ldrb	r3, [r3, r2]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d115      	bne.n	8000f2c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	7e9b      	ldrb	r3, [r3, #26]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d105      	bne.n	8000f14 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000f08:	69bb      	ldr	r3, [r7, #24]
 8000f0a:	2280      	movs	r2, #128	; 0x80
 8000f0c:	0252      	lsls	r2, r2, #9
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	61bb      	str	r3, [r7, #24]
 8000f12:	e00b      	b.n	8000f2c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f18:	2220      	movs	r2, #32
 8000f1a:	431a      	orrs	r2, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f24:	2201      	movs	r2, #1
 8000f26:	431a      	orrs	r2, r3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d00a      	beq.n	8000f4a <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f38:	23e0      	movs	r3, #224	; 0xe0
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000f42:	4313      	orrs	r3, r2
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	68db      	ldr	r3, [r3, #12]
 8000f50:	4a65      	ldr	r2, [pc, #404]	; (80010e8 <HAL_ADC_Init+0x33c>)
 8000f52:	4013      	ands	r3, r2
 8000f54:	0019      	movs	r1, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	69ba      	ldr	r2, [r7, #24]
 8000f5c:	430a      	orrs	r2, r1
 8000f5e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	0f9b      	lsrs	r3, r3, #30
 8000f66:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	697a      	ldr	r2, [r7, #20]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	223c      	movs	r2, #60	; 0x3c
 8000f78:	5c9b      	ldrb	r3, [r3, r2]
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d111      	bne.n	8000fa2 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	0f9b      	lsrs	r3, r3, #30
 8000f84:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000f8a:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8000f90:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8000f96:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	691b      	ldr	r3, [r3, #16]
 8000fa8:	4a50      	ldr	r2, [pc, #320]	; (80010ec <HAL_ADC_Init+0x340>)
 8000faa:	4013      	ands	r3, r2
 8000fac:	0019      	movs	r1, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	697a      	ldr	r2, [r7, #20]
 8000fb4:	430a      	orrs	r2, r1
 8000fb6:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	685a      	ldr	r2, [r3, #4]
 8000fbc:	23c0      	movs	r3, #192	; 0xc0
 8000fbe:	061b      	lsls	r3, r3, #24
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d018      	beq.n	8000ff6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000fc8:	2380      	movs	r3, #128	; 0x80
 8000fca:	05db      	lsls	r3, r3, #23
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d012      	beq.n	8000ff6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000fd4:	2380      	movs	r3, #128	; 0x80
 8000fd6:	061b      	lsls	r3, r3, #24
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d00c      	beq.n	8000ff6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000fdc:	4b44      	ldr	r3, [pc, #272]	; (80010f0 <HAL_ADC_Init+0x344>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a44      	ldr	r2, [pc, #272]	; (80010f4 <HAL_ADC_Init+0x348>)
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	0019      	movs	r1, r3
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685a      	ldr	r2, [r3, #4]
 8000fea:	23f0      	movs	r3, #240	; 0xf0
 8000fec:	039b      	lsls	r3, r3, #14
 8000fee:	401a      	ands	r2, r3
 8000ff0:	4b3f      	ldr	r3, [pc, #252]	; (80010f0 <HAL_ADC_Init+0x344>)
 8000ff2:	430a      	orrs	r2, r1
 8000ff4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6818      	ldr	r0, [r3, #0]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ffe:	001a      	movs	r2, r3
 8001000:	2100      	movs	r1, #0
 8001002:	f7ff fdbe 	bl	8000b82 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6818      	ldr	r0, [r3, #0]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800100e:	493a      	ldr	r1, [pc, #232]	; (80010f8 <HAL_ADC_Init+0x34c>)
 8001010:	001a      	movs	r2, r3
 8001012:	f7ff fdb6 	bl	8000b82 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	691b      	ldr	r3, [r3, #16]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d109      	bne.n	8001032 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2110      	movs	r1, #16
 800102a:	4249      	negs	r1, r1
 800102c:	430a      	orrs	r2, r1
 800102e:	629a      	str	r2, [r3, #40]	; 0x28
 8001030:	e018      	b.n	8001064 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	691a      	ldr	r2, [r3, #16]
 8001036:	2380      	movs	r3, #128	; 0x80
 8001038:	039b      	lsls	r3, r3, #14
 800103a:	429a      	cmp	r2, r3
 800103c:	d112      	bne.n	8001064 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	69db      	ldr	r3, [r3, #28]
 8001048:	3b01      	subs	r3, #1
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	221c      	movs	r2, #28
 800104e:	4013      	ands	r3, r2
 8001050:	2210      	movs	r2, #16
 8001052:	4252      	negs	r2, r2
 8001054:	409a      	lsls	r2, r3
 8001056:	0011      	movs	r1, r2
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	430a      	orrs	r2, r1
 8001062:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2100      	movs	r1, #0
 800106a:	0018      	movs	r0, r3
 800106c:	f7ff fda6 	bl	8000bbc <LL_ADC_GetSamplingTimeCommonChannels>
 8001070:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001076:	429a      	cmp	r2, r3
 8001078:	d10b      	bne.n	8001092 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001084:	2203      	movs	r2, #3
 8001086:	4393      	bics	r3, r2
 8001088:	2201      	movs	r2, #1
 800108a:	431a      	orrs	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001090:	e01c      	b.n	80010cc <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001096:	2212      	movs	r2, #18
 8001098:	4393      	bics	r3, r2
 800109a:	2210      	movs	r2, #16
 800109c:	431a      	orrs	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010a6:	2201      	movs	r2, #1
 80010a8:	431a      	orrs	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80010ae:	231f      	movs	r3, #31
 80010b0:	18fb      	adds	r3, r7, r3
 80010b2:	2201      	movs	r2, #1
 80010b4:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80010b6:	e009      	b.n	80010cc <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010bc:	2210      	movs	r2, #16
 80010be:	431a      	orrs	r2, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80010c4:	231f      	movs	r3, #31
 80010c6:	18fb      	adds	r3, r7, r3
 80010c8:	2201      	movs	r2, #1
 80010ca:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80010cc:	231f      	movs	r3, #31
 80010ce:	18fb      	adds	r3, r7, r3
 80010d0:	781b      	ldrb	r3, [r3, #0]
}
 80010d2:	0018      	movs	r0, r3
 80010d4:	46bd      	mov	sp, r7
 80010d6:	b008      	add	sp, #32
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	46c0      	nop			; (mov r8, r8)
 80010dc:	20000000 	.word	0x20000000
 80010e0:	00030d40 	.word	0x00030d40
 80010e4:	fffffefd 	.word	0xfffffefd
 80010e8:	fffe0201 	.word	0xfffe0201
 80010ec:	1ffffc02 	.word	0x1ffffc02
 80010f0:	40012708 	.word	0x40012708
 80010f4:	ffc3ffff 	.word	0xffc3ffff
 80010f8:	07ffff04 	.word	0x07ffff04

080010fc <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80010fc:	b5b0      	push	{r4, r5, r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	0018      	movs	r0, r3
 800110a:	f7ff fe3d 	bl	8000d88 <LL_ADC_REG_IsConversionOngoing>
 800110e:	1e03      	subs	r3, r0, #0
 8001110:	d135      	bne.n	800117e <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2254      	movs	r2, #84	; 0x54
 8001116:	5c9b      	ldrb	r3, [r3, r2]
 8001118:	2b01      	cmp	r3, #1
 800111a:	d101      	bne.n	8001120 <HAL_ADC_Start+0x24>
 800111c:	2302      	movs	r3, #2
 800111e:	e035      	b.n	800118c <HAL_ADC_Start+0x90>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2254      	movs	r2, #84	; 0x54
 8001124:	2101      	movs	r1, #1
 8001126:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001128:	250f      	movs	r5, #15
 800112a:	197c      	adds	r4, r7, r5
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	0018      	movs	r0, r3
 8001130:	f000 faaa 	bl	8001688 <ADC_Enable>
 8001134:	0003      	movs	r3, r0
 8001136:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001138:	197b      	adds	r3, r7, r5
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d119      	bne.n	8001174 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001144:	4a13      	ldr	r2, [pc, #76]	; (8001194 <HAL_ADC_Start+0x98>)
 8001146:	4013      	ands	r3, r2
 8001148:	2280      	movs	r2, #128	; 0x80
 800114a:	0052      	lsls	r2, r2, #1
 800114c:	431a      	orrs	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2200      	movs	r2, #0
 8001156:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	221c      	movs	r2, #28
 800115e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2254      	movs	r2, #84	; 0x54
 8001164:	2100      	movs	r1, #0
 8001166:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	0018      	movs	r0, r3
 800116e:	f7ff fdf9 	bl	8000d64 <LL_ADC_REG_StartConversion>
 8001172:	e008      	b.n	8001186 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2254      	movs	r2, #84	; 0x54
 8001178:	2100      	movs	r1, #0
 800117a:	5499      	strb	r1, [r3, r2]
 800117c:	e003      	b.n	8001186 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800117e:	230f      	movs	r3, #15
 8001180:	18fb      	adds	r3, r7, r3
 8001182:	2202      	movs	r2, #2
 8001184:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001186:	230f      	movs	r3, #15
 8001188:	18fb      	adds	r3, r7, r3
 800118a:	781b      	ldrb	r3, [r3, #0]
}
 800118c:	0018      	movs	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	b004      	add	sp, #16
 8001192:	bdb0      	pop	{r4, r5, r7, pc}
 8001194:	fffff0fe 	.word	0xfffff0fe

08001198 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	695b      	ldr	r3, [r3, #20]
 80011a6:	2b08      	cmp	r3, #8
 80011a8:	d102      	bne.n	80011b0 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80011aa:	2308      	movs	r3, #8
 80011ac:	60fb      	str	r3, [r7, #12]
 80011ae:	e00f      	b.n	80011d0 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	68db      	ldr	r3, [r3, #12]
 80011b6:	2201      	movs	r2, #1
 80011b8:	4013      	ands	r3, r2
 80011ba:	d007      	beq.n	80011cc <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011c0:	2220      	movs	r2, #32
 80011c2:	431a      	orrs	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80011c8:	2301      	movs	r3, #1
 80011ca:	e072      	b.n	80012b2 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80011cc:	2304      	movs	r3, #4
 80011ce:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80011d0:	f7ff fc88 	bl	8000ae4 <HAL_GetTick>
 80011d4:	0003      	movs	r3, r0
 80011d6:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80011d8:	e01f      	b.n	800121a <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	3301      	adds	r3, #1
 80011de:	d01c      	beq.n	800121a <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80011e0:	f7ff fc80 	bl	8000ae4 <HAL_GetTick>
 80011e4:	0002      	movs	r2, r0
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	683a      	ldr	r2, [r7, #0]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d302      	bcc.n	80011f6 <HAL_ADC_PollForConversion+0x5e>
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d111      	bne.n	800121a <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	68fa      	ldr	r2, [r7, #12]
 80011fe:	4013      	ands	r3, r2
 8001200:	d10b      	bne.n	800121a <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001206:	2204      	movs	r2, #4
 8001208:	431a      	orrs	r2, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2254      	movs	r2, #84	; 0x54
 8001212:	2100      	movs	r1, #0
 8001214:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e04b      	b.n	80012b2 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	68fa      	ldr	r2, [r7, #12]
 8001222:	4013      	ands	r3, r2
 8001224:	d0d9      	beq.n	80011da <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800122a:	2280      	movs	r2, #128	; 0x80
 800122c:	0092      	lsls	r2, r2, #2
 800122e:	431a      	orrs	r2, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	0018      	movs	r0, r3
 800123a:	f7ff fcd6 	bl	8000bea <LL_ADC_REG_IsTriggerSourceSWStart>
 800123e:	1e03      	subs	r3, r0, #0
 8001240:	d02e      	beq.n	80012a0 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	7e9b      	ldrb	r3, [r3, #26]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d12a      	bne.n	80012a0 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	2208      	movs	r2, #8
 8001252:	4013      	ands	r3, r2
 8001254:	2b08      	cmp	r3, #8
 8001256:	d123      	bne.n	80012a0 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	0018      	movs	r0, r3
 800125e:	f7ff fd93 	bl	8000d88 <LL_ADC_REG_IsConversionOngoing>
 8001262:	1e03      	subs	r3, r0, #0
 8001264:	d110      	bne.n	8001288 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	685a      	ldr	r2, [r3, #4]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	210c      	movs	r1, #12
 8001272:	438a      	bics	r2, r1
 8001274:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800127a:	4a10      	ldr	r2, [pc, #64]	; (80012bc <HAL_ADC_PollForConversion+0x124>)
 800127c:	4013      	ands	r3, r2
 800127e:	2201      	movs	r2, #1
 8001280:	431a      	orrs	r2, r3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	659a      	str	r2, [r3, #88]	; 0x58
 8001286:	e00b      	b.n	80012a0 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800128c:	2220      	movs	r2, #32
 800128e:	431a      	orrs	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001298:	2201      	movs	r2, #1
 800129a:	431a      	orrs	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	7e1b      	ldrb	r3, [r3, #24]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d103      	bne.n	80012b0 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	220c      	movs	r2, #12
 80012ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	0018      	movs	r0, r3
 80012b4:	46bd      	mov	sp, r7
 80012b6:	b004      	add	sp, #16
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	fffffefe 	.word	0xfffffefe

080012c0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80012ce:	0018      	movs	r0, r3
 80012d0:	46bd      	mov	sp, r7
 80012d2:	b002      	add	sp, #8
 80012d4:	bd80      	pop	{r7, pc}
	...

080012d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012e2:	2317      	movs	r3, #23
 80012e4:	18fb      	adds	r3, r7, r3
 80012e6:	2200      	movs	r2, #0
 80012e8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2254      	movs	r2, #84	; 0x54
 80012f2:	5c9b      	ldrb	r3, [r3, r2]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d101      	bne.n	80012fc <HAL_ADC_ConfigChannel+0x24>
 80012f8:	2302      	movs	r3, #2
 80012fa:	e1c0      	b.n	800167e <HAL_ADC_ConfigChannel+0x3a6>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2254      	movs	r2, #84	; 0x54
 8001300:	2101      	movs	r1, #1
 8001302:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	0018      	movs	r0, r3
 800130a:	f7ff fd3d 	bl	8000d88 <LL_ADC_REG_IsConversionOngoing>
 800130e:	1e03      	subs	r3, r0, #0
 8001310:	d000      	beq.n	8001314 <HAL_ADC_ConfigChannel+0x3c>
 8001312:	e1a3      	b.n	800165c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	2b02      	cmp	r3, #2
 800131a:	d100      	bne.n	800131e <HAL_ADC_ConfigChannel+0x46>
 800131c:	e143      	b.n	80015a6 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	691a      	ldr	r2, [r3, #16]
 8001322:	2380      	movs	r3, #128	; 0x80
 8001324:	061b      	lsls	r3, r3, #24
 8001326:	429a      	cmp	r2, r3
 8001328:	d004      	beq.n	8001334 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800132e:	4ac1      	ldr	r2, [pc, #772]	; (8001634 <HAL_ADC_ConfigChannel+0x35c>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d108      	bne.n	8001346 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	0019      	movs	r1, r3
 800133e:	0010      	movs	r0, r2
 8001340:	f7ff fc84 	bl	8000c4c <LL_ADC_REG_SetSequencerChAdd>
 8001344:	e0c9      	b.n	80014da <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	211f      	movs	r1, #31
 8001350:	400b      	ands	r3, r1
 8001352:	210f      	movs	r1, #15
 8001354:	4099      	lsls	r1, r3
 8001356:	000b      	movs	r3, r1
 8001358:	43db      	mvns	r3, r3
 800135a:	4013      	ands	r3, r2
 800135c:	0019      	movs	r1, r3
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	035b      	lsls	r3, r3, #13
 8001364:	0b5b      	lsrs	r3, r3, #13
 8001366:	d105      	bne.n	8001374 <HAL_ADC_ConfigChannel+0x9c>
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	0e9b      	lsrs	r3, r3, #26
 800136e:	221f      	movs	r2, #31
 8001370:	4013      	ands	r3, r2
 8001372:	e098      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2201      	movs	r2, #1
 800137a:	4013      	ands	r3, r2
 800137c:	d000      	beq.n	8001380 <HAL_ADC_ConfigChannel+0xa8>
 800137e:	e091      	b.n	80014a4 <HAL_ADC_ConfigChannel+0x1cc>
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2202      	movs	r2, #2
 8001386:	4013      	ands	r3, r2
 8001388:	d000      	beq.n	800138c <HAL_ADC_ConfigChannel+0xb4>
 800138a:	e089      	b.n	80014a0 <HAL_ADC_ConfigChannel+0x1c8>
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2204      	movs	r2, #4
 8001392:	4013      	ands	r3, r2
 8001394:	d000      	beq.n	8001398 <HAL_ADC_ConfigChannel+0xc0>
 8001396:	e081      	b.n	800149c <HAL_ADC_ConfigChannel+0x1c4>
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2208      	movs	r2, #8
 800139e:	4013      	ands	r3, r2
 80013a0:	d000      	beq.n	80013a4 <HAL_ADC_ConfigChannel+0xcc>
 80013a2:	e079      	b.n	8001498 <HAL_ADC_ConfigChannel+0x1c0>
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2210      	movs	r2, #16
 80013aa:	4013      	ands	r3, r2
 80013ac:	d000      	beq.n	80013b0 <HAL_ADC_ConfigChannel+0xd8>
 80013ae:	e071      	b.n	8001494 <HAL_ADC_ConfigChannel+0x1bc>
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2220      	movs	r2, #32
 80013b6:	4013      	ands	r3, r2
 80013b8:	d000      	beq.n	80013bc <HAL_ADC_ConfigChannel+0xe4>
 80013ba:	e069      	b.n	8001490 <HAL_ADC_ConfigChannel+0x1b8>
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2240      	movs	r2, #64	; 0x40
 80013c2:	4013      	ands	r3, r2
 80013c4:	d000      	beq.n	80013c8 <HAL_ADC_ConfigChannel+0xf0>
 80013c6:	e061      	b.n	800148c <HAL_ADC_ConfigChannel+0x1b4>
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2280      	movs	r2, #128	; 0x80
 80013ce:	4013      	ands	r3, r2
 80013d0:	d000      	beq.n	80013d4 <HAL_ADC_ConfigChannel+0xfc>
 80013d2:	e059      	b.n	8001488 <HAL_ADC_ConfigChannel+0x1b0>
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	2380      	movs	r3, #128	; 0x80
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	4013      	ands	r3, r2
 80013de:	d151      	bne.n	8001484 <HAL_ADC_ConfigChannel+0x1ac>
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	2380      	movs	r3, #128	; 0x80
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4013      	ands	r3, r2
 80013ea:	d149      	bne.n	8001480 <HAL_ADC_ConfigChannel+0x1a8>
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	2380      	movs	r3, #128	; 0x80
 80013f2:	00db      	lsls	r3, r3, #3
 80013f4:	4013      	ands	r3, r2
 80013f6:	d141      	bne.n	800147c <HAL_ADC_ConfigChannel+0x1a4>
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	2380      	movs	r3, #128	; 0x80
 80013fe:	011b      	lsls	r3, r3, #4
 8001400:	4013      	ands	r3, r2
 8001402:	d139      	bne.n	8001478 <HAL_ADC_ConfigChannel+0x1a0>
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	2380      	movs	r3, #128	; 0x80
 800140a:	015b      	lsls	r3, r3, #5
 800140c:	4013      	ands	r3, r2
 800140e:	d131      	bne.n	8001474 <HAL_ADC_ConfigChannel+0x19c>
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	2380      	movs	r3, #128	; 0x80
 8001416:	019b      	lsls	r3, r3, #6
 8001418:	4013      	ands	r3, r2
 800141a:	d129      	bne.n	8001470 <HAL_ADC_ConfigChannel+0x198>
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	2380      	movs	r3, #128	; 0x80
 8001422:	01db      	lsls	r3, r3, #7
 8001424:	4013      	ands	r3, r2
 8001426:	d121      	bne.n	800146c <HAL_ADC_ConfigChannel+0x194>
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	2380      	movs	r3, #128	; 0x80
 800142e:	021b      	lsls	r3, r3, #8
 8001430:	4013      	ands	r3, r2
 8001432:	d119      	bne.n	8001468 <HAL_ADC_ConfigChannel+0x190>
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	2380      	movs	r3, #128	; 0x80
 800143a:	025b      	lsls	r3, r3, #9
 800143c:	4013      	ands	r3, r2
 800143e:	d111      	bne.n	8001464 <HAL_ADC_ConfigChannel+0x18c>
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	2380      	movs	r3, #128	; 0x80
 8001446:	029b      	lsls	r3, r3, #10
 8001448:	4013      	ands	r3, r2
 800144a:	d109      	bne.n	8001460 <HAL_ADC_ConfigChannel+0x188>
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	2380      	movs	r3, #128	; 0x80
 8001452:	02db      	lsls	r3, r3, #11
 8001454:	4013      	ands	r3, r2
 8001456:	d001      	beq.n	800145c <HAL_ADC_ConfigChannel+0x184>
 8001458:	2312      	movs	r3, #18
 800145a:	e024      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 800145c:	2300      	movs	r3, #0
 800145e:	e022      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 8001460:	2311      	movs	r3, #17
 8001462:	e020      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 8001464:	2310      	movs	r3, #16
 8001466:	e01e      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 8001468:	230f      	movs	r3, #15
 800146a:	e01c      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 800146c:	230e      	movs	r3, #14
 800146e:	e01a      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 8001470:	230d      	movs	r3, #13
 8001472:	e018      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 8001474:	230c      	movs	r3, #12
 8001476:	e016      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 8001478:	230b      	movs	r3, #11
 800147a:	e014      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 800147c:	230a      	movs	r3, #10
 800147e:	e012      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 8001480:	2309      	movs	r3, #9
 8001482:	e010      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 8001484:	2308      	movs	r3, #8
 8001486:	e00e      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 8001488:	2307      	movs	r3, #7
 800148a:	e00c      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 800148c:	2306      	movs	r3, #6
 800148e:	e00a      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 8001490:	2305      	movs	r3, #5
 8001492:	e008      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 8001494:	2304      	movs	r3, #4
 8001496:	e006      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 8001498:	2303      	movs	r3, #3
 800149a:	e004      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 800149c:	2302      	movs	r3, #2
 800149e:	e002      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 80014a0:	2301      	movs	r3, #1
 80014a2:	e000      	b.n	80014a6 <HAL_ADC_ConfigChannel+0x1ce>
 80014a4:	2300      	movs	r3, #0
 80014a6:	683a      	ldr	r2, [r7, #0]
 80014a8:	6852      	ldr	r2, [r2, #4]
 80014aa:	201f      	movs	r0, #31
 80014ac:	4002      	ands	r2, r0
 80014ae:	4093      	lsls	r3, r2
 80014b0:	000a      	movs	r2, r1
 80014b2:	431a      	orrs	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	089b      	lsrs	r3, r3, #2
 80014be:	1c5a      	adds	r2, r3, #1
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	69db      	ldr	r3, [r3, #28]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d808      	bhi.n	80014da <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6818      	ldr	r0, [r3, #0]
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	6859      	ldr	r1, [r3, #4]
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	001a      	movs	r2, r3
 80014d6:	f7ff fb99 	bl	8000c0c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6818      	ldr	r0, [r3, #0]
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	6819      	ldr	r1, [r3, #0]
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	001a      	movs	r2, r3
 80014e8:	f7ff fbd4 	bl	8000c94 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	db00      	blt.n	80014f6 <HAL_ADC_ConfigChannel+0x21e>
 80014f4:	e0bc      	b.n	8001670 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80014f6:	4b50      	ldr	r3, [pc, #320]	; (8001638 <HAL_ADC_ConfigChannel+0x360>)
 80014f8:	0018      	movs	r0, r3
 80014fa:	f7ff fb35 	bl	8000b68 <LL_ADC_GetCommonPathInternalCh>
 80014fe:	0003      	movs	r3, r0
 8001500:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a4d      	ldr	r2, [pc, #308]	; (800163c <HAL_ADC_ConfigChannel+0x364>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d122      	bne.n	8001552 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800150c:	693a      	ldr	r2, [r7, #16]
 800150e:	2380      	movs	r3, #128	; 0x80
 8001510:	041b      	lsls	r3, r3, #16
 8001512:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001514:	d11d      	bne.n	8001552 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	2280      	movs	r2, #128	; 0x80
 800151a:	0412      	lsls	r2, r2, #16
 800151c:	4313      	orrs	r3, r2
 800151e:	4a46      	ldr	r2, [pc, #280]	; (8001638 <HAL_ADC_ConfigChannel+0x360>)
 8001520:	0019      	movs	r1, r3
 8001522:	0010      	movs	r0, r2
 8001524:	f7ff fb0c 	bl	8000b40 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001528:	4b45      	ldr	r3, [pc, #276]	; (8001640 <HAL_ADC_ConfigChannel+0x368>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4945      	ldr	r1, [pc, #276]	; (8001644 <HAL_ADC_ConfigChannel+0x36c>)
 800152e:	0018      	movs	r0, r3
 8001530:	f7fe fdf8 	bl	8000124 <__udivsi3>
 8001534:	0003      	movs	r3, r0
 8001536:	1c5a      	adds	r2, r3, #1
 8001538:	0013      	movs	r3, r2
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	189b      	adds	r3, r3, r2
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001542:	e002      	b.n	800154a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	3b01      	subs	r3, #1
 8001548:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1f9      	bne.n	8001544 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001550:	e08e      	b.n	8001670 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a3c      	ldr	r2, [pc, #240]	; (8001648 <HAL_ADC_ConfigChannel+0x370>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d10e      	bne.n	800157a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	2380      	movs	r3, #128	; 0x80
 8001560:	045b      	lsls	r3, r3, #17
 8001562:	4013      	ands	r3, r2
 8001564:	d109      	bne.n	800157a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	2280      	movs	r2, #128	; 0x80
 800156a:	0452      	lsls	r2, r2, #17
 800156c:	4313      	orrs	r3, r2
 800156e:	4a32      	ldr	r2, [pc, #200]	; (8001638 <HAL_ADC_ConfigChannel+0x360>)
 8001570:	0019      	movs	r1, r3
 8001572:	0010      	movs	r0, r2
 8001574:	f7ff fae4 	bl	8000b40 <LL_ADC_SetCommonPathInternalCh>
 8001578:	e07a      	b.n	8001670 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a33      	ldr	r2, [pc, #204]	; (800164c <HAL_ADC_ConfigChannel+0x374>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d000      	beq.n	8001586 <HAL_ADC_ConfigChannel+0x2ae>
 8001584:	e074      	b.n	8001670 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	03db      	lsls	r3, r3, #15
 800158c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800158e:	d000      	beq.n	8001592 <HAL_ADC_ConfigChannel+0x2ba>
 8001590:	e06e      	b.n	8001670 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	2280      	movs	r2, #128	; 0x80
 8001596:	03d2      	lsls	r2, r2, #15
 8001598:	4313      	orrs	r3, r2
 800159a:	4a27      	ldr	r2, [pc, #156]	; (8001638 <HAL_ADC_ConfigChannel+0x360>)
 800159c:	0019      	movs	r1, r3
 800159e:	0010      	movs	r0, r2
 80015a0:	f7ff face 	bl	8000b40 <LL_ADC_SetCommonPathInternalCh>
 80015a4:	e064      	b.n	8001670 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	691a      	ldr	r2, [r3, #16]
 80015aa:	2380      	movs	r3, #128	; 0x80
 80015ac:	061b      	lsls	r3, r3, #24
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d004      	beq.n	80015bc <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80015b6:	4a1f      	ldr	r2, [pc, #124]	; (8001634 <HAL_ADC_ConfigChannel+0x35c>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d107      	bne.n	80015cc <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	0019      	movs	r1, r3
 80015c6:	0010      	movs	r0, r2
 80015c8:	f7ff fb51 	bl	8000c6e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	da4d      	bge.n	8001670 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80015d4:	4b18      	ldr	r3, [pc, #96]	; (8001638 <HAL_ADC_ConfigChannel+0x360>)
 80015d6:	0018      	movs	r0, r3
 80015d8:	f7ff fac6 	bl	8000b68 <LL_ADC_GetCommonPathInternalCh>
 80015dc:	0003      	movs	r3, r0
 80015de:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a15      	ldr	r2, [pc, #84]	; (800163c <HAL_ADC_ConfigChannel+0x364>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d108      	bne.n	80015fc <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	4a18      	ldr	r2, [pc, #96]	; (8001650 <HAL_ADC_ConfigChannel+0x378>)
 80015ee:	4013      	ands	r3, r2
 80015f0:	4a11      	ldr	r2, [pc, #68]	; (8001638 <HAL_ADC_ConfigChannel+0x360>)
 80015f2:	0019      	movs	r1, r3
 80015f4:	0010      	movs	r0, r2
 80015f6:	f7ff faa3 	bl	8000b40 <LL_ADC_SetCommonPathInternalCh>
 80015fa:	e039      	b.n	8001670 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a11      	ldr	r2, [pc, #68]	; (8001648 <HAL_ADC_ConfigChannel+0x370>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d108      	bne.n	8001618 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	4a12      	ldr	r2, [pc, #72]	; (8001654 <HAL_ADC_ConfigChannel+0x37c>)
 800160a:	4013      	ands	r3, r2
 800160c:	4a0a      	ldr	r2, [pc, #40]	; (8001638 <HAL_ADC_ConfigChannel+0x360>)
 800160e:	0019      	movs	r1, r3
 8001610:	0010      	movs	r0, r2
 8001612:	f7ff fa95 	bl	8000b40 <LL_ADC_SetCommonPathInternalCh>
 8001616:	e02b      	b.n	8001670 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a0b      	ldr	r2, [pc, #44]	; (800164c <HAL_ADC_ConfigChannel+0x374>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d126      	bne.n	8001670 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	4a0c      	ldr	r2, [pc, #48]	; (8001658 <HAL_ADC_ConfigChannel+0x380>)
 8001626:	4013      	ands	r3, r2
 8001628:	4a03      	ldr	r2, [pc, #12]	; (8001638 <HAL_ADC_ConfigChannel+0x360>)
 800162a:	0019      	movs	r1, r3
 800162c:	0010      	movs	r0, r2
 800162e:	f7ff fa87 	bl	8000b40 <LL_ADC_SetCommonPathInternalCh>
 8001632:	e01d      	b.n	8001670 <HAL_ADC_ConfigChannel+0x398>
 8001634:	80000004 	.word	0x80000004
 8001638:	40012708 	.word	0x40012708
 800163c:	b0001000 	.word	0xb0001000
 8001640:	20000000 	.word	0x20000000
 8001644:	00030d40 	.word	0x00030d40
 8001648:	b8004000 	.word	0xb8004000
 800164c:	b4002000 	.word	0xb4002000
 8001650:	ff7fffff 	.word	0xff7fffff
 8001654:	feffffff 	.word	0xfeffffff
 8001658:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001660:	2220      	movs	r2, #32
 8001662:	431a      	orrs	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001668:	2317      	movs	r3, #23
 800166a:	18fb      	adds	r3, r7, r3
 800166c:	2201      	movs	r2, #1
 800166e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2254      	movs	r2, #84	; 0x54
 8001674:	2100      	movs	r1, #0
 8001676:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001678:	2317      	movs	r3, #23
 800167a:	18fb      	adds	r3, r7, r3
 800167c:	781b      	ldrb	r3, [r3, #0]
}
 800167e:	0018      	movs	r0, r3
 8001680:	46bd      	mov	sp, r7
 8001682:	b006      	add	sp, #24
 8001684:	bd80      	pop	{r7, pc}
 8001686:	46c0      	nop			; (mov r8, r8)

08001688 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001690:	2300      	movs	r3, #0
 8001692:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	0018      	movs	r0, r3
 800169a:	f7ff fb51 	bl	8000d40 <LL_ADC_IsEnabled>
 800169e:	1e03      	subs	r3, r0, #0
 80016a0:	d000      	beq.n	80016a4 <ADC_Enable+0x1c>
 80016a2:	e069      	b.n	8001778 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	4a36      	ldr	r2, [pc, #216]	; (8001784 <ADC_Enable+0xfc>)
 80016ac:	4013      	ands	r3, r2
 80016ae:	d00d      	beq.n	80016cc <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016b4:	2210      	movs	r2, #16
 80016b6:	431a      	orrs	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016c0:	2201      	movs	r2, #1
 80016c2:	431a      	orrs	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	e056      	b.n	800177a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	0018      	movs	r0, r3
 80016d2:	f7ff fb23 	bl	8000d1c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 80016d6:	4b2c      	ldr	r3, [pc, #176]	; (8001788 <ADC_Enable+0x100>)
 80016d8:	0018      	movs	r0, r3
 80016da:	f7ff fa45 	bl	8000b68 <LL_ADC_GetCommonPathInternalCh>
 80016de:	0002      	movs	r2, r0
 80016e0:	2380      	movs	r3, #128	; 0x80
 80016e2:	041b      	lsls	r3, r3, #16
 80016e4:	4013      	ands	r3, r2
 80016e6:	d00f      	beq.n	8001708 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80016e8:	4b28      	ldr	r3, [pc, #160]	; (800178c <ADC_Enable+0x104>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4928      	ldr	r1, [pc, #160]	; (8001790 <ADC_Enable+0x108>)
 80016ee:	0018      	movs	r0, r3
 80016f0:	f7fe fd18 	bl	8000124 <__udivsi3>
 80016f4:	0003      	movs	r3, r0
 80016f6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 80016f8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80016fa:	e002      	b.n	8001702 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	3b01      	subs	r3, #1
 8001700:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d1f9      	bne.n	80016fc <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	7e5b      	ldrb	r3, [r3, #25]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d033      	beq.n	8001778 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001710:	f7ff f9e8 	bl	8000ae4 <HAL_GetTick>
 8001714:	0003      	movs	r3, r0
 8001716:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001718:	e027      	b.n	800176a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	0018      	movs	r0, r3
 8001720:	f7ff fb0e 	bl	8000d40 <LL_ADC_IsEnabled>
 8001724:	1e03      	subs	r3, r0, #0
 8001726:	d104      	bne.n	8001732 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	0018      	movs	r0, r3
 800172e:	f7ff faf5 	bl	8000d1c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001732:	f7ff f9d7 	bl	8000ae4 <HAL_GetTick>
 8001736:	0002      	movs	r2, r0
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	2b02      	cmp	r3, #2
 800173e:	d914      	bls.n	800176a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2201      	movs	r2, #1
 8001748:	4013      	ands	r3, r2
 800174a:	2b01      	cmp	r3, #1
 800174c:	d00d      	beq.n	800176a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001752:	2210      	movs	r2, #16
 8001754:	431a      	orrs	r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800175e:	2201      	movs	r2, #1
 8001760:	431a      	orrs	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e007      	b.n	800177a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2201      	movs	r2, #1
 8001772:	4013      	ands	r3, r2
 8001774:	2b01      	cmp	r3, #1
 8001776:	d1d0      	bne.n	800171a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001778:	2300      	movs	r3, #0
}
 800177a:	0018      	movs	r0, r3
 800177c:	46bd      	mov	sp, r7
 800177e:	b004      	add	sp, #16
 8001780:	bd80      	pop	{r7, pc}
 8001782:	46c0      	nop			; (mov r8, r8)
 8001784:	80000017 	.word	0x80000017
 8001788:	40012708 	.word	0x40012708
 800178c:	20000000 	.word	0x20000000
 8001790:	00030d40 	.word	0x00030d40

08001794 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001794:	b590      	push	{r4, r7, lr}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	0002      	movs	r2, r0
 800179c:	6039      	str	r1, [r7, #0]
 800179e:	1dfb      	adds	r3, r7, #7
 80017a0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017a2:	1dfb      	adds	r3, r7, #7
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2b7f      	cmp	r3, #127	; 0x7f
 80017a8:	d828      	bhi.n	80017fc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017aa:	4a2f      	ldr	r2, [pc, #188]	; (8001868 <__NVIC_SetPriority+0xd4>)
 80017ac:	1dfb      	adds	r3, r7, #7
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	b25b      	sxtb	r3, r3
 80017b2:	089b      	lsrs	r3, r3, #2
 80017b4:	33c0      	adds	r3, #192	; 0xc0
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	589b      	ldr	r3, [r3, r2]
 80017ba:	1dfa      	adds	r2, r7, #7
 80017bc:	7812      	ldrb	r2, [r2, #0]
 80017be:	0011      	movs	r1, r2
 80017c0:	2203      	movs	r2, #3
 80017c2:	400a      	ands	r2, r1
 80017c4:	00d2      	lsls	r2, r2, #3
 80017c6:	21ff      	movs	r1, #255	; 0xff
 80017c8:	4091      	lsls	r1, r2
 80017ca:	000a      	movs	r2, r1
 80017cc:	43d2      	mvns	r2, r2
 80017ce:	401a      	ands	r2, r3
 80017d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	019b      	lsls	r3, r3, #6
 80017d6:	22ff      	movs	r2, #255	; 0xff
 80017d8:	401a      	ands	r2, r3
 80017da:	1dfb      	adds	r3, r7, #7
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	0018      	movs	r0, r3
 80017e0:	2303      	movs	r3, #3
 80017e2:	4003      	ands	r3, r0
 80017e4:	00db      	lsls	r3, r3, #3
 80017e6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017e8:	481f      	ldr	r0, [pc, #124]	; (8001868 <__NVIC_SetPriority+0xd4>)
 80017ea:	1dfb      	adds	r3, r7, #7
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	089b      	lsrs	r3, r3, #2
 80017f2:	430a      	orrs	r2, r1
 80017f4:	33c0      	adds	r3, #192	; 0xc0
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80017fa:	e031      	b.n	8001860 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017fc:	4a1b      	ldr	r2, [pc, #108]	; (800186c <__NVIC_SetPriority+0xd8>)
 80017fe:	1dfb      	adds	r3, r7, #7
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	0019      	movs	r1, r3
 8001804:	230f      	movs	r3, #15
 8001806:	400b      	ands	r3, r1
 8001808:	3b08      	subs	r3, #8
 800180a:	089b      	lsrs	r3, r3, #2
 800180c:	3306      	adds	r3, #6
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	18d3      	adds	r3, r2, r3
 8001812:	3304      	adds	r3, #4
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	1dfa      	adds	r2, r7, #7
 8001818:	7812      	ldrb	r2, [r2, #0]
 800181a:	0011      	movs	r1, r2
 800181c:	2203      	movs	r2, #3
 800181e:	400a      	ands	r2, r1
 8001820:	00d2      	lsls	r2, r2, #3
 8001822:	21ff      	movs	r1, #255	; 0xff
 8001824:	4091      	lsls	r1, r2
 8001826:	000a      	movs	r2, r1
 8001828:	43d2      	mvns	r2, r2
 800182a:	401a      	ands	r2, r3
 800182c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	019b      	lsls	r3, r3, #6
 8001832:	22ff      	movs	r2, #255	; 0xff
 8001834:	401a      	ands	r2, r3
 8001836:	1dfb      	adds	r3, r7, #7
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	0018      	movs	r0, r3
 800183c:	2303      	movs	r3, #3
 800183e:	4003      	ands	r3, r0
 8001840:	00db      	lsls	r3, r3, #3
 8001842:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001844:	4809      	ldr	r0, [pc, #36]	; (800186c <__NVIC_SetPriority+0xd8>)
 8001846:	1dfb      	adds	r3, r7, #7
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	001c      	movs	r4, r3
 800184c:	230f      	movs	r3, #15
 800184e:	4023      	ands	r3, r4
 8001850:	3b08      	subs	r3, #8
 8001852:	089b      	lsrs	r3, r3, #2
 8001854:	430a      	orrs	r2, r1
 8001856:	3306      	adds	r3, #6
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	18c3      	adds	r3, r0, r3
 800185c:	3304      	adds	r3, #4
 800185e:	601a      	str	r2, [r3, #0]
}
 8001860:	46c0      	nop			; (mov r8, r8)
 8001862:	46bd      	mov	sp, r7
 8001864:	b003      	add	sp, #12
 8001866:	bd90      	pop	{r4, r7, pc}
 8001868:	e000e100 	.word	0xe000e100
 800186c:	e000ed00 	.word	0xe000ed00

08001870 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	1e5a      	subs	r2, r3, #1
 800187c:	2380      	movs	r3, #128	; 0x80
 800187e:	045b      	lsls	r3, r3, #17
 8001880:	429a      	cmp	r2, r3
 8001882:	d301      	bcc.n	8001888 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001884:	2301      	movs	r3, #1
 8001886:	e010      	b.n	80018aa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001888:	4b0a      	ldr	r3, [pc, #40]	; (80018b4 <SysTick_Config+0x44>)
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	3a01      	subs	r2, #1
 800188e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001890:	2301      	movs	r3, #1
 8001892:	425b      	negs	r3, r3
 8001894:	2103      	movs	r1, #3
 8001896:	0018      	movs	r0, r3
 8001898:	f7ff ff7c 	bl	8001794 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800189c:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <SysTick_Config+0x44>)
 800189e:	2200      	movs	r2, #0
 80018a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018a2:	4b04      	ldr	r3, [pc, #16]	; (80018b4 <SysTick_Config+0x44>)
 80018a4:	2207      	movs	r2, #7
 80018a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	0018      	movs	r0, r3
 80018ac:	46bd      	mov	sp, r7
 80018ae:	b002      	add	sp, #8
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	46c0      	nop			; (mov r8, r8)
 80018b4:	e000e010 	.word	0xe000e010

080018b8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60b9      	str	r1, [r7, #8]
 80018c0:	607a      	str	r2, [r7, #4]
 80018c2:	210f      	movs	r1, #15
 80018c4:	187b      	adds	r3, r7, r1
 80018c6:	1c02      	adds	r2, r0, #0
 80018c8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80018ca:	68ba      	ldr	r2, [r7, #8]
 80018cc:	187b      	adds	r3, r7, r1
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	b25b      	sxtb	r3, r3
 80018d2:	0011      	movs	r1, r2
 80018d4:	0018      	movs	r0, r3
 80018d6:	f7ff ff5d 	bl	8001794 <__NVIC_SetPriority>
}
 80018da:	46c0      	nop			; (mov r8, r8)
 80018dc:	46bd      	mov	sp, r7
 80018de:	b004      	add	sp, #16
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b082      	sub	sp, #8
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	0018      	movs	r0, r3
 80018ee:	f7ff ffbf 	bl	8001870 <SysTick_Config>
 80018f2:	0003      	movs	r3, r0
}
 80018f4:	0018      	movs	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	b002      	add	sp, #8
 80018fa:	bd80      	pop	{r7, pc}

080018fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800190a:	e147      	b.n	8001b9c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2101      	movs	r1, #1
 8001912:	697a      	ldr	r2, [r7, #20]
 8001914:	4091      	lsls	r1, r2
 8001916:	000a      	movs	r2, r1
 8001918:	4013      	ands	r3, r2
 800191a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d100      	bne.n	8001924 <HAL_GPIO_Init+0x28>
 8001922:	e138      	b.n	8001b96 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	2203      	movs	r2, #3
 800192a:	4013      	ands	r3, r2
 800192c:	2b01      	cmp	r3, #1
 800192e:	d005      	beq.n	800193c <HAL_GPIO_Init+0x40>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	2203      	movs	r2, #3
 8001936:	4013      	ands	r3, r2
 8001938:	2b02      	cmp	r3, #2
 800193a:	d130      	bne.n	800199e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	2203      	movs	r2, #3
 8001948:	409a      	lsls	r2, r3
 800194a:	0013      	movs	r3, r2
 800194c:	43da      	mvns	r2, r3
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	4013      	ands	r3, r2
 8001952:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	68da      	ldr	r2, [r3, #12]
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	409a      	lsls	r2, r3
 800195e:	0013      	movs	r3, r2
 8001960:	693a      	ldr	r2, [r7, #16]
 8001962:	4313      	orrs	r3, r2
 8001964:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001972:	2201      	movs	r2, #1
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	409a      	lsls	r2, r3
 8001978:	0013      	movs	r3, r2
 800197a:	43da      	mvns	r2, r3
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	4013      	ands	r3, r2
 8001980:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	091b      	lsrs	r3, r3, #4
 8001988:	2201      	movs	r2, #1
 800198a:	401a      	ands	r2, r3
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	409a      	lsls	r2, r3
 8001990:	0013      	movs	r3, r2
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	4313      	orrs	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	2203      	movs	r2, #3
 80019a4:	4013      	ands	r3, r2
 80019a6:	2b03      	cmp	r3, #3
 80019a8:	d017      	beq.n	80019da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	2203      	movs	r2, #3
 80019b6:	409a      	lsls	r2, r3
 80019b8:	0013      	movs	r3, r2
 80019ba:	43da      	mvns	r2, r3
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	4013      	ands	r3, r2
 80019c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	005b      	lsls	r3, r3, #1
 80019ca:	409a      	lsls	r2, r3
 80019cc:	0013      	movs	r3, r2
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	2203      	movs	r2, #3
 80019e0:	4013      	ands	r3, r2
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d123      	bne.n	8001a2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	08da      	lsrs	r2, r3, #3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	3208      	adds	r2, #8
 80019ee:	0092      	lsls	r2, r2, #2
 80019f0:	58d3      	ldr	r3, [r2, r3]
 80019f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	2207      	movs	r2, #7
 80019f8:	4013      	ands	r3, r2
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	220f      	movs	r2, #15
 80019fe:	409a      	lsls	r2, r3
 8001a00:	0013      	movs	r3, r2
 8001a02:	43da      	mvns	r2, r3
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	4013      	ands	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	691a      	ldr	r2, [r3, #16]
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	2107      	movs	r1, #7
 8001a12:	400b      	ands	r3, r1
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	409a      	lsls	r2, r3
 8001a18:	0013      	movs	r3, r2
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	08da      	lsrs	r2, r3, #3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3208      	adds	r2, #8
 8001a28:	0092      	lsls	r2, r2, #2
 8001a2a:	6939      	ldr	r1, [r7, #16]
 8001a2c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	2203      	movs	r2, #3
 8001a3a:	409a      	lsls	r2, r3
 8001a3c:	0013      	movs	r3, r2
 8001a3e:	43da      	mvns	r2, r3
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	4013      	ands	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2203      	movs	r2, #3
 8001a4c:	401a      	ands	r2, r3
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	409a      	lsls	r2, r3
 8001a54:	0013      	movs	r3, r2
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	693a      	ldr	r2, [r7, #16]
 8001a60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685a      	ldr	r2, [r3, #4]
 8001a66:	23c0      	movs	r3, #192	; 0xc0
 8001a68:	029b      	lsls	r3, r3, #10
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	d100      	bne.n	8001a70 <HAL_GPIO_Init+0x174>
 8001a6e:	e092      	b.n	8001b96 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001a70:	4a50      	ldr	r2, [pc, #320]	; (8001bb4 <HAL_GPIO_Init+0x2b8>)
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	089b      	lsrs	r3, r3, #2
 8001a76:	3318      	adds	r3, #24
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	589b      	ldr	r3, [r3, r2]
 8001a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	2203      	movs	r2, #3
 8001a82:	4013      	ands	r3, r2
 8001a84:	00db      	lsls	r3, r3, #3
 8001a86:	220f      	movs	r2, #15
 8001a88:	409a      	lsls	r2, r3
 8001a8a:	0013      	movs	r3, r2
 8001a8c:	43da      	mvns	r2, r3
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	4013      	ands	r3, r2
 8001a92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	23a0      	movs	r3, #160	; 0xa0
 8001a98:	05db      	lsls	r3, r3, #23
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d013      	beq.n	8001ac6 <HAL_GPIO_Init+0x1ca>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a45      	ldr	r2, [pc, #276]	; (8001bb8 <HAL_GPIO_Init+0x2bc>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d00d      	beq.n	8001ac2 <HAL_GPIO_Init+0x1c6>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a44      	ldr	r2, [pc, #272]	; (8001bbc <HAL_GPIO_Init+0x2c0>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d007      	beq.n	8001abe <HAL_GPIO_Init+0x1c2>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a43      	ldr	r2, [pc, #268]	; (8001bc0 <HAL_GPIO_Init+0x2c4>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d101      	bne.n	8001aba <HAL_GPIO_Init+0x1be>
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e006      	b.n	8001ac8 <HAL_GPIO_Init+0x1cc>
 8001aba:	2305      	movs	r3, #5
 8001abc:	e004      	b.n	8001ac8 <HAL_GPIO_Init+0x1cc>
 8001abe:	2302      	movs	r3, #2
 8001ac0:	e002      	b.n	8001ac8 <HAL_GPIO_Init+0x1cc>
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e000      	b.n	8001ac8 <HAL_GPIO_Init+0x1cc>
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	697a      	ldr	r2, [r7, #20]
 8001aca:	2103      	movs	r1, #3
 8001acc:	400a      	ands	r2, r1
 8001ace:	00d2      	lsls	r2, r2, #3
 8001ad0:	4093      	lsls	r3, r2
 8001ad2:	693a      	ldr	r2, [r7, #16]
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001ad8:	4936      	ldr	r1, [pc, #216]	; (8001bb4 <HAL_GPIO_Init+0x2b8>)
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	089b      	lsrs	r3, r3, #2
 8001ade:	3318      	adds	r3, #24
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ae6:	4b33      	ldr	r3, [pc, #204]	; (8001bb4 <HAL_GPIO_Init+0x2b8>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	43da      	mvns	r2, r3
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	4013      	ands	r3, r2
 8001af4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685a      	ldr	r2, [r3, #4]
 8001afa:	2380      	movs	r3, #128	; 0x80
 8001afc:	035b      	lsls	r3, r3, #13
 8001afe:	4013      	ands	r3, r2
 8001b00:	d003      	beq.n	8001b0a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b0a:	4b2a      	ldr	r3, [pc, #168]	; (8001bb4 <HAL_GPIO_Init+0x2b8>)
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001b10:	4b28      	ldr	r3, [pc, #160]	; (8001bb4 <HAL_GPIO_Init+0x2b8>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	43da      	mvns	r2, r3
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685a      	ldr	r2, [r3, #4]
 8001b24:	2380      	movs	r3, #128	; 0x80
 8001b26:	039b      	lsls	r3, r3, #14
 8001b28:	4013      	ands	r3, r2
 8001b2a:	d003      	beq.n	8001b34 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001b2c:	693a      	ldr	r2, [r7, #16]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b34:	4b1f      	ldr	r3, [pc, #124]	; (8001bb4 <HAL_GPIO_Init+0x2b8>)
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b3a:	4a1e      	ldr	r2, [pc, #120]	; (8001bb4 <HAL_GPIO_Init+0x2b8>)
 8001b3c:	2384      	movs	r3, #132	; 0x84
 8001b3e:	58d3      	ldr	r3, [r2, r3]
 8001b40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	43da      	mvns	r2, r3
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685a      	ldr	r2, [r3, #4]
 8001b50:	2380      	movs	r3, #128	; 0x80
 8001b52:	029b      	lsls	r3, r3, #10
 8001b54:	4013      	ands	r3, r2
 8001b56:	d003      	beq.n	8001b60 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b60:	4914      	ldr	r1, [pc, #80]	; (8001bb4 <HAL_GPIO_Init+0x2b8>)
 8001b62:	2284      	movs	r2, #132	; 0x84
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001b68:	4a12      	ldr	r2, [pc, #72]	; (8001bb4 <HAL_GPIO_Init+0x2b8>)
 8001b6a:	2380      	movs	r3, #128	; 0x80
 8001b6c:	58d3      	ldr	r3, [r2, r3]
 8001b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	43da      	mvns	r2, r3
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	4013      	ands	r3, r2
 8001b78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	685a      	ldr	r2, [r3, #4]
 8001b7e:	2380      	movs	r3, #128	; 0x80
 8001b80:	025b      	lsls	r3, r3, #9
 8001b82:	4013      	ands	r3, r2
 8001b84:	d003      	beq.n	8001b8e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b8e:	4909      	ldr	r1, [pc, #36]	; (8001bb4 <HAL_GPIO_Init+0x2b8>)
 8001b90:	2280      	movs	r2, #128	; 0x80
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	40da      	lsrs	r2, r3
 8001ba4:	1e13      	subs	r3, r2, #0
 8001ba6:	d000      	beq.n	8001baa <HAL_GPIO_Init+0x2ae>
 8001ba8:	e6b0      	b.n	800190c <HAL_GPIO_Init+0x10>
  }
}
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	46c0      	nop			; (mov r8, r8)
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	b006      	add	sp, #24
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40021800 	.word	0x40021800
 8001bb8:	50000400 	.word	0x50000400
 8001bbc:	50000800 	.word	0x50000800
 8001bc0:	50000c00 	.word	0x50000c00

08001bc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	0008      	movs	r0, r1
 8001bce:	0011      	movs	r1, r2
 8001bd0:	1cbb      	adds	r3, r7, #2
 8001bd2:	1c02      	adds	r2, r0, #0
 8001bd4:	801a      	strh	r2, [r3, #0]
 8001bd6:	1c7b      	adds	r3, r7, #1
 8001bd8:	1c0a      	adds	r2, r1, #0
 8001bda:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bdc:	1c7b      	adds	r3, r7, #1
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d004      	beq.n	8001bee <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001be4:	1cbb      	adds	r3, r7, #2
 8001be6:	881a      	ldrh	r2, [r3, #0]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001bec:	e003      	b.n	8001bf6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bee:	1cbb      	adds	r3, r7, #2
 8001bf0:	881a      	ldrh	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001bf6:	46c0      	nop			; (mov r8, r8)
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	b002      	add	sp, #8
 8001bfc:	bd80      	pop	{r7, pc}
	...

08001c00 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001c08:	4b19      	ldr	r3, [pc, #100]	; (8001c70 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a19      	ldr	r2, [pc, #100]	; (8001c74 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001c0e:	4013      	ands	r3, r2
 8001c10:	0019      	movs	r1, r3
 8001c12:	4b17      	ldr	r3, [pc, #92]	; (8001c70 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001c14:	687a      	ldr	r2, [r7, #4]
 8001c16:	430a      	orrs	r2, r1
 8001c18:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	2380      	movs	r3, #128	; 0x80
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d11f      	bne.n	8001c64 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001c24:	4b14      	ldr	r3, [pc, #80]	; (8001c78 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	0013      	movs	r3, r2
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	189b      	adds	r3, r3, r2
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	4912      	ldr	r1, [pc, #72]	; (8001c7c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001c32:	0018      	movs	r0, r3
 8001c34:	f7fe fa76 	bl	8000124 <__udivsi3>
 8001c38:	0003      	movs	r3, r0
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c3e:	e008      	b.n	8001c52 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d003      	beq.n	8001c4e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	e001      	b.n	8001c52 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e009      	b.n	8001c66 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c52:	4b07      	ldr	r3, [pc, #28]	; (8001c70 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001c54:	695a      	ldr	r2, [r3, #20]
 8001c56:	2380      	movs	r3, #128	; 0x80
 8001c58:	00db      	lsls	r3, r3, #3
 8001c5a:	401a      	ands	r2, r3
 8001c5c:	2380      	movs	r3, #128	; 0x80
 8001c5e:	00db      	lsls	r3, r3, #3
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d0ed      	beq.n	8001c40 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	0018      	movs	r0, r3
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	b004      	add	sp, #16
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	46c0      	nop			; (mov r8, r8)
 8001c70:	40007000 	.word	0x40007000
 8001c74:	fffff9ff 	.word	0xfffff9ff
 8001c78:	20000000 	.word	0x20000000
 8001c7c:	000f4240 	.word	0x000f4240

08001c80 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001c84:	4b03      	ldr	r3, [pc, #12]	; (8001c94 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001c86:	689a      	ldr	r2, [r3, #8]
 8001c88:	23e0      	movs	r3, #224	; 0xe0
 8001c8a:	01db      	lsls	r3, r3, #7
 8001c8c:	4013      	ands	r3, r2
}
 8001c8e:	0018      	movs	r0, r3
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	40021000 	.word	0x40021000

08001c98 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b088      	sub	sp, #32
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e2f3      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2201      	movs	r2, #1
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	d100      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x1e>
 8001cb4:	e07c      	b.n	8001db0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cb6:	4bc3      	ldr	r3, [pc, #780]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	2238      	movs	r2, #56	; 0x38
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cc0:	4bc0      	ldr	r3, [pc, #768]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	2203      	movs	r2, #3
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	2b10      	cmp	r3, #16
 8001cce:	d102      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x3e>
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	2b03      	cmp	r3, #3
 8001cd4:	d002      	beq.n	8001cdc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	d10b      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cdc:	4bb9      	ldr	r3, [pc, #740]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	2380      	movs	r3, #128	; 0x80
 8001ce2:	029b      	lsls	r3, r3, #10
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	d062      	beq.n	8001dae <HAL_RCC_OscConfig+0x116>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d15e      	bne.n	8001dae <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e2ce      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685a      	ldr	r2, [r3, #4]
 8001cf8:	2380      	movs	r3, #128	; 0x80
 8001cfa:	025b      	lsls	r3, r3, #9
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d107      	bne.n	8001d10 <HAL_RCC_OscConfig+0x78>
 8001d00:	4bb0      	ldr	r3, [pc, #704]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4baf      	ldr	r3, [pc, #700]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001d06:	2180      	movs	r1, #128	; 0x80
 8001d08:	0249      	lsls	r1, r1, #9
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	601a      	str	r2, [r3, #0]
 8001d0e:	e020      	b.n	8001d52 <HAL_RCC_OscConfig+0xba>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685a      	ldr	r2, [r3, #4]
 8001d14:	23a0      	movs	r3, #160	; 0xa0
 8001d16:	02db      	lsls	r3, r3, #11
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d10e      	bne.n	8001d3a <HAL_RCC_OscConfig+0xa2>
 8001d1c:	4ba9      	ldr	r3, [pc, #676]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	4ba8      	ldr	r3, [pc, #672]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001d22:	2180      	movs	r1, #128	; 0x80
 8001d24:	02c9      	lsls	r1, r1, #11
 8001d26:	430a      	orrs	r2, r1
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	4ba6      	ldr	r3, [pc, #664]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	4ba5      	ldr	r3, [pc, #660]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001d30:	2180      	movs	r1, #128	; 0x80
 8001d32:	0249      	lsls	r1, r1, #9
 8001d34:	430a      	orrs	r2, r1
 8001d36:	601a      	str	r2, [r3, #0]
 8001d38:	e00b      	b.n	8001d52 <HAL_RCC_OscConfig+0xba>
 8001d3a:	4ba2      	ldr	r3, [pc, #648]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	4ba1      	ldr	r3, [pc, #644]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001d40:	49a1      	ldr	r1, [pc, #644]	; (8001fc8 <HAL_RCC_OscConfig+0x330>)
 8001d42:	400a      	ands	r2, r1
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	4b9f      	ldr	r3, [pc, #636]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	4b9e      	ldr	r3, [pc, #632]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001d4c:	499f      	ldr	r1, [pc, #636]	; (8001fcc <HAL_RCC_OscConfig+0x334>)
 8001d4e:	400a      	ands	r2, r1
 8001d50:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d014      	beq.n	8001d84 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d5a:	f7fe fec3 	bl	8000ae4 <HAL_GetTick>
 8001d5e:	0003      	movs	r3, r0
 8001d60:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d64:	f7fe febe 	bl	8000ae4 <HAL_GetTick>
 8001d68:	0002      	movs	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b64      	cmp	r3, #100	; 0x64
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e28d      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d76:	4b93      	ldr	r3, [pc, #588]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	2380      	movs	r3, #128	; 0x80
 8001d7c:	029b      	lsls	r3, r3, #10
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d0f0      	beq.n	8001d64 <HAL_RCC_OscConfig+0xcc>
 8001d82:	e015      	b.n	8001db0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d84:	f7fe feae 	bl	8000ae4 <HAL_GetTick>
 8001d88:	0003      	movs	r3, r0
 8001d8a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d8c:	e008      	b.n	8001da0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d8e:	f7fe fea9 	bl	8000ae4 <HAL_GetTick>
 8001d92:	0002      	movs	r2, r0
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b64      	cmp	r3, #100	; 0x64
 8001d9a:	d901      	bls.n	8001da0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e278      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001da0:	4b88      	ldr	r3, [pc, #544]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	2380      	movs	r3, #128	; 0x80
 8001da6:	029b      	lsls	r3, r3, #10
 8001da8:	4013      	ands	r3, r2
 8001daa:	d1f0      	bne.n	8001d8e <HAL_RCC_OscConfig+0xf6>
 8001dac:	e000      	b.n	8001db0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dae:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2202      	movs	r2, #2
 8001db6:	4013      	ands	r3, r2
 8001db8:	d100      	bne.n	8001dbc <HAL_RCC_OscConfig+0x124>
 8001dba:	e099      	b.n	8001ef0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dbc:	4b81      	ldr	r3, [pc, #516]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	2238      	movs	r2, #56	; 0x38
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dc6:	4b7f      	ldr	r3, [pc, #508]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001dc8:	68db      	ldr	r3, [r3, #12]
 8001dca:	2203      	movs	r2, #3
 8001dcc:	4013      	ands	r3, r2
 8001dce:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	2b10      	cmp	r3, #16
 8001dd4:	d102      	bne.n	8001ddc <HAL_RCC_OscConfig+0x144>
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d002      	beq.n	8001de2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d135      	bne.n	8001e4e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001de2:	4b78      	ldr	r3, [pc, #480]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	2380      	movs	r3, #128	; 0x80
 8001de8:	00db      	lsls	r3, r3, #3
 8001dea:	4013      	ands	r3, r2
 8001dec:	d005      	beq.n	8001dfa <HAL_RCC_OscConfig+0x162>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	68db      	ldr	r3, [r3, #12]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d101      	bne.n	8001dfa <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e24b      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dfa:	4b72      	ldr	r3, [pc, #456]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	4a74      	ldr	r2, [pc, #464]	; (8001fd0 <HAL_RCC_OscConfig+0x338>)
 8001e00:	4013      	ands	r3, r2
 8001e02:	0019      	movs	r1, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	695b      	ldr	r3, [r3, #20]
 8001e08:	021a      	lsls	r2, r3, #8
 8001e0a:	4b6e      	ldr	r3, [pc, #440]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d112      	bne.n	8001e3c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001e16:	4b6b      	ldr	r3, [pc, #428]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a6e      	ldr	r2, [pc, #440]	; (8001fd4 <HAL_RCC_OscConfig+0x33c>)
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	0019      	movs	r1, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	691a      	ldr	r2, [r3, #16]
 8001e24:	4b67      	ldr	r3, [pc, #412]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001e26:	430a      	orrs	r2, r1
 8001e28:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001e2a:	4b66      	ldr	r3, [pc, #408]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	0adb      	lsrs	r3, r3, #11
 8001e30:	2207      	movs	r2, #7
 8001e32:	4013      	ands	r3, r2
 8001e34:	4a68      	ldr	r2, [pc, #416]	; (8001fd8 <HAL_RCC_OscConfig+0x340>)
 8001e36:	40da      	lsrs	r2, r3
 8001e38:	4b68      	ldr	r3, [pc, #416]	; (8001fdc <HAL_RCC_OscConfig+0x344>)
 8001e3a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e3c:	4b68      	ldr	r3, [pc, #416]	; (8001fe0 <HAL_RCC_OscConfig+0x348>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	0018      	movs	r0, r3
 8001e42:	f7fe fdf3 	bl	8000a2c <HAL_InitTick>
 8001e46:	1e03      	subs	r3, r0, #0
 8001e48:	d051      	beq.n	8001eee <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e221      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d030      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001e56:	4b5b      	ldr	r3, [pc, #364]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a5e      	ldr	r2, [pc, #376]	; (8001fd4 <HAL_RCC_OscConfig+0x33c>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	0019      	movs	r1, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	691a      	ldr	r2, [r3, #16]
 8001e64:	4b57      	ldr	r3, [pc, #348]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001e66:	430a      	orrs	r2, r1
 8001e68:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001e6a:	4b56      	ldr	r3, [pc, #344]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	4b55      	ldr	r3, [pc, #340]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001e70:	2180      	movs	r1, #128	; 0x80
 8001e72:	0049      	lsls	r1, r1, #1
 8001e74:	430a      	orrs	r2, r1
 8001e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e78:	f7fe fe34 	bl	8000ae4 <HAL_GetTick>
 8001e7c:	0003      	movs	r3, r0
 8001e7e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e80:	e008      	b.n	8001e94 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e82:	f7fe fe2f 	bl	8000ae4 <HAL_GetTick>
 8001e86:	0002      	movs	r2, r0
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	2b02      	cmp	r3, #2
 8001e8e:	d901      	bls.n	8001e94 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001e90:	2303      	movs	r3, #3
 8001e92:	e1fe      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e94:	4b4b      	ldr	r3, [pc, #300]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	2380      	movs	r3, #128	; 0x80
 8001e9a:	00db      	lsls	r3, r3, #3
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	d0f0      	beq.n	8001e82 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea0:	4b48      	ldr	r3, [pc, #288]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	4a4a      	ldr	r2, [pc, #296]	; (8001fd0 <HAL_RCC_OscConfig+0x338>)
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	0019      	movs	r1, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	695b      	ldr	r3, [r3, #20]
 8001eae:	021a      	lsls	r2, r3, #8
 8001eb0:	4b44      	ldr	r3, [pc, #272]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	e01b      	b.n	8001ef0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001eb8:	4b42      	ldr	r3, [pc, #264]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	4b41      	ldr	r3, [pc, #260]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001ebe:	4949      	ldr	r1, [pc, #292]	; (8001fe4 <HAL_RCC_OscConfig+0x34c>)
 8001ec0:	400a      	ands	r2, r1
 8001ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec4:	f7fe fe0e 	bl	8000ae4 <HAL_GetTick>
 8001ec8:	0003      	movs	r3, r0
 8001eca:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ecc:	e008      	b.n	8001ee0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ece:	f7fe fe09 	bl	8000ae4 <HAL_GetTick>
 8001ed2:	0002      	movs	r2, r0
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d901      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e1d8      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ee0:	4b38      	ldr	r3, [pc, #224]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	2380      	movs	r3, #128	; 0x80
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	4013      	ands	r3, r2
 8001eea:	d1f0      	bne.n	8001ece <HAL_RCC_OscConfig+0x236>
 8001eec:	e000      	b.n	8001ef0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001eee:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2208      	movs	r2, #8
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d047      	beq.n	8001f8a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001efa:	4b32      	ldr	r3, [pc, #200]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	2238      	movs	r2, #56	; 0x38
 8001f00:	4013      	ands	r3, r2
 8001f02:	2b18      	cmp	r3, #24
 8001f04:	d10a      	bne.n	8001f1c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001f06:	4b2f      	ldr	r3, [pc, #188]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001f08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f0a:	2202      	movs	r2, #2
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	d03c      	beq.n	8001f8a <HAL_RCC_OscConfig+0x2f2>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	699b      	ldr	r3, [r3, #24]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d138      	bne.n	8001f8a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e1ba      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d019      	beq.n	8001f58 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001f24:	4b27      	ldr	r3, [pc, #156]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001f26:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f28:	4b26      	ldr	r3, [pc, #152]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	430a      	orrs	r2, r1
 8001f2e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f30:	f7fe fdd8 	bl	8000ae4 <HAL_GetTick>
 8001f34:	0003      	movs	r3, r0
 8001f36:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f38:	e008      	b.n	8001f4c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f3a:	f7fe fdd3 	bl	8000ae4 <HAL_GetTick>
 8001f3e:	0002      	movs	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d901      	bls.n	8001f4c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e1a2      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f4c:	4b1d      	ldr	r3, [pc, #116]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001f4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f50:	2202      	movs	r2, #2
 8001f52:	4013      	ands	r3, r2
 8001f54:	d0f1      	beq.n	8001f3a <HAL_RCC_OscConfig+0x2a2>
 8001f56:	e018      	b.n	8001f8a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001f58:	4b1a      	ldr	r3, [pc, #104]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001f5a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f5c:	4b19      	ldr	r3, [pc, #100]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001f5e:	2101      	movs	r1, #1
 8001f60:	438a      	bics	r2, r1
 8001f62:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f64:	f7fe fdbe 	bl	8000ae4 <HAL_GetTick>
 8001f68:	0003      	movs	r3, r0
 8001f6a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f6c:	e008      	b.n	8001f80 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f6e:	f7fe fdb9 	bl	8000ae4 <HAL_GetTick>
 8001f72:	0002      	movs	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e188      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f80:	4b10      	ldr	r3, [pc, #64]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001f82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f84:	2202      	movs	r2, #2
 8001f86:	4013      	ands	r3, r2
 8001f88:	d1f1      	bne.n	8001f6e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2204      	movs	r2, #4
 8001f90:	4013      	ands	r3, r2
 8001f92:	d100      	bne.n	8001f96 <HAL_RCC_OscConfig+0x2fe>
 8001f94:	e0c6      	b.n	8002124 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f96:	231f      	movs	r3, #31
 8001f98:	18fb      	adds	r3, r7, r3
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001f9e:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	2238      	movs	r2, #56	; 0x38
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	2b20      	cmp	r3, #32
 8001fa8:	d11e      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001faa:	4b06      	ldr	r3, [pc, #24]	; (8001fc4 <HAL_RCC_OscConfig+0x32c>)
 8001fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fae:	2202      	movs	r2, #2
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	d100      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x31e>
 8001fb4:	e0b6      	b.n	8002124 <HAL_RCC_OscConfig+0x48c>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d000      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x328>
 8001fbe:	e0b1      	b.n	8002124 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e166      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	fffeffff 	.word	0xfffeffff
 8001fcc:	fffbffff 	.word	0xfffbffff
 8001fd0:	ffff80ff 	.word	0xffff80ff
 8001fd4:	ffffc7ff 	.word	0xffffc7ff
 8001fd8:	00f42400 	.word	0x00f42400
 8001fdc:	20000000 	.word	0x20000000
 8001fe0:	20000004 	.word	0x20000004
 8001fe4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001fe8:	4bac      	ldr	r3, [pc, #688]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8001fea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001fec:	2380      	movs	r3, #128	; 0x80
 8001fee:	055b      	lsls	r3, r3, #21
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	d101      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x360>
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e000      	b.n	8001ffa <HAL_RCC_OscConfig+0x362>
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d011      	beq.n	8002022 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001ffe:	4ba7      	ldr	r3, [pc, #668]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8002000:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002002:	4ba6      	ldr	r3, [pc, #664]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8002004:	2180      	movs	r1, #128	; 0x80
 8002006:	0549      	lsls	r1, r1, #21
 8002008:	430a      	orrs	r2, r1
 800200a:	63da      	str	r2, [r3, #60]	; 0x3c
 800200c:	4ba3      	ldr	r3, [pc, #652]	; (800229c <HAL_RCC_OscConfig+0x604>)
 800200e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002010:	2380      	movs	r3, #128	; 0x80
 8002012:	055b      	lsls	r3, r3, #21
 8002014:	4013      	ands	r3, r2
 8002016:	60fb      	str	r3, [r7, #12]
 8002018:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800201a:	231f      	movs	r3, #31
 800201c:	18fb      	adds	r3, r7, r3
 800201e:	2201      	movs	r2, #1
 8002020:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002022:	4b9f      	ldr	r3, [pc, #636]	; (80022a0 <HAL_RCC_OscConfig+0x608>)
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	2380      	movs	r3, #128	; 0x80
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	4013      	ands	r3, r2
 800202c:	d11a      	bne.n	8002064 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800202e:	4b9c      	ldr	r3, [pc, #624]	; (80022a0 <HAL_RCC_OscConfig+0x608>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	4b9b      	ldr	r3, [pc, #620]	; (80022a0 <HAL_RCC_OscConfig+0x608>)
 8002034:	2180      	movs	r1, #128	; 0x80
 8002036:	0049      	lsls	r1, r1, #1
 8002038:	430a      	orrs	r2, r1
 800203a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800203c:	f7fe fd52 	bl	8000ae4 <HAL_GetTick>
 8002040:	0003      	movs	r3, r0
 8002042:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002046:	f7fe fd4d 	bl	8000ae4 <HAL_GetTick>
 800204a:	0002      	movs	r2, r0
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e11c      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002058:	4b91      	ldr	r3, [pc, #580]	; (80022a0 <HAL_RCC_OscConfig+0x608>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	2380      	movs	r3, #128	; 0x80
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	4013      	ands	r3, r2
 8002062:	d0f0      	beq.n	8002046 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d106      	bne.n	800207a <HAL_RCC_OscConfig+0x3e2>
 800206c:	4b8b      	ldr	r3, [pc, #556]	; (800229c <HAL_RCC_OscConfig+0x604>)
 800206e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002070:	4b8a      	ldr	r3, [pc, #552]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8002072:	2101      	movs	r1, #1
 8002074:	430a      	orrs	r2, r1
 8002076:	65da      	str	r2, [r3, #92]	; 0x5c
 8002078:	e01c      	b.n	80020b4 <HAL_RCC_OscConfig+0x41c>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	2b05      	cmp	r3, #5
 8002080:	d10c      	bne.n	800209c <HAL_RCC_OscConfig+0x404>
 8002082:	4b86      	ldr	r3, [pc, #536]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8002084:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002086:	4b85      	ldr	r3, [pc, #532]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8002088:	2104      	movs	r1, #4
 800208a:	430a      	orrs	r2, r1
 800208c:	65da      	str	r2, [r3, #92]	; 0x5c
 800208e:	4b83      	ldr	r3, [pc, #524]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8002090:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002092:	4b82      	ldr	r3, [pc, #520]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8002094:	2101      	movs	r1, #1
 8002096:	430a      	orrs	r2, r1
 8002098:	65da      	str	r2, [r3, #92]	; 0x5c
 800209a:	e00b      	b.n	80020b4 <HAL_RCC_OscConfig+0x41c>
 800209c:	4b7f      	ldr	r3, [pc, #508]	; (800229c <HAL_RCC_OscConfig+0x604>)
 800209e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80020a0:	4b7e      	ldr	r3, [pc, #504]	; (800229c <HAL_RCC_OscConfig+0x604>)
 80020a2:	2101      	movs	r1, #1
 80020a4:	438a      	bics	r2, r1
 80020a6:	65da      	str	r2, [r3, #92]	; 0x5c
 80020a8:	4b7c      	ldr	r3, [pc, #496]	; (800229c <HAL_RCC_OscConfig+0x604>)
 80020aa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80020ac:	4b7b      	ldr	r3, [pc, #492]	; (800229c <HAL_RCC_OscConfig+0x604>)
 80020ae:	2104      	movs	r1, #4
 80020b0:	438a      	bics	r2, r1
 80020b2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d014      	beq.n	80020e6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020bc:	f7fe fd12 	bl	8000ae4 <HAL_GetTick>
 80020c0:	0003      	movs	r3, r0
 80020c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020c4:	e009      	b.n	80020da <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020c6:	f7fe fd0d 	bl	8000ae4 <HAL_GetTick>
 80020ca:	0002      	movs	r2, r0
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	4a74      	ldr	r2, [pc, #464]	; (80022a4 <HAL_RCC_OscConfig+0x60c>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e0db      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020da:	4b70      	ldr	r3, [pc, #448]	; (800229c <HAL_RCC_OscConfig+0x604>)
 80020dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020de:	2202      	movs	r2, #2
 80020e0:	4013      	ands	r3, r2
 80020e2:	d0f0      	beq.n	80020c6 <HAL_RCC_OscConfig+0x42e>
 80020e4:	e013      	b.n	800210e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e6:	f7fe fcfd 	bl	8000ae4 <HAL_GetTick>
 80020ea:	0003      	movs	r3, r0
 80020ec:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020ee:	e009      	b.n	8002104 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020f0:	f7fe fcf8 	bl	8000ae4 <HAL_GetTick>
 80020f4:	0002      	movs	r2, r0
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	4a6a      	ldr	r2, [pc, #424]	; (80022a4 <HAL_RCC_OscConfig+0x60c>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d901      	bls.n	8002104 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e0c6      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002104:	4b65      	ldr	r3, [pc, #404]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8002106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002108:	2202      	movs	r2, #2
 800210a:	4013      	ands	r3, r2
 800210c:	d1f0      	bne.n	80020f0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800210e:	231f      	movs	r3, #31
 8002110:	18fb      	adds	r3, r7, r3
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d105      	bne.n	8002124 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002118:	4b60      	ldr	r3, [pc, #384]	; (800229c <HAL_RCC_OscConfig+0x604>)
 800211a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800211c:	4b5f      	ldr	r3, [pc, #380]	; (800229c <HAL_RCC_OscConfig+0x604>)
 800211e:	4962      	ldr	r1, [pc, #392]	; (80022a8 <HAL_RCC_OscConfig+0x610>)
 8002120:	400a      	ands	r2, r1
 8002122:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	69db      	ldr	r3, [r3, #28]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d100      	bne.n	800212e <HAL_RCC_OscConfig+0x496>
 800212c:	e0b0      	b.n	8002290 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800212e:	4b5b      	ldr	r3, [pc, #364]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	2238      	movs	r2, #56	; 0x38
 8002134:	4013      	ands	r3, r2
 8002136:	2b10      	cmp	r3, #16
 8002138:	d100      	bne.n	800213c <HAL_RCC_OscConfig+0x4a4>
 800213a:	e078      	b.n	800222e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	69db      	ldr	r3, [r3, #28]
 8002140:	2b02      	cmp	r3, #2
 8002142:	d153      	bne.n	80021ec <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002144:	4b55      	ldr	r3, [pc, #340]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	4b54      	ldr	r3, [pc, #336]	; (800229c <HAL_RCC_OscConfig+0x604>)
 800214a:	4958      	ldr	r1, [pc, #352]	; (80022ac <HAL_RCC_OscConfig+0x614>)
 800214c:	400a      	ands	r2, r1
 800214e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002150:	f7fe fcc8 	bl	8000ae4 <HAL_GetTick>
 8002154:	0003      	movs	r3, r0
 8002156:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002158:	e008      	b.n	800216c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800215a:	f7fe fcc3 	bl	8000ae4 <HAL_GetTick>
 800215e:	0002      	movs	r2, r0
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	2b02      	cmp	r3, #2
 8002166:	d901      	bls.n	800216c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002168:	2303      	movs	r3, #3
 800216a:	e092      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800216c:	4b4b      	ldr	r3, [pc, #300]	; (800229c <HAL_RCC_OscConfig+0x604>)
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	2380      	movs	r3, #128	; 0x80
 8002172:	049b      	lsls	r3, r3, #18
 8002174:	4013      	ands	r3, r2
 8002176:	d1f0      	bne.n	800215a <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002178:	4b48      	ldr	r3, [pc, #288]	; (800229c <HAL_RCC_OscConfig+0x604>)
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	4a4c      	ldr	r2, [pc, #304]	; (80022b0 <HAL_RCC_OscConfig+0x618>)
 800217e:	4013      	ands	r3, r2
 8002180:	0019      	movs	r1, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6a1a      	ldr	r2, [r3, #32]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218a:	431a      	orrs	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002190:	021b      	lsls	r3, r3, #8
 8002192:	431a      	orrs	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002198:	431a      	orrs	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219e:	431a      	orrs	r2, r3
 80021a0:	4b3e      	ldr	r3, [pc, #248]	; (800229c <HAL_RCC_OscConfig+0x604>)
 80021a2:	430a      	orrs	r2, r1
 80021a4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021a6:	4b3d      	ldr	r3, [pc, #244]	; (800229c <HAL_RCC_OscConfig+0x604>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	4b3c      	ldr	r3, [pc, #240]	; (800229c <HAL_RCC_OscConfig+0x604>)
 80021ac:	2180      	movs	r1, #128	; 0x80
 80021ae:	0449      	lsls	r1, r1, #17
 80021b0:	430a      	orrs	r2, r1
 80021b2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80021b4:	4b39      	ldr	r3, [pc, #228]	; (800229c <HAL_RCC_OscConfig+0x604>)
 80021b6:	68da      	ldr	r2, [r3, #12]
 80021b8:	4b38      	ldr	r3, [pc, #224]	; (800229c <HAL_RCC_OscConfig+0x604>)
 80021ba:	2180      	movs	r1, #128	; 0x80
 80021bc:	0549      	lsls	r1, r1, #21
 80021be:	430a      	orrs	r2, r1
 80021c0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c2:	f7fe fc8f 	bl	8000ae4 <HAL_GetTick>
 80021c6:	0003      	movs	r3, r0
 80021c8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021cc:	f7fe fc8a 	bl	8000ae4 <HAL_GetTick>
 80021d0:	0002      	movs	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e059      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021de:	4b2f      	ldr	r3, [pc, #188]	; (800229c <HAL_RCC_OscConfig+0x604>)
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	2380      	movs	r3, #128	; 0x80
 80021e4:	049b      	lsls	r3, r3, #18
 80021e6:	4013      	ands	r3, r2
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0x534>
 80021ea:	e051      	b.n	8002290 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ec:	4b2b      	ldr	r3, [pc, #172]	; (800229c <HAL_RCC_OscConfig+0x604>)
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	4b2a      	ldr	r3, [pc, #168]	; (800229c <HAL_RCC_OscConfig+0x604>)
 80021f2:	492e      	ldr	r1, [pc, #184]	; (80022ac <HAL_RCC_OscConfig+0x614>)
 80021f4:	400a      	ands	r2, r1
 80021f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f8:	f7fe fc74 	bl	8000ae4 <HAL_GetTick>
 80021fc:	0003      	movs	r3, r0
 80021fe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002200:	e008      	b.n	8002214 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002202:	f7fe fc6f 	bl	8000ae4 <HAL_GetTick>
 8002206:	0002      	movs	r2, r0
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	2b02      	cmp	r3, #2
 800220e:	d901      	bls.n	8002214 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002210:	2303      	movs	r3, #3
 8002212:	e03e      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002214:	4b21      	ldr	r3, [pc, #132]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	2380      	movs	r3, #128	; 0x80
 800221a:	049b      	lsls	r3, r3, #18
 800221c:	4013      	ands	r3, r2
 800221e:	d1f0      	bne.n	8002202 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002220:	4b1e      	ldr	r3, [pc, #120]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8002222:	68da      	ldr	r2, [r3, #12]
 8002224:	4b1d      	ldr	r3, [pc, #116]	; (800229c <HAL_RCC_OscConfig+0x604>)
 8002226:	4923      	ldr	r1, [pc, #140]	; (80022b4 <HAL_RCC_OscConfig+0x61c>)
 8002228:	400a      	ands	r2, r1
 800222a:	60da      	str	r2, [r3, #12]
 800222c:	e030      	b.n	8002290 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	69db      	ldr	r3, [r3, #28]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d101      	bne.n	800223a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e02b      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800223a:	4b18      	ldr	r3, [pc, #96]	; (800229c <HAL_RCC_OscConfig+0x604>)
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	2203      	movs	r2, #3
 8002244:	401a      	ands	r2, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	429a      	cmp	r2, r3
 800224c:	d11e      	bne.n	800228c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	2270      	movs	r2, #112	; 0x70
 8002252:	401a      	ands	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002258:	429a      	cmp	r2, r3
 800225a:	d117      	bne.n	800228c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800225c:	697a      	ldr	r2, [r7, #20]
 800225e:	23fe      	movs	r3, #254	; 0xfe
 8002260:	01db      	lsls	r3, r3, #7
 8002262:	401a      	ands	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002268:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800226a:	429a      	cmp	r2, r3
 800226c:	d10e      	bne.n	800228c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800226e:	697a      	ldr	r2, [r7, #20]
 8002270:	23f8      	movs	r3, #248	; 0xf8
 8002272:	039b      	lsls	r3, r3, #14
 8002274:	401a      	ands	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800227a:	429a      	cmp	r2, r3
 800227c:	d106      	bne.n	800228c <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	0f5b      	lsrs	r3, r3, #29
 8002282:	075a      	lsls	r2, r3, #29
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002288:	429a      	cmp	r2, r3
 800228a:	d001      	beq.n	8002290 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e000      	b.n	8002292 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002290:	2300      	movs	r3, #0
}
 8002292:	0018      	movs	r0, r3
 8002294:	46bd      	mov	sp, r7
 8002296:	b008      	add	sp, #32
 8002298:	bd80      	pop	{r7, pc}
 800229a:	46c0      	nop			; (mov r8, r8)
 800229c:	40021000 	.word	0x40021000
 80022a0:	40007000 	.word	0x40007000
 80022a4:	00001388 	.word	0x00001388
 80022a8:	efffffff 	.word	0xefffffff
 80022ac:	feffffff 	.word	0xfeffffff
 80022b0:	1fc1808c 	.word	0x1fc1808c
 80022b4:	effefffc 	.word	0xeffefffc

080022b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d101      	bne.n	80022cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e0e9      	b.n	80024a0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022cc:	4b76      	ldr	r3, [pc, #472]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2207      	movs	r2, #7
 80022d2:	4013      	ands	r3, r2
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d91e      	bls.n	8002318 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022da:	4b73      	ldr	r3, [pc, #460]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2207      	movs	r2, #7
 80022e0:	4393      	bics	r3, r2
 80022e2:	0019      	movs	r1, r3
 80022e4:	4b70      	ldr	r3, [pc, #448]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 80022e6:	683a      	ldr	r2, [r7, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80022ec:	f7fe fbfa 	bl	8000ae4 <HAL_GetTick>
 80022f0:	0003      	movs	r3, r0
 80022f2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80022f4:	e009      	b.n	800230a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022f6:	f7fe fbf5 	bl	8000ae4 <HAL_GetTick>
 80022fa:	0002      	movs	r2, r0
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	4a6a      	ldr	r2, [pc, #424]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d901      	bls.n	800230a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e0ca      	b.n	80024a0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800230a:	4b67      	ldr	r3, [pc, #412]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2207      	movs	r2, #7
 8002310:	4013      	ands	r3, r2
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	429a      	cmp	r2, r3
 8002316:	d1ee      	bne.n	80022f6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2202      	movs	r2, #2
 800231e:	4013      	ands	r3, r2
 8002320:	d015      	beq.n	800234e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2204      	movs	r2, #4
 8002328:	4013      	ands	r3, r2
 800232a:	d006      	beq.n	800233a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800232c:	4b60      	ldr	r3, [pc, #384]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	4b5f      	ldr	r3, [pc, #380]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 8002332:	21e0      	movs	r1, #224	; 0xe0
 8002334:	01c9      	lsls	r1, r1, #7
 8002336:	430a      	orrs	r2, r1
 8002338:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800233a:	4b5d      	ldr	r3, [pc, #372]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	4a5d      	ldr	r2, [pc, #372]	; (80024b4 <HAL_RCC_ClockConfig+0x1fc>)
 8002340:	4013      	ands	r3, r2
 8002342:	0019      	movs	r1, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	4b59      	ldr	r3, [pc, #356]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 800234a:	430a      	orrs	r2, r1
 800234c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2201      	movs	r2, #1
 8002354:	4013      	ands	r3, r2
 8002356:	d057      	beq.n	8002408 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b01      	cmp	r3, #1
 800235e:	d107      	bne.n	8002370 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002360:	4b53      	ldr	r3, [pc, #332]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	2380      	movs	r3, #128	; 0x80
 8002366:	029b      	lsls	r3, r3, #10
 8002368:	4013      	ands	r3, r2
 800236a:	d12b      	bne.n	80023c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e097      	b.n	80024a0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2b02      	cmp	r3, #2
 8002376:	d107      	bne.n	8002388 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002378:	4b4d      	ldr	r3, [pc, #308]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	2380      	movs	r3, #128	; 0x80
 800237e:	049b      	lsls	r3, r3, #18
 8002380:	4013      	ands	r3, r2
 8002382:	d11f      	bne.n	80023c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e08b      	b.n	80024a0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d107      	bne.n	80023a0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002390:	4b47      	ldr	r3, [pc, #284]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	2380      	movs	r3, #128	; 0x80
 8002396:	00db      	lsls	r3, r3, #3
 8002398:	4013      	ands	r3, r2
 800239a:	d113      	bne.n	80023c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e07f      	b.n	80024a0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	2b03      	cmp	r3, #3
 80023a6:	d106      	bne.n	80023b6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023a8:	4b41      	ldr	r3, [pc, #260]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 80023aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023ac:	2202      	movs	r2, #2
 80023ae:	4013      	ands	r3, r2
 80023b0:	d108      	bne.n	80023c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e074      	b.n	80024a0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023b6:	4b3e      	ldr	r3, [pc, #248]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 80023b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ba:	2202      	movs	r2, #2
 80023bc:	4013      	ands	r3, r2
 80023be:	d101      	bne.n	80023c4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e06d      	b.n	80024a0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80023c4:	4b3a      	ldr	r3, [pc, #232]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	2207      	movs	r2, #7
 80023ca:	4393      	bics	r3, r2
 80023cc:	0019      	movs	r1, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	4b37      	ldr	r3, [pc, #220]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 80023d4:	430a      	orrs	r2, r1
 80023d6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023d8:	f7fe fb84 	bl	8000ae4 <HAL_GetTick>
 80023dc:	0003      	movs	r3, r0
 80023de:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023e0:	e009      	b.n	80023f6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023e2:	f7fe fb7f 	bl	8000ae4 <HAL_GetTick>
 80023e6:	0002      	movs	r2, r0
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	4a2f      	ldr	r2, [pc, #188]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e054      	b.n	80024a0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023f6:	4b2e      	ldr	r3, [pc, #184]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	2238      	movs	r2, #56	; 0x38
 80023fc:	401a      	ands	r2, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	00db      	lsls	r3, r3, #3
 8002404:	429a      	cmp	r2, r3
 8002406:	d1ec      	bne.n	80023e2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002408:	4b27      	ldr	r3, [pc, #156]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2207      	movs	r2, #7
 800240e:	4013      	ands	r3, r2
 8002410:	683a      	ldr	r2, [r7, #0]
 8002412:	429a      	cmp	r2, r3
 8002414:	d21e      	bcs.n	8002454 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002416:	4b24      	ldr	r3, [pc, #144]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2207      	movs	r2, #7
 800241c:	4393      	bics	r3, r2
 800241e:	0019      	movs	r1, r3
 8002420:	4b21      	ldr	r3, [pc, #132]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002422:	683a      	ldr	r2, [r7, #0]
 8002424:	430a      	orrs	r2, r1
 8002426:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002428:	f7fe fb5c 	bl	8000ae4 <HAL_GetTick>
 800242c:	0003      	movs	r3, r0
 800242e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002430:	e009      	b.n	8002446 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002432:	f7fe fb57 	bl	8000ae4 <HAL_GetTick>
 8002436:	0002      	movs	r2, r0
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	4a1b      	ldr	r2, [pc, #108]	; (80024ac <HAL_RCC_ClockConfig+0x1f4>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e02c      	b.n	80024a0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002446:	4b18      	ldr	r3, [pc, #96]	; (80024a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2207      	movs	r2, #7
 800244c:	4013      	ands	r3, r2
 800244e:	683a      	ldr	r2, [r7, #0]
 8002450:	429a      	cmp	r2, r3
 8002452:	d1ee      	bne.n	8002432 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2204      	movs	r2, #4
 800245a:	4013      	ands	r3, r2
 800245c:	d009      	beq.n	8002472 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800245e:	4b14      	ldr	r3, [pc, #80]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	4a15      	ldr	r2, [pc, #84]	; (80024b8 <HAL_RCC_ClockConfig+0x200>)
 8002464:	4013      	ands	r3, r2
 8002466:	0019      	movs	r1, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	68da      	ldr	r2, [r3, #12]
 800246c:	4b10      	ldr	r3, [pc, #64]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 800246e:	430a      	orrs	r2, r1
 8002470:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002472:	f000 f829 	bl	80024c8 <HAL_RCC_GetSysClockFreq>
 8002476:	0001      	movs	r1, r0
 8002478:	4b0d      	ldr	r3, [pc, #52]	; (80024b0 <HAL_RCC_ClockConfig+0x1f8>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	0a1b      	lsrs	r3, r3, #8
 800247e:	220f      	movs	r2, #15
 8002480:	401a      	ands	r2, r3
 8002482:	4b0e      	ldr	r3, [pc, #56]	; (80024bc <HAL_RCC_ClockConfig+0x204>)
 8002484:	0092      	lsls	r2, r2, #2
 8002486:	58d3      	ldr	r3, [r2, r3]
 8002488:	221f      	movs	r2, #31
 800248a:	4013      	ands	r3, r2
 800248c:	000a      	movs	r2, r1
 800248e:	40da      	lsrs	r2, r3
 8002490:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <HAL_RCC_ClockConfig+0x208>)
 8002492:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002494:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <HAL_RCC_ClockConfig+0x20c>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	0018      	movs	r0, r3
 800249a:	f7fe fac7 	bl	8000a2c <HAL_InitTick>
 800249e:	0003      	movs	r3, r0
}
 80024a0:	0018      	movs	r0, r3
 80024a2:	46bd      	mov	sp, r7
 80024a4:	b004      	add	sp, #16
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40022000 	.word	0x40022000
 80024ac:	00001388 	.word	0x00001388
 80024b0:	40021000 	.word	0x40021000
 80024b4:	fffff0ff 	.word	0xfffff0ff
 80024b8:	ffff8fff 	.word	0xffff8fff
 80024bc:	08003cc0 	.word	0x08003cc0
 80024c0:	20000000 	.word	0x20000000
 80024c4:	20000004 	.word	0x20000004

080024c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024ce:	4b3c      	ldr	r3, [pc, #240]	; (80025c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	2238      	movs	r2, #56	; 0x38
 80024d4:	4013      	ands	r3, r2
 80024d6:	d10f      	bne.n	80024f8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80024d8:	4b39      	ldr	r3, [pc, #228]	; (80025c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	0adb      	lsrs	r3, r3, #11
 80024de:	2207      	movs	r2, #7
 80024e0:	4013      	ands	r3, r2
 80024e2:	2201      	movs	r2, #1
 80024e4:	409a      	lsls	r2, r3
 80024e6:	0013      	movs	r3, r2
 80024e8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80024ea:	6839      	ldr	r1, [r7, #0]
 80024ec:	4835      	ldr	r0, [pc, #212]	; (80025c4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80024ee:	f7fd fe19 	bl	8000124 <__udivsi3>
 80024f2:	0003      	movs	r3, r0
 80024f4:	613b      	str	r3, [r7, #16]
 80024f6:	e05d      	b.n	80025b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024f8:	4b31      	ldr	r3, [pc, #196]	; (80025c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	2238      	movs	r2, #56	; 0x38
 80024fe:	4013      	ands	r3, r2
 8002500:	2b08      	cmp	r3, #8
 8002502:	d102      	bne.n	800250a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002504:	4b30      	ldr	r3, [pc, #192]	; (80025c8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002506:	613b      	str	r3, [r7, #16]
 8002508:	e054      	b.n	80025b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800250a:	4b2d      	ldr	r3, [pc, #180]	; (80025c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	2238      	movs	r2, #56	; 0x38
 8002510:	4013      	ands	r3, r2
 8002512:	2b10      	cmp	r3, #16
 8002514:	d138      	bne.n	8002588 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002516:	4b2a      	ldr	r3, [pc, #168]	; (80025c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	2203      	movs	r2, #3
 800251c:	4013      	ands	r3, r2
 800251e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002520:	4b27      	ldr	r3, [pc, #156]	; (80025c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	091b      	lsrs	r3, r3, #4
 8002526:	2207      	movs	r2, #7
 8002528:	4013      	ands	r3, r2
 800252a:	3301      	adds	r3, #1
 800252c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2b03      	cmp	r3, #3
 8002532:	d10d      	bne.n	8002550 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002534:	68b9      	ldr	r1, [r7, #8]
 8002536:	4824      	ldr	r0, [pc, #144]	; (80025c8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002538:	f7fd fdf4 	bl	8000124 <__udivsi3>
 800253c:	0003      	movs	r3, r0
 800253e:	0019      	movs	r1, r3
 8002540:	4b1f      	ldr	r3, [pc, #124]	; (80025c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	0a1b      	lsrs	r3, r3, #8
 8002546:	227f      	movs	r2, #127	; 0x7f
 8002548:	4013      	ands	r3, r2
 800254a:	434b      	muls	r3, r1
 800254c:	617b      	str	r3, [r7, #20]
        break;
 800254e:	e00d      	b.n	800256c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002550:	68b9      	ldr	r1, [r7, #8]
 8002552:	481c      	ldr	r0, [pc, #112]	; (80025c4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002554:	f7fd fde6 	bl	8000124 <__udivsi3>
 8002558:	0003      	movs	r3, r0
 800255a:	0019      	movs	r1, r3
 800255c:	4b18      	ldr	r3, [pc, #96]	; (80025c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	0a1b      	lsrs	r3, r3, #8
 8002562:	227f      	movs	r2, #127	; 0x7f
 8002564:	4013      	ands	r3, r2
 8002566:	434b      	muls	r3, r1
 8002568:	617b      	str	r3, [r7, #20]
        break;
 800256a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800256c:	4b14      	ldr	r3, [pc, #80]	; (80025c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	0f5b      	lsrs	r3, r3, #29
 8002572:	2207      	movs	r2, #7
 8002574:	4013      	ands	r3, r2
 8002576:	3301      	adds	r3, #1
 8002578:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800257a:	6879      	ldr	r1, [r7, #4]
 800257c:	6978      	ldr	r0, [r7, #20]
 800257e:	f7fd fdd1 	bl	8000124 <__udivsi3>
 8002582:	0003      	movs	r3, r0
 8002584:	613b      	str	r3, [r7, #16]
 8002586:	e015      	b.n	80025b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002588:	4b0d      	ldr	r3, [pc, #52]	; (80025c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	2238      	movs	r2, #56	; 0x38
 800258e:	4013      	ands	r3, r2
 8002590:	2b20      	cmp	r3, #32
 8002592:	d103      	bne.n	800259c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002594:	2380      	movs	r3, #128	; 0x80
 8002596:	021b      	lsls	r3, r3, #8
 8002598:	613b      	str	r3, [r7, #16]
 800259a:	e00b      	b.n	80025b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800259c:	4b08      	ldr	r3, [pc, #32]	; (80025c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	2238      	movs	r2, #56	; 0x38
 80025a2:	4013      	ands	r3, r2
 80025a4:	2b18      	cmp	r3, #24
 80025a6:	d103      	bne.n	80025b0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80025a8:	23fa      	movs	r3, #250	; 0xfa
 80025aa:	01db      	lsls	r3, r3, #7
 80025ac:	613b      	str	r3, [r7, #16]
 80025ae:	e001      	b.n	80025b4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80025b0:	2300      	movs	r3, #0
 80025b2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80025b4:	693b      	ldr	r3, [r7, #16]
}
 80025b6:	0018      	movs	r0, r3
 80025b8:	46bd      	mov	sp, r7
 80025ba:	b006      	add	sp, #24
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	46c0      	nop			; (mov r8, r8)
 80025c0:	40021000 	.word	0x40021000
 80025c4:	00f42400 	.word	0x00f42400
 80025c8:	007a1200 	.word	0x007a1200

080025cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025d0:	4b02      	ldr	r3, [pc, #8]	; (80025dc <HAL_RCC_GetHCLKFreq+0x10>)
 80025d2:	681b      	ldr	r3, [r3, #0]
}
 80025d4:	0018      	movs	r0, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	46c0      	nop			; (mov r8, r8)
 80025dc:	20000000 	.word	0x20000000

080025e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025e0:	b5b0      	push	{r4, r5, r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80025e4:	f7ff fff2 	bl	80025cc <HAL_RCC_GetHCLKFreq>
 80025e8:	0004      	movs	r4, r0
 80025ea:	f7ff fb49 	bl	8001c80 <LL_RCC_GetAPB1Prescaler>
 80025ee:	0003      	movs	r3, r0
 80025f0:	0b1a      	lsrs	r2, r3, #12
 80025f2:	4b05      	ldr	r3, [pc, #20]	; (8002608 <HAL_RCC_GetPCLK1Freq+0x28>)
 80025f4:	0092      	lsls	r2, r2, #2
 80025f6:	58d3      	ldr	r3, [r2, r3]
 80025f8:	221f      	movs	r2, #31
 80025fa:	4013      	ands	r3, r2
 80025fc:	40dc      	lsrs	r4, r3
 80025fe:	0023      	movs	r3, r4
}
 8002600:	0018      	movs	r0, r3
 8002602:	46bd      	mov	sp, r7
 8002604:	bdb0      	pop	{r4, r5, r7, pc}
 8002606:	46c0      	nop			; (mov r8, r8)
 8002608:	08003d00 	.word	0x08003d00

0800260c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b086      	sub	sp, #24
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002614:	2313      	movs	r3, #19
 8002616:	18fb      	adds	r3, r7, r3
 8002618:	2200      	movs	r2, #0
 800261a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800261c:	2312      	movs	r3, #18
 800261e:	18fb      	adds	r3, r7, r3
 8002620:	2200      	movs	r2, #0
 8002622:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	2380      	movs	r3, #128	; 0x80
 800262a:	029b      	lsls	r3, r3, #10
 800262c:	4013      	ands	r3, r2
 800262e:	d100      	bne.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002630:	e0a3      	b.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002632:	2011      	movs	r0, #17
 8002634:	183b      	adds	r3, r7, r0
 8002636:	2200      	movs	r2, #0
 8002638:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800263a:	4b86      	ldr	r3, [pc, #536]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800263c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800263e:	2380      	movs	r3, #128	; 0x80
 8002640:	055b      	lsls	r3, r3, #21
 8002642:	4013      	ands	r3, r2
 8002644:	d110      	bne.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002646:	4b83      	ldr	r3, [pc, #524]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002648:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800264a:	4b82      	ldr	r3, [pc, #520]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800264c:	2180      	movs	r1, #128	; 0x80
 800264e:	0549      	lsls	r1, r1, #21
 8002650:	430a      	orrs	r2, r1
 8002652:	63da      	str	r2, [r3, #60]	; 0x3c
 8002654:	4b7f      	ldr	r3, [pc, #508]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002656:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002658:	2380      	movs	r3, #128	; 0x80
 800265a:	055b      	lsls	r3, r3, #21
 800265c:	4013      	ands	r3, r2
 800265e:	60bb      	str	r3, [r7, #8]
 8002660:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002662:	183b      	adds	r3, r7, r0
 8002664:	2201      	movs	r2, #1
 8002666:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002668:	4b7b      	ldr	r3, [pc, #492]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	4b7a      	ldr	r3, [pc, #488]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800266e:	2180      	movs	r1, #128	; 0x80
 8002670:	0049      	lsls	r1, r1, #1
 8002672:	430a      	orrs	r2, r1
 8002674:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002676:	f7fe fa35 	bl	8000ae4 <HAL_GetTick>
 800267a:	0003      	movs	r3, r0
 800267c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800267e:	e00b      	b.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002680:	f7fe fa30 	bl	8000ae4 <HAL_GetTick>
 8002684:	0002      	movs	r2, r0
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d904      	bls.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800268e:	2313      	movs	r3, #19
 8002690:	18fb      	adds	r3, r7, r3
 8002692:	2203      	movs	r2, #3
 8002694:	701a      	strb	r2, [r3, #0]
        break;
 8002696:	e005      	b.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002698:	4b6f      	ldr	r3, [pc, #444]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	2380      	movs	r3, #128	; 0x80
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	4013      	ands	r3, r2
 80026a2:	d0ed      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80026a4:	2313      	movs	r3, #19
 80026a6:	18fb      	adds	r3, r7, r3
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d154      	bne.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80026ae:	4b69      	ldr	r3, [pc, #420]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026b0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80026b2:	23c0      	movs	r3, #192	; 0xc0
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	4013      	ands	r3, r2
 80026b8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d019      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	699b      	ldr	r3, [r3, #24]
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d014      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80026ca:	4b62      	ldr	r3, [pc, #392]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ce:	4a63      	ldr	r2, [pc, #396]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80026d0:	4013      	ands	r3, r2
 80026d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80026d4:	4b5f      	ldr	r3, [pc, #380]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026d6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80026d8:	4b5e      	ldr	r3, [pc, #376]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026da:	2180      	movs	r1, #128	; 0x80
 80026dc:	0249      	lsls	r1, r1, #9
 80026de:	430a      	orrs	r2, r1
 80026e0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80026e2:	4b5c      	ldr	r3, [pc, #368]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026e4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80026e6:	4b5b      	ldr	r3, [pc, #364]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026e8:	495d      	ldr	r1, [pc, #372]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80026ea:	400a      	ands	r2, r1
 80026ec:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80026ee:	4b59      	ldr	r3, [pc, #356]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026f0:	697a      	ldr	r2, [r7, #20]
 80026f2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	2201      	movs	r2, #1
 80026f8:	4013      	ands	r3, r2
 80026fa:	d016      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026fc:	f7fe f9f2 	bl	8000ae4 <HAL_GetTick>
 8002700:	0003      	movs	r3, r0
 8002702:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002704:	e00c      	b.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002706:	f7fe f9ed 	bl	8000ae4 <HAL_GetTick>
 800270a:	0002      	movs	r2, r0
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	4a54      	ldr	r2, [pc, #336]	; (8002864 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d904      	bls.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002716:	2313      	movs	r3, #19
 8002718:	18fb      	adds	r3, r7, r3
 800271a:	2203      	movs	r2, #3
 800271c:	701a      	strb	r2, [r3, #0]
            break;
 800271e:	e004      	b.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002720:	4b4c      	ldr	r3, [pc, #304]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002722:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002724:	2202      	movs	r2, #2
 8002726:	4013      	ands	r3, r2
 8002728:	d0ed      	beq.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800272a:	2313      	movs	r3, #19
 800272c:	18fb      	adds	r3, r7, r3
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d10a      	bne.n	800274a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002734:	4b47      	ldr	r3, [pc, #284]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002736:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002738:	4a48      	ldr	r2, [pc, #288]	; (800285c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800273a:	4013      	ands	r3, r2
 800273c:	0019      	movs	r1, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	699a      	ldr	r2, [r3, #24]
 8002742:	4b44      	ldr	r3, [pc, #272]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002744:	430a      	orrs	r2, r1
 8002746:	65da      	str	r2, [r3, #92]	; 0x5c
 8002748:	e00c      	b.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800274a:	2312      	movs	r3, #18
 800274c:	18fb      	adds	r3, r7, r3
 800274e:	2213      	movs	r2, #19
 8002750:	18ba      	adds	r2, r7, r2
 8002752:	7812      	ldrb	r2, [r2, #0]
 8002754:	701a      	strb	r2, [r3, #0]
 8002756:	e005      	b.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002758:	2312      	movs	r3, #18
 800275a:	18fb      	adds	r3, r7, r3
 800275c:	2213      	movs	r2, #19
 800275e:	18ba      	adds	r2, r7, r2
 8002760:	7812      	ldrb	r2, [r2, #0]
 8002762:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002764:	2311      	movs	r3, #17
 8002766:	18fb      	adds	r3, r7, r3
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d105      	bne.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800276e:	4b39      	ldr	r3, [pc, #228]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002770:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002772:	4b38      	ldr	r3, [pc, #224]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002774:	493c      	ldr	r1, [pc, #240]	; (8002868 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002776:	400a      	ands	r2, r1
 8002778:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2201      	movs	r2, #1
 8002780:	4013      	ands	r3, r2
 8002782:	d009      	beq.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002784:	4b33      	ldr	r3, [pc, #204]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002786:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002788:	2203      	movs	r2, #3
 800278a:	4393      	bics	r3, r2
 800278c:	0019      	movs	r1, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685a      	ldr	r2, [r3, #4]
 8002792:	4b30      	ldr	r3, [pc, #192]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002794:	430a      	orrs	r2, r1
 8002796:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2202      	movs	r2, #2
 800279e:	4013      	ands	r3, r2
 80027a0:	d009      	beq.n	80027b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80027a2:	4b2c      	ldr	r3, [pc, #176]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80027a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027a6:	220c      	movs	r2, #12
 80027a8:	4393      	bics	r3, r2
 80027aa:	0019      	movs	r1, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689a      	ldr	r2, [r3, #8]
 80027b0:	4b28      	ldr	r3, [pc, #160]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80027b2:	430a      	orrs	r2, r1
 80027b4:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2220      	movs	r2, #32
 80027bc:	4013      	ands	r3, r2
 80027be:	d009      	beq.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027c0:	4b24      	ldr	r3, [pc, #144]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80027c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c4:	4a29      	ldr	r2, [pc, #164]	; (800286c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027c6:	4013      	ands	r3, r2
 80027c8:	0019      	movs	r1, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68da      	ldr	r2, [r3, #12]
 80027ce:	4b21      	ldr	r3, [pc, #132]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80027d0:	430a      	orrs	r2, r1
 80027d2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	2380      	movs	r3, #128	; 0x80
 80027da:	01db      	lsls	r3, r3, #7
 80027dc:	4013      	ands	r3, r2
 80027de:	d015      	beq.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80027e0:	4b1c      	ldr	r3, [pc, #112]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80027e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	0899      	lsrs	r1, r3, #2
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	695a      	ldr	r2, [r3, #20]
 80027ec:	4b19      	ldr	r3, [pc, #100]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80027ee:	430a      	orrs	r2, r1
 80027f0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	695a      	ldr	r2, [r3, #20]
 80027f6:	2380      	movs	r3, #128	; 0x80
 80027f8:	05db      	lsls	r3, r3, #23
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d106      	bne.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80027fe:	4b15      	ldr	r3, [pc, #84]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002800:	68da      	ldr	r2, [r3, #12]
 8002802:	4b14      	ldr	r3, [pc, #80]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002804:	2180      	movs	r1, #128	; 0x80
 8002806:	0249      	lsls	r1, r1, #9
 8002808:	430a      	orrs	r2, r1
 800280a:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	2380      	movs	r3, #128	; 0x80
 8002812:	011b      	lsls	r3, r3, #4
 8002814:	4013      	ands	r3, r2
 8002816:	d016      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002818:	4b0e      	ldr	r3, [pc, #56]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800281a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800281c:	4a14      	ldr	r2, [pc, #80]	; (8002870 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800281e:	4013      	ands	r3, r2
 8002820:	0019      	movs	r1, r3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	691a      	ldr	r2, [r3, #16]
 8002826:	4b0b      	ldr	r3, [pc, #44]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002828:	430a      	orrs	r2, r1
 800282a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	691a      	ldr	r2, [r3, #16]
 8002830:	2380      	movs	r3, #128	; 0x80
 8002832:	01db      	lsls	r3, r3, #7
 8002834:	429a      	cmp	r2, r3
 8002836:	d106      	bne.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002838:	4b06      	ldr	r3, [pc, #24]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800283a:	68da      	ldr	r2, [r3, #12]
 800283c:	4b05      	ldr	r3, [pc, #20]	; (8002854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800283e:	2180      	movs	r1, #128	; 0x80
 8002840:	0249      	lsls	r1, r1, #9
 8002842:	430a      	orrs	r2, r1
 8002844:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002846:	2312      	movs	r3, #18
 8002848:	18fb      	adds	r3, r7, r3
 800284a:	781b      	ldrb	r3, [r3, #0]
}
 800284c:	0018      	movs	r0, r3
 800284e:	46bd      	mov	sp, r7
 8002850:	b006      	add	sp, #24
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40021000 	.word	0x40021000
 8002858:	40007000 	.word	0x40007000
 800285c:	fffffcff 	.word	0xfffffcff
 8002860:	fffeffff 	.word	0xfffeffff
 8002864:	00001388 	.word	0x00001388
 8002868:	efffffff 	.word	0xefffffff
 800286c:	ffffcfff 	.word	0xffffcfff
 8002870:	ffff3fff 	.word	0xffff3fff

08002874 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e046      	b.n	8002914 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2288      	movs	r2, #136	; 0x88
 800288a:	589b      	ldr	r3, [r3, r2]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d107      	bne.n	80028a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2284      	movs	r2, #132	; 0x84
 8002894:	2100      	movs	r1, #0
 8002896:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	0018      	movs	r0, r3
 800289c:	f7fd ffc8 	bl	8000830 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2288      	movs	r2, #136	; 0x88
 80028a4:	2124      	movs	r1, #36	; 0x24
 80028a6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2101      	movs	r1, #1
 80028b4:	438a      	bics	r2, r1
 80028b6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	0018      	movs	r0, r3
 80028bc:	f000 f8cc 	bl	8002a58 <UART_SetConfig>
 80028c0:	0003      	movs	r3, r0
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d101      	bne.n	80028ca <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e024      	b.n	8002914 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d003      	beq.n	80028da <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	0018      	movs	r0, r3
 80028d6:	f000 fa63 	bl	8002da0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	490d      	ldr	r1, [pc, #52]	; (800291c <HAL_UART_Init+0xa8>)
 80028e6:	400a      	ands	r2, r1
 80028e8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	212a      	movs	r1, #42	; 0x2a
 80028f6:	438a      	bics	r2, r1
 80028f8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2101      	movs	r1, #1
 8002906:	430a      	orrs	r2, r1
 8002908:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	0018      	movs	r0, r3
 800290e:	f000 fafb 	bl	8002f08 <UART_CheckIdleState>
 8002912:	0003      	movs	r3, r0
}
 8002914:	0018      	movs	r0, r3
 8002916:	46bd      	mov	sp, r7
 8002918:	b002      	add	sp, #8
 800291a:	bd80      	pop	{r7, pc}
 800291c:	ffffb7ff 	.word	0xffffb7ff

08002920 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b08a      	sub	sp, #40	; 0x28
 8002924:	af02      	add	r7, sp, #8
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	603b      	str	r3, [r7, #0]
 800292c:	1dbb      	adds	r3, r7, #6
 800292e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2288      	movs	r2, #136	; 0x88
 8002934:	589b      	ldr	r3, [r3, r2]
 8002936:	2b20      	cmp	r3, #32
 8002938:	d000      	beq.n	800293c <HAL_UART_Transmit+0x1c>
 800293a:	e088      	b.n	8002a4e <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <HAL_UART_Transmit+0x2a>
 8002942:	1dbb      	adds	r3, r7, #6
 8002944:	881b      	ldrh	r3, [r3, #0]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e080      	b.n	8002a50 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	689a      	ldr	r2, [r3, #8]
 8002952:	2380      	movs	r3, #128	; 0x80
 8002954:	015b      	lsls	r3, r3, #5
 8002956:	429a      	cmp	r2, r3
 8002958:	d109      	bne.n	800296e <HAL_UART_Transmit+0x4e>
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d105      	bne.n	800296e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	2201      	movs	r2, #1
 8002966:	4013      	ands	r3, r2
 8002968:	d001      	beq.n	800296e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e070      	b.n	8002a50 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2290      	movs	r2, #144	; 0x90
 8002972:	2100      	movs	r1, #0
 8002974:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2288      	movs	r2, #136	; 0x88
 800297a:	2121      	movs	r1, #33	; 0x21
 800297c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800297e:	f7fe f8b1 	bl	8000ae4 <HAL_GetTick>
 8002982:	0003      	movs	r3, r0
 8002984:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	1dba      	adds	r2, r7, #6
 800298a:	2154      	movs	r1, #84	; 0x54
 800298c:	8812      	ldrh	r2, [r2, #0]
 800298e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	1dba      	adds	r2, r7, #6
 8002994:	2156      	movs	r1, #86	; 0x56
 8002996:	8812      	ldrh	r2, [r2, #0]
 8002998:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	689a      	ldr	r2, [r3, #8]
 800299e:	2380      	movs	r3, #128	; 0x80
 80029a0:	015b      	lsls	r3, r3, #5
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d108      	bne.n	80029b8 <HAL_UART_Transmit+0x98>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d104      	bne.n	80029b8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	61bb      	str	r3, [r7, #24]
 80029b6:	e003      	b.n	80029c0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029c0:	e02c      	b.n	8002a1c <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	68f8      	ldr	r0, [r7, #12]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	0013      	movs	r3, r2
 80029cc:	2200      	movs	r2, #0
 80029ce:	2180      	movs	r1, #128	; 0x80
 80029d0:	f000 fae8 	bl	8002fa4 <UART_WaitOnFlagUntilTimeout>
 80029d4:	1e03      	subs	r3, r0, #0
 80029d6:	d001      	beq.n	80029dc <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e039      	b.n	8002a50 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d10b      	bne.n	80029fa <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	001a      	movs	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	05d2      	lsls	r2, r2, #23
 80029ee:	0dd2      	lsrs	r2, r2, #23
 80029f0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	3302      	adds	r3, #2
 80029f6:	61bb      	str	r3, [r7, #24]
 80029f8:	e007      	b.n	8002a0a <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	781a      	ldrb	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	3301      	adds	r3, #1
 8002a08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2256      	movs	r2, #86	; 0x56
 8002a0e:	5a9b      	ldrh	r3, [r3, r2]
 8002a10:	b29b      	uxth	r3, r3
 8002a12:	3b01      	subs	r3, #1
 8002a14:	b299      	uxth	r1, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2256      	movs	r2, #86	; 0x56
 8002a1a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2256      	movs	r2, #86	; 0x56
 8002a20:	5a9b      	ldrh	r3, [r3, r2]
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d1cc      	bne.n	80029c2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a28:	697a      	ldr	r2, [r7, #20]
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	9300      	str	r3, [sp, #0]
 8002a30:	0013      	movs	r3, r2
 8002a32:	2200      	movs	r2, #0
 8002a34:	2140      	movs	r1, #64	; 0x40
 8002a36:	f000 fab5 	bl	8002fa4 <UART_WaitOnFlagUntilTimeout>
 8002a3a:	1e03      	subs	r3, r0, #0
 8002a3c:	d001      	beq.n	8002a42 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e006      	b.n	8002a50 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2288      	movs	r2, #136	; 0x88
 8002a46:	2120      	movs	r1, #32
 8002a48:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	e000      	b.n	8002a50 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8002a4e:	2302      	movs	r3, #2
  }
}
 8002a50:	0018      	movs	r0, r3
 8002a52:	46bd      	mov	sp, r7
 8002a54:	b008      	add	sp, #32
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b088      	sub	sp, #32
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a60:	231a      	movs	r3, #26
 8002a62:	18fb      	adds	r3, r7, r3
 8002a64:	2200      	movs	r2, #0
 8002a66:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689a      	ldr	r2, [r3, #8]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	431a      	orrs	r2, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	431a      	orrs	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	69db      	ldr	r3, [r3, #28]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4abc      	ldr	r2, [pc, #752]	; (8002d78 <UART_SetConfig+0x320>)
 8002a88:	4013      	ands	r3, r2
 8002a8a:	0019      	movs	r1, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	69fa      	ldr	r2, [r7, #28]
 8002a92:	430a      	orrs	r2, r1
 8002a94:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	4ab7      	ldr	r2, [pc, #732]	; (8002d7c <UART_SetConfig+0x324>)
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	0019      	movs	r1, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	68da      	ldr	r2, [r3, #12]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	69fa      	ldr	r2, [r7, #28]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	4aae      	ldr	r2, [pc, #696]	; (8002d80 <UART_SetConfig+0x328>)
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	0019      	movs	r1, r3
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	69fa      	ldr	r2, [r7, #28]
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ada:	220f      	movs	r2, #15
 8002adc:	4393      	bics	r3, r2
 8002ade:	0019      	movs	r1, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4aa4      	ldr	r2, [pc, #656]	; (8002d84 <UART_SetConfig+0x32c>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d127      	bne.n	8002b46 <UART_SetConfig+0xee>
 8002af6:	4ba4      	ldr	r3, [pc, #656]	; (8002d88 <UART_SetConfig+0x330>)
 8002af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002afa:	2203      	movs	r2, #3
 8002afc:	4013      	ands	r3, r2
 8002afe:	2b03      	cmp	r3, #3
 8002b00:	d017      	beq.n	8002b32 <UART_SetConfig+0xda>
 8002b02:	d81b      	bhi.n	8002b3c <UART_SetConfig+0xe4>
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d00a      	beq.n	8002b1e <UART_SetConfig+0xc6>
 8002b08:	d818      	bhi.n	8002b3c <UART_SetConfig+0xe4>
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d002      	beq.n	8002b14 <UART_SetConfig+0xbc>
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d00a      	beq.n	8002b28 <UART_SetConfig+0xd0>
 8002b12:	e013      	b.n	8002b3c <UART_SetConfig+0xe4>
 8002b14:	231b      	movs	r3, #27
 8002b16:	18fb      	adds	r3, r7, r3
 8002b18:	2200      	movs	r2, #0
 8002b1a:	701a      	strb	r2, [r3, #0]
 8002b1c:	e058      	b.n	8002bd0 <UART_SetConfig+0x178>
 8002b1e:	231b      	movs	r3, #27
 8002b20:	18fb      	adds	r3, r7, r3
 8002b22:	2202      	movs	r2, #2
 8002b24:	701a      	strb	r2, [r3, #0]
 8002b26:	e053      	b.n	8002bd0 <UART_SetConfig+0x178>
 8002b28:	231b      	movs	r3, #27
 8002b2a:	18fb      	adds	r3, r7, r3
 8002b2c:	2204      	movs	r2, #4
 8002b2e:	701a      	strb	r2, [r3, #0]
 8002b30:	e04e      	b.n	8002bd0 <UART_SetConfig+0x178>
 8002b32:	231b      	movs	r3, #27
 8002b34:	18fb      	adds	r3, r7, r3
 8002b36:	2208      	movs	r2, #8
 8002b38:	701a      	strb	r2, [r3, #0]
 8002b3a:	e049      	b.n	8002bd0 <UART_SetConfig+0x178>
 8002b3c:	231b      	movs	r3, #27
 8002b3e:	18fb      	adds	r3, r7, r3
 8002b40:	2210      	movs	r2, #16
 8002b42:	701a      	strb	r2, [r3, #0]
 8002b44:	e044      	b.n	8002bd0 <UART_SetConfig+0x178>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a90      	ldr	r2, [pc, #576]	; (8002d8c <UART_SetConfig+0x334>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d127      	bne.n	8002ba0 <UART_SetConfig+0x148>
 8002b50:	4b8d      	ldr	r3, [pc, #564]	; (8002d88 <UART_SetConfig+0x330>)
 8002b52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b54:	220c      	movs	r2, #12
 8002b56:	4013      	ands	r3, r2
 8002b58:	2b0c      	cmp	r3, #12
 8002b5a:	d017      	beq.n	8002b8c <UART_SetConfig+0x134>
 8002b5c:	d81b      	bhi.n	8002b96 <UART_SetConfig+0x13e>
 8002b5e:	2b08      	cmp	r3, #8
 8002b60:	d00a      	beq.n	8002b78 <UART_SetConfig+0x120>
 8002b62:	d818      	bhi.n	8002b96 <UART_SetConfig+0x13e>
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d002      	beq.n	8002b6e <UART_SetConfig+0x116>
 8002b68:	2b04      	cmp	r3, #4
 8002b6a:	d00a      	beq.n	8002b82 <UART_SetConfig+0x12a>
 8002b6c:	e013      	b.n	8002b96 <UART_SetConfig+0x13e>
 8002b6e:	231b      	movs	r3, #27
 8002b70:	18fb      	adds	r3, r7, r3
 8002b72:	2200      	movs	r2, #0
 8002b74:	701a      	strb	r2, [r3, #0]
 8002b76:	e02b      	b.n	8002bd0 <UART_SetConfig+0x178>
 8002b78:	231b      	movs	r3, #27
 8002b7a:	18fb      	adds	r3, r7, r3
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	701a      	strb	r2, [r3, #0]
 8002b80:	e026      	b.n	8002bd0 <UART_SetConfig+0x178>
 8002b82:	231b      	movs	r3, #27
 8002b84:	18fb      	adds	r3, r7, r3
 8002b86:	2204      	movs	r2, #4
 8002b88:	701a      	strb	r2, [r3, #0]
 8002b8a:	e021      	b.n	8002bd0 <UART_SetConfig+0x178>
 8002b8c:	231b      	movs	r3, #27
 8002b8e:	18fb      	adds	r3, r7, r3
 8002b90:	2208      	movs	r2, #8
 8002b92:	701a      	strb	r2, [r3, #0]
 8002b94:	e01c      	b.n	8002bd0 <UART_SetConfig+0x178>
 8002b96:	231b      	movs	r3, #27
 8002b98:	18fb      	adds	r3, r7, r3
 8002b9a:	2210      	movs	r2, #16
 8002b9c:	701a      	strb	r2, [r3, #0]
 8002b9e:	e017      	b.n	8002bd0 <UART_SetConfig+0x178>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a7a      	ldr	r2, [pc, #488]	; (8002d90 <UART_SetConfig+0x338>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d104      	bne.n	8002bb4 <UART_SetConfig+0x15c>
 8002baa:	231b      	movs	r3, #27
 8002bac:	18fb      	adds	r3, r7, r3
 8002bae:	2200      	movs	r2, #0
 8002bb0:	701a      	strb	r2, [r3, #0]
 8002bb2:	e00d      	b.n	8002bd0 <UART_SetConfig+0x178>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a76      	ldr	r2, [pc, #472]	; (8002d94 <UART_SetConfig+0x33c>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d104      	bne.n	8002bc8 <UART_SetConfig+0x170>
 8002bbe:	231b      	movs	r3, #27
 8002bc0:	18fb      	adds	r3, r7, r3
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	701a      	strb	r2, [r3, #0]
 8002bc6:	e003      	b.n	8002bd0 <UART_SetConfig+0x178>
 8002bc8:	231b      	movs	r3, #27
 8002bca:	18fb      	adds	r3, r7, r3
 8002bcc:	2210      	movs	r2, #16
 8002bce:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	69da      	ldr	r2, [r3, #28]
 8002bd4:	2380      	movs	r3, #128	; 0x80
 8002bd6:	021b      	lsls	r3, r3, #8
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d000      	beq.n	8002bde <UART_SetConfig+0x186>
 8002bdc:	e065      	b.n	8002caa <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8002bde:	231b      	movs	r3, #27
 8002be0:	18fb      	adds	r3, r7, r3
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	2b08      	cmp	r3, #8
 8002be6:	d015      	beq.n	8002c14 <UART_SetConfig+0x1bc>
 8002be8:	dc18      	bgt.n	8002c1c <UART_SetConfig+0x1c4>
 8002bea:	2b04      	cmp	r3, #4
 8002bec:	d00d      	beq.n	8002c0a <UART_SetConfig+0x1b2>
 8002bee:	dc15      	bgt.n	8002c1c <UART_SetConfig+0x1c4>
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d002      	beq.n	8002bfa <UART_SetConfig+0x1a2>
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d005      	beq.n	8002c04 <UART_SetConfig+0x1ac>
 8002bf8:	e010      	b.n	8002c1c <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002bfa:	f7ff fcf1 	bl	80025e0 <HAL_RCC_GetPCLK1Freq>
 8002bfe:	0003      	movs	r3, r0
 8002c00:	617b      	str	r3, [r7, #20]
        break;
 8002c02:	e012      	b.n	8002c2a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c04:	4b64      	ldr	r3, [pc, #400]	; (8002d98 <UART_SetConfig+0x340>)
 8002c06:	617b      	str	r3, [r7, #20]
        break;
 8002c08:	e00f      	b.n	8002c2a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c0a:	f7ff fc5d 	bl	80024c8 <HAL_RCC_GetSysClockFreq>
 8002c0e:	0003      	movs	r3, r0
 8002c10:	617b      	str	r3, [r7, #20]
        break;
 8002c12:	e00a      	b.n	8002c2a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c14:	2380      	movs	r3, #128	; 0x80
 8002c16:	021b      	lsls	r3, r3, #8
 8002c18:	617b      	str	r3, [r7, #20]
        break;
 8002c1a:	e006      	b.n	8002c2a <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002c20:	231a      	movs	r3, #26
 8002c22:	18fb      	adds	r3, r7, r3
 8002c24:	2201      	movs	r2, #1
 8002c26:	701a      	strb	r2, [r3, #0]
        break;
 8002c28:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d100      	bne.n	8002c32 <UART_SetConfig+0x1da>
 8002c30:	e08d      	b.n	8002d4e <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c36:	4b59      	ldr	r3, [pc, #356]	; (8002d9c <UART_SetConfig+0x344>)
 8002c38:	0052      	lsls	r2, r2, #1
 8002c3a:	5ad3      	ldrh	r3, [r2, r3]
 8002c3c:	0019      	movs	r1, r3
 8002c3e:	6978      	ldr	r0, [r7, #20]
 8002c40:	f7fd fa70 	bl	8000124 <__udivsi3>
 8002c44:	0003      	movs	r3, r0
 8002c46:	005a      	lsls	r2, r3, #1
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	085b      	lsrs	r3, r3, #1
 8002c4e:	18d2      	adds	r2, r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	0019      	movs	r1, r3
 8002c56:	0010      	movs	r0, r2
 8002c58:	f7fd fa64 	bl	8000124 <__udivsi3>
 8002c5c:	0003      	movs	r3, r0
 8002c5e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	2b0f      	cmp	r3, #15
 8002c64:	d91c      	bls.n	8002ca0 <UART_SetConfig+0x248>
 8002c66:	693a      	ldr	r2, [r7, #16]
 8002c68:	2380      	movs	r3, #128	; 0x80
 8002c6a:	025b      	lsls	r3, r3, #9
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d217      	bcs.n	8002ca0 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	b29a      	uxth	r2, r3
 8002c74:	200e      	movs	r0, #14
 8002c76:	183b      	adds	r3, r7, r0
 8002c78:	210f      	movs	r1, #15
 8002c7a:	438a      	bics	r2, r1
 8002c7c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	085b      	lsrs	r3, r3, #1
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	2207      	movs	r2, #7
 8002c86:	4013      	ands	r3, r2
 8002c88:	b299      	uxth	r1, r3
 8002c8a:	183b      	adds	r3, r7, r0
 8002c8c:	183a      	adds	r2, r7, r0
 8002c8e:	8812      	ldrh	r2, [r2, #0]
 8002c90:	430a      	orrs	r2, r1
 8002c92:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	183a      	adds	r2, r7, r0
 8002c9a:	8812      	ldrh	r2, [r2, #0]
 8002c9c:	60da      	str	r2, [r3, #12]
 8002c9e:	e056      	b.n	8002d4e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8002ca0:	231a      	movs	r3, #26
 8002ca2:	18fb      	adds	r3, r7, r3
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	701a      	strb	r2, [r3, #0]
 8002ca8:	e051      	b.n	8002d4e <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002caa:	231b      	movs	r3, #27
 8002cac:	18fb      	adds	r3, r7, r3
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	2b08      	cmp	r3, #8
 8002cb2:	d015      	beq.n	8002ce0 <UART_SetConfig+0x288>
 8002cb4:	dc18      	bgt.n	8002ce8 <UART_SetConfig+0x290>
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d00d      	beq.n	8002cd6 <UART_SetConfig+0x27e>
 8002cba:	dc15      	bgt.n	8002ce8 <UART_SetConfig+0x290>
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d002      	beq.n	8002cc6 <UART_SetConfig+0x26e>
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d005      	beq.n	8002cd0 <UART_SetConfig+0x278>
 8002cc4:	e010      	b.n	8002ce8 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cc6:	f7ff fc8b 	bl	80025e0 <HAL_RCC_GetPCLK1Freq>
 8002cca:	0003      	movs	r3, r0
 8002ccc:	617b      	str	r3, [r7, #20]
        break;
 8002cce:	e012      	b.n	8002cf6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002cd0:	4b31      	ldr	r3, [pc, #196]	; (8002d98 <UART_SetConfig+0x340>)
 8002cd2:	617b      	str	r3, [r7, #20]
        break;
 8002cd4:	e00f      	b.n	8002cf6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cd6:	f7ff fbf7 	bl	80024c8 <HAL_RCC_GetSysClockFreq>
 8002cda:	0003      	movs	r3, r0
 8002cdc:	617b      	str	r3, [r7, #20]
        break;
 8002cde:	e00a      	b.n	8002cf6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ce0:	2380      	movs	r3, #128	; 0x80
 8002ce2:	021b      	lsls	r3, r3, #8
 8002ce4:	617b      	str	r3, [r7, #20]
        break;
 8002ce6:	e006      	b.n	8002cf6 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002cec:	231a      	movs	r3, #26
 8002cee:	18fb      	adds	r3, r7, r3
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	701a      	strb	r2, [r3, #0]
        break;
 8002cf4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d028      	beq.n	8002d4e <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d00:	4b26      	ldr	r3, [pc, #152]	; (8002d9c <UART_SetConfig+0x344>)
 8002d02:	0052      	lsls	r2, r2, #1
 8002d04:	5ad3      	ldrh	r3, [r2, r3]
 8002d06:	0019      	movs	r1, r3
 8002d08:	6978      	ldr	r0, [r7, #20]
 8002d0a:	f7fd fa0b 	bl	8000124 <__udivsi3>
 8002d0e:	0003      	movs	r3, r0
 8002d10:	001a      	movs	r2, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	085b      	lsrs	r3, r3, #1
 8002d18:	18d2      	adds	r2, r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	0019      	movs	r1, r3
 8002d20:	0010      	movs	r0, r2
 8002d22:	f7fd f9ff 	bl	8000124 <__udivsi3>
 8002d26:	0003      	movs	r3, r0
 8002d28:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	2b0f      	cmp	r3, #15
 8002d2e:	d90a      	bls.n	8002d46 <UART_SetConfig+0x2ee>
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	2380      	movs	r3, #128	; 0x80
 8002d34:	025b      	lsls	r3, r3, #9
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d205      	bcs.n	8002d46 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	b29a      	uxth	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	60da      	str	r2, [r3, #12]
 8002d44:	e003      	b.n	8002d4e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8002d46:	231a      	movs	r3, #26
 8002d48:	18fb      	adds	r3, r7, r3
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	226a      	movs	r2, #106	; 0x6a
 8002d52:	2101      	movs	r1, #1
 8002d54:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2268      	movs	r2, #104	; 0x68
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8002d6a:	231a      	movs	r3, #26
 8002d6c:	18fb      	adds	r3, r7, r3
 8002d6e:	781b      	ldrb	r3, [r3, #0]
}
 8002d70:	0018      	movs	r0, r3
 8002d72:	46bd      	mov	sp, r7
 8002d74:	b008      	add	sp, #32
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	cfff69f3 	.word	0xcfff69f3
 8002d7c:	ffffcfff 	.word	0xffffcfff
 8002d80:	11fff4ff 	.word	0x11fff4ff
 8002d84:	40013800 	.word	0x40013800
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	40004400 	.word	0x40004400
 8002d90:	40004800 	.word	0x40004800
 8002d94:	40004c00 	.word	0x40004c00
 8002d98:	00f42400 	.word	0x00f42400
 8002d9c:	08003d20 	.word	0x08003d20

08002da0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dac:	2201      	movs	r2, #1
 8002dae:	4013      	ands	r3, r2
 8002db0:	d00b      	beq.n	8002dca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	4a4a      	ldr	r2, [pc, #296]	; (8002ee4 <UART_AdvFeatureConfig+0x144>)
 8002dba:	4013      	ands	r3, r2
 8002dbc:	0019      	movs	r1, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dce:	2202      	movs	r2, #2
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	d00b      	beq.n	8002dec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	4a43      	ldr	r2, [pc, #268]	; (8002ee8 <UART_AdvFeatureConfig+0x148>)
 8002ddc:	4013      	ands	r3, r2
 8002dde:	0019      	movs	r1, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	430a      	orrs	r2, r1
 8002dea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df0:	2204      	movs	r2, #4
 8002df2:	4013      	ands	r3, r2
 8002df4:	d00b      	beq.n	8002e0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	4a3b      	ldr	r2, [pc, #236]	; (8002eec <UART_AdvFeatureConfig+0x14c>)
 8002dfe:	4013      	ands	r3, r2
 8002e00:	0019      	movs	r1, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e12:	2208      	movs	r2, #8
 8002e14:	4013      	ands	r3, r2
 8002e16:	d00b      	beq.n	8002e30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	4a34      	ldr	r2, [pc, #208]	; (8002ef0 <UART_AdvFeatureConfig+0x150>)
 8002e20:	4013      	ands	r3, r2
 8002e22:	0019      	movs	r1, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e34:	2210      	movs	r2, #16
 8002e36:	4013      	ands	r3, r2
 8002e38:	d00b      	beq.n	8002e52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	4a2c      	ldr	r2, [pc, #176]	; (8002ef4 <UART_AdvFeatureConfig+0x154>)
 8002e42:	4013      	ands	r3, r2
 8002e44:	0019      	movs	r1, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e56:	2220      	movs	r2, #32
 8002e58:	4013      	ands	r3, r2
 8002e5a:	d00b      	beq.n	8002e74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	4a25      	ldr	r2, [pc, #148]	; (8002ef8 <UART_AdvFeatureConfig+0x158>)
 8002e64:	4013      	ands	r3, r2
 8002e66:	0019      	movs	r1, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	430a      	orrs	r2, r1
 8002e72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e78:	2240      	movs	r2, #64	; 0x40
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	d01d      	beq.n	8002eba <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	4a1d      	ldr	r2, [pc, #116]	; (8002efc <UART_AdvFeatureConfig+0x15c>)
 8002e86:	4013      	ands	r3, r2
 8002e88:	0019      	movs	r1, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	430a      	orrs	r2, r1
 8002e94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e9a:	2380      	movs	r3, #128	; 0x80
 8002e9c:	035b      	lsls	r3, r3, #13
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d10b      	bne.n	8002eba <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	4a15      	ldr	r2, [pc, #84]	; (8002f00 <UART_AdvFeatureConfig+0x160>)
 8002eaa:	4013      	ands	r3, r2
 8002eac:	0019      	movs	r1, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	430a      	orrs	r2, r1
 8002eb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ebe:	2280      	movs	r2, #128	; 0x80
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	d00b      	beq.n	8002edc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	4a0e      	ldr	r2, [pc, #56]	; (8002f04 <UART_AdvFeatureConfig+0x164>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	0019      	movs	r1, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	605a      	str	r2, [r3, #4]
  }
}
 8002edc:	46c0      	nop			; (mov r8, r8)
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	b002      	add	sp, #8
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	fffdffff 	.word	0xfffdffff
 8002ee8:	fffeffff 	.word	0xfffeffff
 8002eec:	fffbffff 	.word	0xfffbffff
 8002ef0:	ffff7fff 	.word	0xffff7fff
 8002ef4:	ffffefff 	.word	0xffffefff
 8002ef8:	ffffdfff 	.word	0xffffdfff
 8002efc:	ffefffff 	.word	0xffefffff
 8002f00:	ff9fffff 	.word	0xff9fffff
 8002f04:	fff7ffff 	.word	0xfff7ffff

08002f08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af02      	add	r7, sp, #8
 8002f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2290      	movs	r2, #144	; 0x90
 8002f14:	2100      	movs	r1, #0
 8002f16:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002f18:	f7fd fde4 	bl	8000ae4 <HAL_GetTick>
 8002f1c:	0003      	movs	r3, r0
 8002f1e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2208      	movs	r2, #8
 8002f28:	4013      	ands	r3, r2
 8002f2a:	2b08      	cmp	r3, #8
 8002f2c:	d10c      	bne.n	8002f48 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2280      	movs	r2, #128	; 0x80
 8002f32:	0391      	lsls	r1, r2, #14
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	4a1a      	ldr	r2, [pc, #104]	; (8002fa0 <UART_CheckIdleState+0x98>)
 8002f38:	9200      	str	r2, [sp, #0]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f000 f832 	bl	8002fa4 <UART_WaitOnFlagUntilTimeout>
 8002f40:	1e03      	subs	r3, r0, #0
 8002f42:	d001      	beq.n	8002f48 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e026      	b.n	8002f96 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2204      	movs	r2, #4
 8002f50:	4013      	ands	r3, r2
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	d10c      	bne.n	8002f70 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2280      	movs	r2, #128	; 0x80
 8002f5a:	03d1      	lsls	r1, r2, #15
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	4a10      	ldr	r2, [pc, #64]	; (8002fa0 <UART_CheckIdleState+0x98>)
 8002f60:	9200      	str	r2, [sp, #0]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f000 f81e 	bl	8002fa4 <UART_WaitOnFlagUntilTimeout>
 8002f68:	1e03      	subs	r3, r0, #0
 8002f6a:	d001      	beq.n	8002f70 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e012      	b.n	8002f96 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2288      	movs	r2, #136	; 0x88
 8002f74:	2120      	movs	r1, #32
 8002f76:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	228c      	movs	r2, #140	; 0x8c
 8002f7c:	2120      	movs	r1, #32
 8002f7e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2284      	movs	r2, #132	; 0x84
 8002f90:	2100      	movs	r1, #0
 8002f92:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	0018      	movs	r0, r3
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	b004      	add	sp, #16
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	46c0      	nop			; (mov r8, r8)
 8002fa0:	01ffffff 	.word	0x01ffffff

08002fa4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b094      	sub	sp, #80	; 0x50
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	603b      	str	r3, [r7, #0]
 8002fb0:	1dfb      	adds	r3, r7, #7
 8002fb2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fb4:	e0a7      	b.n	8003106 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fb6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fb8:	3301      	adds	r3, #1
 8002fba:	d100      	bne.n	8002fbe <UART_WaitOnFlagUntilTimeout+0x1a>
 8002fbc:	e0a3      	b.n	8003106 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fbe:	f7fd fd91 	bl	8000ae4 <HAL_GetTick>
 8002fc2:	0002      	movs	r2, r0
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d302      	bcc.n	8002fd4 <UART_WaitOnFlagUntilTimeout+0x30>
 8002fce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d13f      	bne.n	8003054 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fd4:	f3ef 8310 	mrs	r3, PRIMASK
 8002fd8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002fdc:	647b      	str	r3, [r7, #68]	; 0x44
 8002fde:	2301      	movs	r3, #1
 8002fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fe4:	f383 8810 	msr	PRIMASK, r3
}
 8002fe8:	46c0      	nop			; (mov r8, r8)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	494e      	ldr	r1, [pc, #312]	; (8003130 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002ff6:	400a      	ands	r2, r1
 8002ff8:	601a      	str	r2, [r3, #0]
 8002ffa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ffc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003000:	f383 8810 	msr	PRIMASK, r3
}
 8003004:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003006:	f3ef 8310 	mrs	r3, PRIMASK
 800300a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800300c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800300e:	643b      	str	r3, [r7, #64]	; 0x40
 8003010:	2301      	movs	r3, #1
 8003012:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003016:	f383 8810 	msr	PRIMASK, r3
}
 800301a:	46c0      	nop			; (mov r8, r8)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689a      	ldr	r2, [r3, #8]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2101      	movs	r1, #1
 8003028:	438a      	bics	r2, r1
 800302a:	609a      	str	r2, [r3, #8]
 800302c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800302e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003032:	f383 8810 	msr	PRIMASK, r3
}
 8003036:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2288      	movs	r2, #136	; 0x88
 800303c:	2120      	movs	r1, #32
 800303e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	228c      	movs	r2, #140	; 0x8c
 8003044:	2120      	movs	r1, #32
 8003046:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2284      	movs	r2, #132	; 0x84
 800304c:	2100      	movs	r1, #0
 800304e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e069      	b.n	8003128 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	2204      	movs	r2, #4
 800305c:	4013      	ands	r3, r2
 800305e:	d052      	beq.n	8003106 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	69da      	ldr	r2, [r3, #28]
 8003066:	2380      	movs	r3, #128	; 0x80
 8003068:	011b      	lsls	r3, r3, #4
 800306a:	401a      	ands	r2, r3
 800306c:	2380      	movs	r3, #128	; 0x80
 800306e:	011b      	lsls	r3, r3, #4
 8003070:	429a      	cmp	r2, r3
 8003072:	d148      	bne.n	8003106 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2280      	movs	r2, #128	; 0x80
 800307a:	0112      	lsls	r2, r2, #4
 800307c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800307e:	f3ef 8310 	mrs	r3, PRIMASK
 8003082:	613b      	str	r3, [r7, #16]
  return(result);
 8003084:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003086:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003088:	2301      	movs	r3, #1
 800308a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	f383 8810 	msr	PRIMASK, r3
}
 8003092:	46c0      	nop			; (mov r8, r8)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4924      	ldr	r1, [pc, #144]	; (8003130 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80030a0:	400a      	ands	r2, r1
 80030a2:	601a      	str	r2, [r3, #0]
 80030a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030a6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	f383 8810 	msr	PRIMASK, r3
}
 80030ae:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030b0:	f3ef 8310 	mrs	r3, PRIMASK
 80030b4:	61fb      	str	r3, [r7, #28]
  return(result);
 80030b6:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80030ba:	2301      	movs	r3, #1
 80030bc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030be:	6a3b      	ldr	r3, [r7, #32]
 80030c0:	f383 8810 	msr	PRIMASK, r3
}
 80030c4:	46c0      	nop			; (mov r8, r8)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2101      	movs	r1, #1
 80030d2:	438a      	bics	r2, r1
 80030d4:	609a      	str	r2, [r3, #8]
 80030d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030d8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030dc:	f383 8810 	msr	PRIMASK, r3
}
 80030e0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2288      	movs	r2, #136	; 0x88
 80030e6:	2120      	movs	r1, #32
 80030e8:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	228c      	movs	r2, #140	; 0x8c
 80030ee:	2120      	movs	r1, #32
 80030f0:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2290      	movs	r2, #144	; 0x90
 80030f6:	2120      	movs	r1, #32
 80030f8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2284      	movs	r2, #132	; 0x84
 80030fe:	2100      	movs	r1, #0
 8003100:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e010      	b.n	8003128 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	69db      	ldr	r3, [r3, #28]
 800310c:	68ba      	ldr	r2, [r7, #8]
 800310e:	4013      	ands	r3, r2
 8003110:	68ba      	ldr	r2, [r7, #8]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	425a      	negs	r2, r3
 8003116:	4153      	adcs	r3, r2
 8003118:	b2db      	uxtb	r3, r3
 800311a:	001a      	movs	r2, r3
 800311c:	1dfb      	adds	r3, r7, #7
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	429a      	cmp	r2, r3
 8003122:	d100      	bne.n	8003126 <UART_WaitOnFlagUntilTimeout+0x182>
 8003124:	e747      	b.n	8002fb6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	0018      	movs	r0, r3
 800312a:	46bd      	mov	sp, r7
 800312c:	b014      	add	sp, #80	; 0x50
 800312e:	bd80      	pop	{r7, pc}
 8003130:	fffffe5f 	.word	0xfffffe5f

08003134 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2284      	movs	r2, #132	; 0x84
 8003140:	5c9b      	ldrb	r3, [r3, r2]
 8003142:	2b01      	cmp	r3, #1
 8003144:	d101      	bne.n	800314a <HAL_UARTEx_DisableFifoMode+0x16>
 8003146:	2302      	movs	r3, #2
 8003148:	e027      	b.n	800319a <HAL_UARTEx_DisableFifoMode+0x66>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2284      	movs	r2, #132	; 0x84
 800314e:	2101      	movs	r1, #1
 8003150:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2288      	movs	r2, #136	; 0x88
 8003156:	2124      	movs	r1, #36	; 0x24
 8003158:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2101      	movs	r1, #1
 800316e:	438a      	bics	r2, r1
 8003170:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	4a0b      	ldr	r2, [pc, #44]	; (80031a4 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003176:	4013      	ands	r3, r2
 8003178:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	68fa      	ldr	r2, [r7, #12]
 8003186:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2288      	movs	r2, #136	; 0x88
 800318c:	2120      	movs	r1, #32
 800318e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2284      	movs	r2, #132	; 0x84
 8003194:	2100      	movs	r1, #0
 8003196:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003198:	2300      	movs	r3, #0
}
 800319a:	0018      	movs	r0, r3
 800319c:	46bd      	mov	sp, r7
 800319e:	b004      	add	sp, #16
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	46c0      	nop			; (mov r8, r8)
 80031a4:	dfffffff 	.word	0xdfffffff

080031a8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2284      	movs	r2, #132	; 0x84
 80031b6:	5c9b      	ldrb	r3, [r3, r2]
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d101      	bne.n	80031c0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80031bc:	2302      	movs	r3, #2
 80031be:	e02e      	b.n	800321e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2284      	movs	r2, #132	; 0x84
 80031c4:	2101      	movs	r1, #1
 80031c6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2288      	movs	r2, #136	; 0x88
 80031cc:	2124      	movs	r1, #36	; 0x24
 80031ce:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2101      	movs	r1, #1
 80031e4:	438a      	bics	r2, r1
 80031e6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	00db      	lsls	r3, r3, #3
 80031f0:	08d9      	lsrs	r1, r3, #3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	683a      	ldr	r2, [r7, #0]
 80031f8:	430a      	orrs	r2, r1
 80031fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	0018      	movs	r0, r3
 8003200:	f000 f854 	bl	80032ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68fa      	ldr	r2, [r7, #12]
 800320a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2288      	movs	r2, #136	; 0x88
 8003210:	2120      	movs	r1, #32
 8003212:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2284      	movs	r2, #132	; 0x84
 8003218:	2100      	movs	r1, #0
 800321a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800321c:	2300      	movs	r3, #0
}
 800321e:	0018      	movs	r0, r3
 8003220:	46bd      	mov	sp, r7
 8003222:	b004      	add	sp, #16
 8003224:	bd80      	pop	{r7, pc}
	...

08003228 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2284      	movs	r2, #132	; 0x84
 8003236:	5c9b      	ldrb	r3, [r3, r2]
 8003238:	2b01      	cmp	r3, #1
 800323a:	d101      	bne.n	8003240 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800323c:	2302      	movs	r3, #2
 800323e:	e02f      	b.n	80032a0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2284      	movs	r2, #132	; 0x84
 8003244:	2101      	movs	r1, #1
 8003246:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2288      	movs	r2, #136	; 0x88
 800324c:	2124      	movs	r1, #36	; 0x24
 800324e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2101      	movs	r1, #1
 8003264:	438a      	bics	r2, r1
 8003266:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	4a0e      	ldr	r2, [pc, #56]	; (80032a8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003270:	4013      	ands	r3, r2
 8003272:	0019      	movs	r1, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	683a      	ldr	r2, [r7, #0]
 800327a:	430a      	orrs	r2, r1
 800327c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	0018      	movs	r0, r3
 8003282:	f000 f813 	bl	80032ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2288      	movs	r2, #136	; 0x88
 8003292:	2120      	movs	r1, #32
 8003294:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2284      	movs	r2, #132	; 0x84
 800329a:	2100      	movs	r1, #0
 800329c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	0018      	movs	r0, r3
 80032a2:	46bd      	mov	sp, r7
 80032a4:	b004      	add	sp, #16
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	f1ffffff 	.word	0xf1ffffff

080032ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80032ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d108      	bne.n	80032ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	226a      	movs	r2, #106	; 0x6a
 80032c0:	2101      	movs	r1, #1
 80032c2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2268      	movs	r2, #104	; 0x68
 80032c8:	2101      	movs	r1, #1
 80032ca:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80032cc:	e043      	b.n	8003356 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80032ce:	260f      	movs	r6, #15
 80032d0:	19bb      	adds	r3, r7, r6
 80032d2:	2208      	movs	r2, #8
 80032d4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80032d6:	200e      	movs	r0, #14
 80032d8:	183b      	adds	r3, r7, r0
 80032da:	2208      	movs	r2, #8
 80032dc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	0e5b      	lsrs	r3, r3, #25
 80032e6:	b2da      	uxtb	r2, r3
 80032e8:	240d      	movs	r4, #13
 80032ea:	193b      	adds	r3, r7, r4
 80032ec:	2107      	movs	r1, #7
 80032ee:	400a      	ands	r2, r1
 80032f0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	0f5b      	lsrs	r3, r3, #29
 80032fa:	b2da      	uxtb	r2, r3
 80032fc:	250c      	movs	r5, #12
 80032fe:	197b      	adds	r3, r7, r5
 8003300:	2107      	movs	r1, #7
 8003302:	400a      	ands	r2, r1
 8003304:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003306:	183b      	adds	r3, r7, r0
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	197a      	adds	r2, r7, r5
 800330c:	7812      	ldrb	r2, [r2, #0]
 800330e:	4914      	ldr	r1, [pc, #80]	; (8003360 <UARTEx_SetNbDataToProcess+0xb4>)
 8003310:	5c8a      	ldrb	r2, [r1, r2]
 8003312:	435a      	muls	r2, r3
 8003314:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003316:	197b      	adds	r3, r7, r5
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	4a12      	ldr	r2, [pc, #72]	; (8003364 <UARTEx_SetNbDataToProcess+0xb8>)
 800331c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800331e:	0019      	movs	r1, r3
 8003320:	f7fc ff8a 	bl	8000238 <__divsi3>
 8003324:	0003      	movs	r3, r0
 8003326:	b299      	uxth	r1, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	226a      	movs	r2, #106	; 0x6a
 800332c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800332e:	19bb      	adds	r3, r7, r6
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	193a      	adds	r2, r7, r4
 8003334:	7812      	ldrb	r2, [r2, #0]
 8003336:	490a      	ldr	r1, [pc, #40]	; (8003360 <UARTEx_SetNbDataToProcess+0xb4>)
 8003338:	5c8a      	ldrb	r2, [r1, r2]
 800333a:	435a      	muls	r2, r3
 800333c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800333e:	193b      	adds	r3, r7, r4
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	4a08      	ldr	r2, [pc, #32]	; (8003364 <UARTEx_SetNbDataToProcess+0xb8>)
 8003344:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003346:	0019      	movs	r1, r3
 8003348:	f7fc ff76 	bl	8000238 <__divsi3>
 800334c:	0003      	movs	r3, r0
 800334e:	b299      	uxth	r1, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2268      	movs	r2, #104	; 0x68
 8003354:	5299      	strh	r1, [r3, r2]
}
 8003356:	46c0      	nop			; (mov r8, r8)
 8003358:	46bd      	mov	sp, r7
 800335a:	b005      	add	sp, #20
 800335c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800335e:	46c0      	nop			; (mov r8, r8)
 8003360:	08003d38 	.word	0x08003d38
 8003364:	08003d40 	.word	0x08003d40

08003368 <__errno>:
 8003368:	4b01      	ldr	r3, [pc, #4]	; (8003370 <__errno+0x8>)
 800336a:	6818      	ldr	r0, [r3, #0]
 800336c:	4770      	bx	lr
 800336e:	46c0      	nop			; (mov r8, r8)
 8003370:	2000000c 	.word	0x2000000c

08003374 <__libc_init_array>:
 8003374:	b570      	push	{r4, r5, r6, lr}
 8003376:	2600      	movs	r6, #0
 8003378:	4d0c      	ldr	r5, [pc, #48]	; (80033ac <__libc_init_array+0x38>)
 800337a:	4c0d      	ldr	r4, [pc, #52]	; (80033b0 <__libc_init_array+0x3c>)
 800337c:	1b64      	subs	r4, r4, r5
 800337e:	10a4      	asrs	r4, r4, #2
 8003380:	42a6      	cmp	r6, r4
 8003382:	d109      	bne.n	8003398 <__libc_init_array+0x24>
 8003384:	2600      	movs	r6, #0
 8003386:	f000 fc8b 	bl	8003ca0 <_init>
 800338a:	4d0a      	ldr	r5, [pc, #40]	; (80033b4 <__libc_init_array+0x40>)
 800338c:	4c0a      	ldr	r4, [pc, #40]	; (80033b8 <__libc_init_array+0x44>)
 800338e:	1b64      	subs	r4, r4, r5
 8003390:	10a4      	asrs	r4, r4, #2
 8003392:	42a6      	cmp	r6, r4
 8003394:	d105      	bne.n	80033a2 <__libc_init_array+0x2e>
 8003396:	bd70      	pop	{r4, r5, r6, pc}
 8003398:	00b3      	lsls	r3, r6, #2
 800339a:	58eb      	ldr	r3, [r5, r3]
 800339c:	4798      	blx	r3
 800339e:	3601      	adds	r6, #1
 80033a0:	e7ee      	b.n	8003380 <__libc_init_array+0xc>
 80033a2:	00b3      	lsls	r3, r6, #2
 80033a4:	58eb      	ldr	r3, [r5, r3]
 80033a6:	4798      	blx	r3
 80033a8:	3601      	adds	r6, #1
 80033aa:	e7f2      	b.n	8003392 <__libc_init_array+0x1e>
 80033ac:	08003d7c 	.word	0x08003d7c
 80033b0:	08003d7c 	.word	0x08003d7c
 80033b4:	08003d7c 	.word	0x08003d7c
 80033b8:	08003d80 	.word	0x08003d80

080033bc <memset>:
 80033bc:	0003      	movs	r3, r0
 80033be:	1882      	adds	r2, r0, r2
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d100      	bne.n	80033c6 <memset+0xa>
 80033c4:	4770      	bx	lr
 80033c6:	7019      	strb	r1, [r3, #0]
 80033c8:	3301      	adds	r3, #1
 80033ca:	e7f9      	b.n	80033c0 <memset+0x4>

080033cc <siprintf>:
 80033cc:	b40e      	push	{r1, r2, r3}
 80033ce:	b500      	push	{lr}
 80033d0:	490b      	ldr	r1, [pc, #44]	; (8003400 <siprintf+0x34>)
 80033d2:	b09c      	sub	sp, #112	; 0x70
 80033d4:	ab1d      	add	r3, sp, #116	; 0x74
 80033d6:	9002      	str	r0, [sp, #8]
 80033d8:	9006      	str	r0, [sp, #24]
 80033da:	9107      	str	r1, [sp, #28]
 80033dc:	9104      	str	r1, [sp, #16]
 80033de:	4809      	ldr	r0, [pc, #36]	; (8003404 <siprintf+0x38>)
 80033e0:	4909      	ldr	r1, [pc, #36]	; (8003408 <siprintf+0x3c>)
 80033e2:	cb04      	ldmia	r3!, {r2}
 80033e4:	9105      	str	r1, [sp, #20]
 80033e6:	6800      	ldr	r0, [r0, #0]
 80033e8:	a902      	add	r1, sp, #8
 80033ea:	9301      	str	r3, [sp, #4]
 80033ec:	f000 f870 	bl	80034d0 <_svfiprintf_r>
 80033f0:	2300      	movs	r3, #0
 80033f2:	9a02      	ldr	r2, [sp, #8]
 80033f4:	7013      	strb	r3, [r2, #0]
 80033f6:	b01c      	add	sp, #112	; 0x70
 80033f8:	bc08      	pop	{r3}
 80033fa:	b003      	add	sp, #12
 80033fc:	4718      	bx	r3
 80033fe:	46c0      	nop			; (mov r8, r8)
 8003400:	7fffffff 	.word	0x7fffffff
 8003404:	2000000c 	.word	0x2000000c
 8003408:	ffff0208 	.word	0xffff0208

0800340c <__ssputs_r>:
 800340c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800340e:	688e      	ldr	r6, [r1, #8]
 8003410:	b085      	sub	sp, #20
 8003412:	0007      	movs	r7, r0
 8003414:	000c      	movs	r4, r1
 8003416:	9203      	str	r2, [sp, #12]
 8003418:	9301      	str	r3, [sp, #4]
 800341a:	429e      	cmp	r6, r3
 800341c:	d83c      	bhi.n	8003498 <__ssputs_r+0x8c>
 800341e:	2390      	movs	r3, #144	; 0x90
 8003420:	898a      	ldrh	r2, [r1, #12]
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	421a      	tst	r2, r3
 8003426:	d034      	beq.n	8003492 <__ssputs_r+0x86>
 8003428:	6909      	ldr	r1, [r1, #16]
 800342a:	6823      	ldr	r3, [r4, #0]
 800342c:	6960      	ldr	r0, [r4, #20]
 800342e:	1a5b      	subs	r3, r3, r1
 8003430:	9302      	str	r3, [sp, #8]
 8003432:	2303      	movs	r3, #3
 8003434:	4343      	muls	r3, r0
 8003436:	0fdd      	lsrs	r5, r3, #31
 8003438:	18ed      	adds	r5, r5, r3
 800343a:	9b01      	ldr	r3, [sp, #4]
 800343c:	9802      	ldr	r0, [sp, #8]
 800343e:	3301      	adds	r3, #1
 8003440:	181b      	adds	r3, r3, r0
 8003442:	106d      	asrs	r5, r5, #1
 8003444:	42ab      	cmp	r3, r5
 8003446:	d900      	bls.n	800344a <__ssputs_r+0x3e>
 8003448:	001d      	movs	r5, r3
 800344a:	0553      	lsls	r3, r2, #21
 800344c:	d532      	bpl.n	80034b4 <__ssputs_r+0xa8>
 800344e:	0029      	movs	r1, r5
 8003450:	0038      	movs	r0, r7
 8003452:	f000 fb53 	bl	8003afc <_malloc_r>
 8003456:	1e06      	subs	r6, r0, #0
 8003458:	d109      	bne.n	800346e <__ssputs_r+0x62>
 800345a:	230c      	movs	r3, #12
 800345c:	603b      	str	r3, [r7, #0]
 800345e:	2340      	movs	r3, #64	; 0x40
 8003460:	2001      	movs	r0, #1
 8003462:	89a2      	ldrh	r2, [r4, #12]
 8003464:	4240      	negs	r0, r0
 8003466:	4313      	orrs	r3, r2
 8003468:	81a3      	strh	r3, [r4, #12]
 800346a:	b005      	add	sp, #20
 800346c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800346e:	9a02      	ldr	r2, [sp, #8]
 8003470:	6921      	ldr	r1, [r4, #16]
 8003472:	f000 faba 	bl	80039ea <memcpy>
 8003476:	89a3      	ldrh	r3, [r4, #12]
 8003478:	4a14      	ldr	r2, [pc, #80]	; (80034cc <__ssputs_r+0xc0>)
 800347a:	401a      	ands	r2, r3
 800347c:	2380      	movs	r3, #128	; 0x80
 800347e:	4313      	orrs	r3, r2
 8003480:	81a3      	strh	r3, [r4, #12]
 8003482:	9b02      	ldr	r3, [sp, #8]
 8003484:	6126      	str	r6, [r4, #16]
 8003486:	18f6      	adds	r6, r6, r3
 8003488:	6026      	str	r6, [r4, #0]
 800348a:	6165      	str	r5, [r4, #20]
 800348c:	9e01      	ldr	r6, [sp, #4]
 800348e:	1aed      	subs	r5, r5, r3
 8003490:	60a5      	str	r5, [r4, #8]
 8003492:	9b01      	ldr	r3, [sp, #4]
 8003494:	429e      	cmp	r6, r3
 8003496:	d900      	bls.n	800349a <__ssputs_r+0x8e>
 8003498:	9e01      	ldr	r6, [sp, #4]
 800349a:	0032      	movs	r2, r6
 800349c:	9903      	ldr	r1, [sp, #12]
 800349e:	6820      	ldr	r0, [r4, #0]
 80034a0:	f000 faac 	bl	80039fc <memmove>
 80034a4:	68a3      	ldr	r3, [r4, #8]
 80034a6:	2000      	movs	r0, #0
 80034a8:	1b9b      	subs	r3, r3, r6
 80034aa:	60a3      	str	r3, [r4, #8]
 80034ac:	6823      	ldr	r3, [r4, #0]
 80034ae:	199e      	adds	r6, r3, r6
 80034b0:	6026      	str	r6, [r4, #0]
 80034b2:	e7da      	b.n	800346a <__ssputs_r+0x5e>
 80034b4:	002a      	movs	r2, r5
 80034b6:	0038      	movs	r0, r7
 80034b8:	f000 fb96 	bl	8003be8 <_realloc_r>
 80034bc:	1e06      	subs	r6, r0, #0
 80034be:	d1e0      	bne.n	8003482 <__ssputs_r+0x76>
 80034c0:	0038      	movs	r0, r7
 80034c2:	6921      	ldr	r1, [r4, #16]
 80034c4:	f000 faae 	bl	8003a24 <_free_r>
 80034c8:	e7c7      	b.n	800345a <__ssputs_r+0x4e>
 80034ca:	46c0      	nop			; (mov r8, r8)
 80034cc:	fffffb7f 	.word	0xfffffb7f

080034d0 <_svfiprintf_r>:
 80034d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034d2:	b0a1      	sub	sp, #132	; 0x84
 80034d4:	9003      	str	r0, [sp, #12]
 80034d6:	001d      	movs	r5, r3
 80034d8:	898b      	ldrh	r3, [r1, #12]
 80034da:	000f      	movs	r7, r1
 80034dc:	0016      	movs	r6, r2
 80034de:	061b      	lsls	r3, r3, #24
 80034e0:	d511      	bpl.n	8003506 <_svfiprintf_r+0x36>
 80034e2:	690b      	ldr	r3, [r1, #16]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d10e      	bne.n	8003506 <_svfiprintf_r+0x36>
 80034e8:	2140      	movs	r1, #64	; 0x40
 80034ea:	f000 fb07 	bl	8003afc <_malloc_r>
 80034ee:	6038      	str	r0, [r7, #0]
 80034f0:	6138      	str	r0, [r7, #16]
 80034f2:	2800      	cmp	r0, #0
 80034f4:	d105      	bne.n	8003502 <_svfiprintf_r+0x32>
 80034f6:	230c      	movs	r3, #12
 80034f8:	9a03      	ldr	r2, [sp, #12]
 80034fa:	3801      	subs	r0, #1
 80034fc:	6013      	str	r3, [r2, #0]
 80034fe:	b021      	add	sp, #132	; 0x84
 8003500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003502:	2340      	movs	r3, #64	; 0x40
 8003504:	617b      	str	r3, [r7, #20]
 8003506:	2300      	movs	r3, #0
 8003508:	ac08      	add	r4, sp, #32
 800350a:	6163      	str	r3, [r4, #20]
 800350c:	3320      	adds	r3, #32
 800350e:	7663      	strb	r3, [r4, #25]
 8003510:	3310      	adds	r3, #16
 8003512:	76a3      	strb	r3, [r4, #26]
 8003514:	9507      	str	r5, [sp, #28]
 8003516:	0035      	movs	r5, r6
 8003518:	782b      	ldrb	r3, [r5, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <_svfiprintf_r+0x52>
 800351e:	2b25      	cmp	r3, #37	; 0x25
 8003520:	d147      	bne.n	80035b2 <_svfiprintf_r+0xe2>
 8003522:	1bab      	subs	r3, r5, r6
 8003524:	9305      	str	r3, [sp, #20]
 8003526:	42b5      	cmp	r5, r6
 8003528:	d00c      	beq.n	8003544 <_svfiprintf_r+0x74>
 800352a:	0032      	movs	r2, r6
 800352c:	0039      	movs	r1, r7
 800352e:	9803      	ldr	r0, [sp, #12]
 8003530:	f7ff ff6c 	bl	800340c <__ssputs_r>
 8003534:	1c43      	adds	r3, r0, #1
 8003536:	d100      	bne.n	800353a <_svfiprintf_r+0x6a>
 8003538:	e0ae      	b.n	8003698 <_svfiprintf_r+0x1c8>
 800353a:	6962      	ldr	r2, [r4, #20]
 800353c:	9b05      	ldr	r3, [sp, #20]
 800353e:	4694      	mov	ip, r2
 8003540:	4463      	add	r3, ip
 8003542:	6163      	str	r3, [r4, #20]
 8003544:	782b      	ldrb	r3, [r5, #0]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d100      	bne.n	800354c <_svfiprintf_r+0x7c>
 800354a:	e0a5      	b.n	8003698 <_svfiprintf_r+0x1c8>
 800354c:	2201      	movs	r2, #1
 800354e:	2300      	movs	r3, #0
 8003550:	4252      	negs	r2, r2
 8003552:	6062      	str	r2, [r4, #4]
 8003554:	a904      	add	r1, sp, #16
 8003556:	3254      	adds	r2, #84	; 0x54
 8003558:	1852      	adds	r2, r2, r1
 800355a:	1c6e      	adds	r6, r5, #1
 800355c:	6023      	str	r3, [r4, #0]
 800355e:	60e3      	str	r3, [r4, #12]
 8003560:	60a3      	str	r3, [r4, #8]
 8003562:	7013      	strb	r3, [r2, #0]
 8003564:	65a3      	str	r3, [r4, #88]	; 0x58
 8003566:	2205      	movs	r2, #5
 8003568:	7831      	ldrb	r1, [r6, #0]
 800356a:	4854      	ldr	r0, [pc, #336]	; (80036bc <_svfiprintf_r+0x1ec>)
 800356c:	f000 fa32 	bl	80039d4 <memchr>
 8003570:	1c75      	adds	r5, r6, #1
 8003572:	2800      	cmp	r0, #0
 8003574:	d11f      	bne.n	80035b6 <_svfiprintf_r+0xe6>
 8003576:	6822      	ldr	r2, [r4, #0]
 8003578:	06d3      	lsls	r3, r2, #27
 800357a:	d504      	bpl.n	8003586 <_svfiprintf_r+0xb6>
 800357c:	2353      	movs	r3, #83	; 0x53
 800357e:	a904      	add	r1, sp, #16
 8003580:	185b      	adds	r3, r3, r1
 8003582:	2120      	movs	r1, #32
 8003584:	7019      	strb	r1, [r3, #0]
 8003586:	0713      	lsls	r3, r2, #28
 8003588:	d504      	bpl.n	8003594 <_svfiprintf_r+0xc4>
 800358a:	2353      	movs	r3, #83	; 0x53
 800358c:	a904      	add	r1, sp, #16
 800358e:	185b      	adds	r3, r3, r1
 8003590:	212b      	movs	r1, #43	; 0x2b
 8003592:	7019      	strb	r1, [r3, #0]
 8003594:	7833      	ldrb	r3, [r6, #0]
 8003596:	2b2a      	cmp	r3, #42	; 0x2a
 8003598:	d016      	beq.n	80035c8 <_svfiprintf_r+0xf8>
 800359a:	0035      	movs	r5, r6
 800359c:	2100      	movs	r1, #0
 800359e:	200a      	movs	r0, #10
 80035a0:	68e3      	ldr	r3, [r4, #12]
 80035a2:	782a      	ldrb	r2, [r5, #0]
 80035a4:	1c6e      	adds	r6, r5, #1
 80035a6:	3a30      	subs	r2, #48	; 0x30
 80035a8:	2a09      	cmp	r2, #9
 80035aa:	d94e      	bls.n	800364a <_svfiprintf_r+0x17a>
 80035ac:	2900      	cmp	r1, #0
 80035ae:	d111      	bne.n	80035d4 <_svfiprintf_r+0x104>
 80035b0:	e017      	b.n	80035e2 <_svfiprintf_r+0x112>
 80035b2:	3501      	adds	r5, #1
 80035b4:	e7b0      	b.n	8003518 <_svfiprintf_r+0x48>
 80035b6:	4b41      	ldr	r3, [pc, #260]	; (80036bc <_svfiprintf_r+0x1ec>)
 80035b8:	6822      	ldr	r2, [r4, #0]
 80035ba:	1ac0      	subs	r0, r0, r3
 80035bc:	2301      	movs	r3, #1
 80035be:	4083      	lsls	r3, r0
 80035c0:	4313      	orrs	r3, r2
 80035c2:	002e      	movs	r6, r5
 80035c4:	6023      	str	r3, [r4, #0]
 80035c6:	e7ce      	b.n	8003566 <_svfiprintf_r+0x96>
 80035c8:	9b07      	ldr	r3, [sp, #28]
 80035ca:	1d19      	adds	r1, r3, #4
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	9107      	str	r1, [sp, #28]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	db01      	blt.n	80035d8 <_svfiprintf_r+0x108>
 80035d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80035d6:	e004      	b.n	80035e2 <_svfiprintf_r+0x112>
 80035d8:	425b      	negs	r3, r3
 80035da:	60e3      	str	r3, [r4, #12]
 80035dc:	2302      	movs	r3, #2
 80035de:	4313      	orrs	r3, r2
 80035e0:	6023      	str	r3, [r4, #0]
 80035e2:	782b      	ldrb	r3, [r5, #0]
 80035e4:	2b2e      	cmp	r3, #46	; 0x2e
 80035e6:	d10a      	bne.n	80035fe <_svfiprintf_r+0x12e>
 80035e8:	786b      	ldrb	r3, [r5, #1]
 80035ea:	2b2a      	cmp	r3, #42	; 0x2a
 80035ec:	d135      	bne.n	800365a <_svfiprintf_r+0x18a>
 80035ee:	9b07      	ldr	r3, [sp, #28]
 80035f0:	3502      	adds	r5, #2
 80035f2:	1d1a      	adds	r2, r3, #4
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	9207      	str	r2, [sp, #28]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	db2b      	blt.n	8003654 <_svfiprintf_r+0x184>
 80035fc:	9309      	str	r3, [sp, #36]	; 0x24
 80035fe:	4e30      	ldr	r6, [pc, #192]	; (80036c0 <_svfiprintf_r+0x1f0>)
 8003600:	2203      	movs	r2, #3
 8003602:	0030      	movs	r0, r6
 8003604:	7829      	ldrb	r1, [r5, #0]
 8003606:	f000 f9e5 	bl	80039d4 <memchr>
 800360a:	2800      	cmp	r0, #0
 800360c:	d006      	beq.n	800361c <_svfiprintf_r+0x14c>
 800360e:	2340      	movs	r3, #64	; 0x40
 8003610:	1b80      	subs	r0, r0, r6
 8003612:	4083      	lsls	r3, r0
 8003614:	6822      	ldr	r2, [r4, #0]
 8003616:	3501      	adds	r5, #1
 8003618:	4313      	orrs	r3, r2
 800361a:	6023      	str	r3, [r4, #0]
 800361c:	7829      	ldrb	r1, [r5, #0]
 800361e:	2206      	movs	r2, #6
 8003620:	4828      	ldr	r0, [pc, #160]	; (80036c4 <_svfiprintf_r+0x1f4>)
 8003622:	1c6e      	adds	r6, r5, #1
 8003624:	7621      	strb	r1, [r4, #24]
 8003626:	f000 f9d5 	bl	80039d4 <memchr>
 800362a:	2800      	cmp	r0, #0
 800362c:	d03c      	beq.n	80036a8 <_svfiprintf_r+0x1d8>
 800362e:	4b26      	ldr	r3, [pc, #152]	; (80036c8 <_svfiprintf_r+0x1f8>)
 8003630:	2b00      	cmp	r3, #0
 8003632:	d125      	bne.n	8003680 <_svfiprintf_r+0x1b0>
 8003634:	2207      	movs	r2, #7
 8003636:	9b07      	ldr	r3, [sp, #28]
 8003638:	3307      	adds	r3, #7
 800363a:	4393      	bics	r3, r2
 800363c:	3308      	adds	r3, #8
 800363e:	9307      	str	r3, [sp, #28]
 8003640:	6963      	ldr	r3, [r4, #20]
 8003642:	9a04      	ldr	r2, [sp, #16]
 8003644:	189b      	adds	r3, r3, r2
 8003646:	6163      	str	r3, [r4, #20]
 8003648:	e765      	b.n	8003516 <_svfiprintf_r+0x46>
 800364a:	4343      	muls	r3, r0
 800364c:	0035      	movs	r5, r6
 800364e:	2101      	movs	r1, #1
 8003650:	189b      	adds	r3, r3, r2
 8003652:	e7a6      	b.n	80035a2 <_svfiprintf_r+0xd2>
 8003654:	2301      	movs	r3, #1
 8003656:	425b      	negs	r3, r3
 8003658:	e7d0      	b.n	80035fc <_svfiprintf_r+0x12c>
 800365a:	2300      	movs	r3, #0
 800365c:	200a      	movs	r0, #10
 800365e:	001a      	movs	r2, r3
 8003660:	3501      	adds	r5, #1
 8003662:	6063      	str	r3, [r4, #4]
 8003664:	7829      	ldrb	r1, [r5, #0]
 8003666:	1c6e      	adds	r6, r5, #1
 8003668:	3930      	subs	r1, #48	; 0x30
 800366a:	2909      	cmp	r1, #9
 800366c:	d903      	bls.n	8003676 <_svfiprintf_r+0x1a6>
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0c5      	beq.n	80035fe <_svfiprintf_r+0x12e>
 8003672:	9209      	str	r2, [sp, #36]	; 0x24
 8003674:	e7c3      	b.n	80035fe <_svfiprintf_r+0x12e>
 8003676:	4342      	muls	r2, r0
 8003678:	0035      	movs	r5, r6
 800367a:	2301      	movs	r3, #1
 800367c:	1852      	adds	r2, r2, r1
 800367e:	e7f1      	b.n	8003664 <_svfiprintf_r+0x194>
 8003680:	ab07      	add	r3, sp, #28
 8003682:	9300      	str	r3, [sp, #0]
 8003684:	003a      	movs	r2, r7
 8003686:	0021      	movs	r1, r4
 8003688:	4b10      	ldr	r3, [pc, #64]	; (80036cc <_svfiprintf_r+0x1fc>)
 800368a:	9803      	ldr	r0, [sp, #12]
 800368c:	e000      	b.n	8003690 <_svfiprintf_r+0x1c0>
 800368e:	bf00      	nop
 8003690:	9004      	str	r0, [sp, #16]
 8003692:	9b04      	ldr	r3, [sp, #16]
 8003694:	3301      	adds	r3, #1
 8003696:	d1d3      	bne.n	8003640 <_svfiprintf_r+0x170>
 8003698:	89bb      	ldrh	r3, [r7, #12]
 800369a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800369c:	065b      	lsls	r3, r3, #25
 800369e:	d400      	bmi.n	80036a2 <_svfiprintf_r+0x1d2>
 80036a0:	e72d      	b.n	80034fe <_svfiprintf_r+0x2e>
 80036a2:	2001      	movs	r0, #1
 80036a4:	4240      	negs	r0, r0
 80036a6:	e72a      	b.n	80034fe <_svfiprintf_r+0x2e>
 80036a8:	ab07      	add	r3, sp, #28
 80036aa:	9300      	str	r3, [sp, #0]
 80036ac:	003a      	movs	r2, r7
 80036ae:	0021      	movs	r1, r4
 80036b0:	4b06      	ldr	r3, [pc, #24]	; (80036cc <_svfiprintf_r+0x1fc>)
 80036b2:	9803      	ldr	r0, [sp, #12]
 80036b4:	f000 f87c 	bl	80037b0 <_printf_i>
 80036b8:	e7ea      	b.n	8003690 <_svfiprintf_r+0x1c0>
 80036ba:	46c0      	nop			; (mov r8, r8)
 80036bc:	08003d48 	.word	0x08003d48
 80036c0:	08003d4e 	.word	0x08003d4e
 80036c4:	08003d52 	.word	0x08003d52
 80036c8:	00000000 	.word	0x00000000
 80036cc:	0800340d 	.word	0x0800340d

080036d0 <_printf_common>:
 80036d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036d2:	0015      	movs	r5, r2
 80036d4:	9301      	str	r3, [sp, #4]
 80036d6:	688a      	ldr	r2, [r1, #8]
 80036d8:	690b      	ldr	r3, [r1, #16]
 80036da:	000c      	movs	r4, r1
 80036dc:	9000      	str	r0, [sp, #0]
 80036de:	4293      	cmp	r3, r2
 80036e0:	da00      	bge.n	80036e4 <_printf_common+0x14>
 80036e2:	0013      	movs	r3, r2
 80036e4:	0022      	movs	r2, r4
 80036e6:	602b      	str	r3, [r5, #0]
 80036e8:	3243      	adds	r2, #67	; 0x43
 80036ea:	7812      	ldrb	r2, [r2, #0]
 80036ec:	2a00      	cmp	r2, #0
 80036ee:	d001      	beq.n	80036f4 <_printf_common+0x24>
 80036f0:	3301      	adds	r3, #1
 80036f2:	602b      	str	r3, [r5, #0]
 80036f4:	6823      	ldr	r3, [r4, #0]
 80036f6:	069b      	lsls	r3, r3, #26
 80036f8:	d502      	bpl.n	8003700 <_printf_common+0x30>
 80036fa:	682b      	ldr	r3, [r5, #0]
 80036fc:	3302      	adds	r3, #2
 80036fe:	602b      	str	r3, [r5, #0]
 8003700:	6822      	ldr	r2, [r4, #0]
 8003702:	2306      	movs	r3, #6
 8003704:	0017      	movs	r7, r2
 8003706:	401f      	ands	r7, r3
 8003708:	421a      	tst	r2, r3
 800370a:	d027      	beq.n	800375c <_printf_common+0x8c>
 800370c:	0023      	movs	r3, r4
 800370e:	3343      	adds	r3, #67	; 0x43
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	1e5a      	subs	r2, r3, #1
 8003714:	4193      	sbcs	r3, r2
 8003716:	6822      	ldr	r2, [r4, #0]
 8003718:	0692      	lsls	r2, r2, #26
 800371a:	d430      	bmi.n	800377e <_printf_common+0xae>
 800371c:	0022      	movs	r2, r4
 800371e:	9901      	ldr	r1, [sp, #4]
 8003720:	9800      	ldr	r0, [sp, #0]
 8003722:	9e08      	ldr	r6, [sp, #32]
 8003724:	3243      	adds	r2, #67	; 0x43
 8003726:	47b0      	blx	r6
 8003728:	1c43      	adds	r3, r0, #1
 800372a:	d025      	beq.n	8003778 <_printf_common+0xa8>
 800372c:	2306      	movs	r3, #6
 800372e:	6820      	ldr	r0, [r4, #0]
 8003730:	682a      	ldr	r2, [r5, #0]
 8003732:	68e1      	ldr	r1, [r4, #12]
 8003734:	2500      	movs	r5, #0
 8003736:	4003      	ands	r3, r0
 8003738:	2b04      	cmp	r3, #4
 800373a:	d103      	bne.n	8003744 <_printf_common+0x74>
 800373c:	1a8d      	subs	r5, r1, r2
 800373e:	43eb      	mvns	r3, r5
 8003740:	17db      	asrs	r3, r3, #31
 8003742:	401d      	ands	r5, r3
 8003744:	68a3      	ldr	r3, [r4, #8]
 8003746:	6922      	ldr	r2, [r4, #16]
 8003748:	4293      	cmp	r3, r2
 800374a:	dd01      	ble.n	8003750 <_printf_common+0x80>
 800374c:	1a9b      	subs	r3, r3, r2
 800374e:	18ed      	adds	r5, r5, r3
 8003750:	2700      	movs	r7, #0
 8003752:	42bd      	cmp	r5, r7
 8003754:	d120      	bne.n	8003798 <_printf_common+0xc8>
 8003756:	2000      	movs	r0, #0
 8003758:	e010      	b.n	800377c <_printf_common+0xac>
 800375a:	3701      	adds	r7, #1
 800375c:	68e3      	ldr	r3, [r4, #12]
 800375e:	682a      	ldr	r2, [r5, #0]
 8003760:	1a9b      	subs	r3, r3, r2
 8003762:	42bb      	cmp	r3, r7
 8003764:	ddd2      	ble.n	800370c <_printf_common+0x3c>
 8003766:	0022      	movs	r2, r4
 8003768:	2301      	movs	r3, #1
 800376a:	9901      	ldr	r1, [sp, #4]
 800376c:	9800      	ldr	r0, [sp, #0]
 800376e:	9e08      	ldr	r6, [sp, #32]
 8003770:	3219      	adds	r2, #25
 8003772:	47b0      	blx	r6
 8003774:	1c43      	adds	r3, r0, #1
 8003776:	d1f0      	bne.n	800375a <_printf_common+0x8a>
 8003778:	2001      	movs	r0, #1
 800377a:	4240      	negs	r0, r0
 800377c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800377e:	2030      	movs	r0, #48	; 0x30
 8003780:	18e1      	adds	r1, r4, r3
 8003782:	3143      	adds	r1, #67	; 0x43
 8003784:	7008      	strb	r0, [r1, #0]
 8003786:	0021      	movs	r1, r4
 8003788:	1c5a      	adds	r2, r3, #1
 800378a:	3145      	adds	r1, #69	; 0x45
 800378c:	7809      	ldrb	r1, [r1, #0]
 800378e:	18a2      	adds	r2, r4, r2
 8003790:	3243      	adds	r2, #67	; 0x43
 8003792:	3302      	adds	r3, #2
 8003794:	7011      	strb	r1, [r2, #0]
 8003796:	e7c1      	b.n	800371c <_printf_common+0x4c>
 8003798:	0022      	movs	r2, r4
 800379a:	2301      	movs	r3, #1
 800379c:	9901      	ldr	r1, [sp, #4]
 800379e:	9800      	ldr	r0, [sp, #0]
 80037a0:	9e08      	ldr	r6, [sp, #32]
 80037a2:	321a      	adds	r2, #26
 80037a4:	47b0      	blx	r6
 80037a6:	1c43      	adds	r3, r0, #1
 80037a8:	d0e6      	beq.n	8003778 <_printf_common+0xa8>
 80037aa:	3701      	adds	r7, #1
 80037ac:	e7d1      	b.n	8003752 <_printf_common+0x82>
	...

080037b0 <_printf_i>:
 80037b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037b2:	b08b      	sub	sp, #44	; 0x2c
 80037b4:	9206      	str	r2, [sp, #24]
 80037b6:	000a      	movs	r2, r1
 80037b8:	3243      	adds	r2, #67	; 0x43
 80037ba:	9307      	str	r3, [sp, #28]
 80037bc:	9005      	str	r0, [sp, #20]
 80037be:	9204      	str	r2, [sp, #16]
 80037c0:	7e0a      	ldrb	r2, [r1, #24]
 80037c2:	000c      	movs	r4, r1
 80037c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80037c6:	2a78      	cmp	r2, #120	; 0x78
 80037c8:	d807      	bhi.n	80037da <_printf_i+0x2a>
 80037ca:	2a62      	cmp	r2, #98	; 0x62
 80037cc:	d809      	bhi.n	80037e2 <_printf_i+0x32>
 80037ce:	2a00      	cmp	r2, #0
 80037d0:	d100      	bne.n	80037d4 <_printf_i+0x24>
 80037d2:	e0c1      	b.n	8003958 <_printf_i+0x1a8>
 80037d4:	2a58      	cmp	r2, #88	; 0x58
 80037d6:	d100      	bne.n	80037da <_printf_i+0x2a>
 80037d8:	e08c      	b.n	80038f4 <_printf_i+0x144>
 80037da:	0026      	movs	r6, r4
 80037dc:	3642      	adds	r6, #66	; 0x42
 80037de:	7032      	strb	r2, [r6, #0]
 80037e0:	e022      	b.n	8003828 <_printf_i+0x78>
 80037e2:	0010      	movs	r0, r2
 80037e4:	3863      	subs	r0, #99	; 0x63
 80037e6:	2815      	cmp	r0, #21
 80037e8:	d8f7      	bhi.n	80037da <_printf_i+0x2a>
 80037ea:	f7fc fc91 	bl	8000110 <__gnu_thumb1_case_shi>
 80037ee:	0016      	.short	0x0016
 80037f0:	fff6001f 	.word	0xfff6001f
 80037f4:	fff6fff6 	.word	0xfff6fff6
 80037f8:	001ffff6 	.word	0x001ffff6
 80037fc:	fff6fff6 	.word	0xfff6fff6
 8003800:	fff6fff6 	.word	0xfff6fff6
 8003804:	003600a8 	.word	0x003600a8
 8003808:	fff6009a 	.word	0xfff6009a
 800380c:	00b9fff6 	.word	0x00b9fff6
 8003810:	0036fff6 	.word	0x0036fff6
 8003814:	fff6fff6 	.word	0xfff6fff6
 8003818:	009e      	.short	0x009e
 800381a:	0026      	movs	r6, r4
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	3642      	adds	r6, #66	; 0x42
 8003820:	1d11      	adds	r1, r2, #4
 8003822:	6019      	str	r1, [r3, #0]
 8003824:	6813      	ldr	r3, [r2, #0]
 8003826:	7033      	strb	r3, [r6, #0]
 8003828:	2301      	movs	r3, #1
 800382a:	e0a7      	b.n	800397c <_printf_i+0x1cc>
 800382c:	6808      	ldr	r0, [r1, #0]
 800382e:	6819      	ldr	r1, [r3, #0]
 8003830:	1d0a      	adds	r2, r1, #4
 8003832:	0605      	lsls	r5, r0, #24
 8003834:	d50b      	bpl.n	800384e <_printf_i+0x9e>
 8003836:	680d      	ldr	r5, [r1, #0]
 8003838:	601a      	str	r2, [r3, #0]
 800383a:	2d00      	cmp	r5, #0
 800383c:	da03      	bge.n	8003846 <_printf_i+0x96>
 800383e:	232d      	movs	r3, #45	; 0x2d
 8003840:	9a04      	ldr	r2, [sp, #16]
 8003842:	426d      	negs	r5, r5
 8003844:	7013      	strb	r3, [r2, #0]
 8003846:	4b61      	ldr	r3, [pc, #388]	; (80039cc <_printf_i+0x21c>)
 8003848:	270a      	movs	r7, #10
 800384a:	9303      	str	r3, [sp, #12]
 800384c:	e01b      	b.n	8003886 <_printf_i+0xd6>
 800384e:	680d      	ldr	r5, [r1, #0]
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	0641      	lsls	r1, r0, #25
 8003854:	d5f1      	bpl.n	800383a <_printf_i+0x8a>
 8003856:	b22d      	sxth	r5, r5
 8003858:	e7ef      	b.n	800383a <_printf_i+0x8a>
 800385a:	680d      	ldr	r5, [r1, #0]
 800385c:	6819      	ldr	r1, [r3, #0]
 800385e:	1d08      	adds	r0, r1, #4
 8003860:	6018      	str	r0, [r3, #0]
 8003862:	062e      	lsls	r6, r5, #24
 8003864:	d501      	bpl.n	800386a <_printf_i+0xba>
 8003866:	680d      	ldr	r5, [r1, #0]
 8003868:	e003      	b.n	8003872 <_printf_i+0xc2>
 800386a:	066d      	lsls	r5, r5, #25
 800386c:	d5fb      	bpl.n	8003866 <_printf_i+0xb6>
 800386e:	680d      	ldr	r5, [r1, #0]
 8003870:	b2ad      	uxth	r5, r5
 8003872:	4b56      	ldr	r3, [pc, #344]	; (80039cc <_printf_i+0x21c>)
 8003874:	2708      	movs	r7, #8
 8003876:	9303      	str	r3, [sp, #12]
 8003878:	2a6f      	cmp	r2, #111	; 0x6f
 800387a:	d000      	beq.n	800387e <_printf_i+0xce>
 800387c:	3702      	adds	r7, #2
 800387e:	0023      	movs	r3, r4
 8003880:	2200      	movs	r2, #0
 8003882:	3343      	adds	r3, #67	; 0x43
 8003884:	701a      	strb	r2, [r3, #0]
 8003886:	6863      	ldr	r3, [r4, #4]
 8003888:	60a3      	str	r3, [r4, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	db03      	blt.n	8003896 <_printf_i+0xe6>
 800388e:	2204      	movs	r2, #4
 8003890:	6821      	ldr	r1, [r4, #0]
 8003892:	4391      	bics	r1, r2
 8003894:	6021      	str	r1, [r4, #0]
 8003896:	2d00      	cmp	r5, #0
 8003898:	d102      	bne.n	80038a0 <_printf_i+0xf0>
 800389a:	9e04      	ldr	r6, [sp, #16]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00c      	beq.n	80038ba <_printf_i+0x10a>
 80038a0:	9e04      	ldr	r6, [sp, #16]
 80038a2:	0028      	movs	r0, r5
 80038a4:	0039      	movs	r1, r7
 80038a6:	f7fc fcc3 	bl	8000230 <__aeabi_uidivmod>
 80038aa:	9b03      	ldr	r3, [sp, #12]
 80038ac:	3e01      	subs	r6, #1
 80038ae:	5c5b      	ldrb	r3, [r3, r1]
 80038b0:	7033      	strb	r3, [r6, #0]
 80038b2:	002b      	movs	r3, r5
 80038b4:	0005      	movs	r5, r0
 80038b6:	429f      	cmp	r7, r3
 80038b8:	d9f3      	bls.n	80038a2 <_printf_i+0xf2>
 80038ba:	2f08      	cmp	r7, #8
 80038bc:	d109      	bne.n	80038d2 <_printf_i+0x122>
 80038be:	6823      	ldr	r3, [r4, #0]
 80038c0:	07db      	lsls	r3, r3, #31
 80038c2:	d506      	bpl.n	80038d2 <_printf_i+0x122>
 80038c4:	6863      	ldr	r3, [r4, #4]
 80038c6:	6922      	ldr	r2, [r4, #16]
 80038c8:	4293      	cmp	r3, r2
 80038ca:	dc02      	bgt.n	80038d2 <_printf_i+0x122>
 80038cc:	2330      	movs	r3, #48	; 0x30
 80038ce:	3e01      	subs	r6, #1
 80038d0:	7033      	strb	r3, [r6, #0]
 80038d2:	9b04      	ldr	r3, [sp, #16]
 80038d4:	1b9b      	subs	r3, r3, r6
 80038d6:	6123      	str	r3, [r4, #16]
 80038d8:	9b07      	ldr	r3, [sp, #28]
 80038da:	0021      	movs	r1, r4
 80038dc:	9300      	str	r3, [sp, #0]
 80038de:	9805      	ldr	r0, [sp, #20]
 80038e0:	9b06      	ldr	r3, [sp, #24]
 80038e2:	aa09      	add	r2, sp, #36	; 0x24
 80038e4:	f7ff fef4 	bl	80036d0 <_printf_common>
 80038e8:	1c43      	adds	r3, r0, #1
 80038ea:	d14c      	bne.n	8003986 <_printf_i+0x1d6>
 80038ec:	2001      	movs	r0, #1
 80038ee:	4240      	negs	r0, r0
 80038f0:	b00b      	add	sp, #44	; 0x2c
 80038f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038f4:	3145      	adds	r1, #69	; 0x45
 80038f6:	700a      	strb	r2, [r1, #0]
 80038f8:	4a34      	ldr	r2, [pc, #208]	; (80039cc <_printf_i+0x21c>)
 80038fa:	9203      	str	r2, [sp, #12]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	6821      	ldr	r1, [r4, #0]
 8003900:	ca20      	ldmia	r2!, {r5}
 8003902:	601a      	str	r2, [r3, #0]
 8003904:	0608      	lsls	r0, r1, #24
 8003906:	d516      	bpl.n	8003936 <_printf_i+0x186>
 8003908:	07cb      	lsls	r3, r1, #31
 800390a:	d502      	bpl.n	8003912 <_printf_i+0x162>
 800390c:	2320      	movs	r3, #32
 800390e:	4319      	orrs	r1, r3
 8003910:	6021      	str	r1, [r4, #0]
 8003912:	2710      	movs	r7, #16
 8003914:	2d00      	cmp	r5, #0
 8003916:	d1b2      	bne.n	800387e <_printf_i+0xce>
 8003918:	2320      	movs	r3, #32
 800391a:	6822      	ldr	r2, [r4, #0]
 800391c:	439a      	bics	r2, r3
 800391e:	6022      	str	r2, [r4, #0]
 8003920:	e7ad      	b.n	800387e <_printf_i+0xce>
 8003922:	2220      	movs	r2, #32
 8003924:	6809      	ldr	r1, [r1, #0]
 8003926:	430a      	orrs	r2, r1
 8003928:	6022      	str	r2, [r4, #0]
 800392a:	0022      	movs	r2, r4
 800392c:	2178      	movs	r1, #120	; 0x78
 800392e:	3245      	adds	r2, #69	; 0x45
 8003930:	7011      	strb	r1, [r2, #0]
 8003932:	4a27      	ldr	r2, [pc, #156]	; (80039d0 <_printf_i+0x220>)
 8003934:	e7e1      	b.n	80038fa <_printf_i+0x14a>
 8003936:	0648      	lsls	r0, r1, #25
 8003938:	d5e6      	bpl.n	8003908 <_printf_i+0x158>
 800393a:	b2ad      	uxth	r5, r5
 800393c:	e7e4      	b.n	8003908 <_printf_i+0x158>
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	680d      	ldr	r5, [r1, #0]
 8003942:	1d10      	adds	r0, r2, #4
 8003944:	6949      	ldr	r1, [r1, #20]
 8003946:	6018      	str	r0, [r3, #0]
 8003948:	6813      	ldr	r3, [r2, #0]
 800394a:	062e      	lsls	r6, r5, #24
 800394c:	d501      	bpl.n	8003952 <_printf_i+0x1a2>
 800394e:	6019      	str	r1, [r3, #0]
 8003950:	e002      	b.n	8003958 <_printf_i+0x1a8>
 8003952:	066d      	lsls	r5, r5, #25
 8003954:	d5fb      	bpl.n	800394e <_printf_i+0x19e>
 8003956:	8019      	strh	r1, [r3, #0]
 8003958:	2300      	movs	r3, #0
 800395a:	9e04      	ldr	r6, [sp, #16]
 800395c:	6123      	str	r3, [r4, #16]
 800395e:	e7bb      	b.n	80038d8 <_printf_i+0x128>
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	1d11      	adds	r1, r2, #4
 8003964:	6019      	str	r1, [r3, #0]
 8003966:	6816      	ldr	r6, [r2, #0]
 8003968:	2100      	movs	r1, #0
 800396a:	0030      	movs	r0, r6
 800396c:	6862      	ldr	r2, [r4, #4]
 800396e:	f000 f831 	bl	80039d4 <memchr>
 8003972:	2800      	cmp	r0, #0
 8003974:	d001      	beq.n	800397a <_printf_i+0x1ca>
 8003976:	1b80      	subs	r0, r0, r6
 8003978:	6060      	str	r0, [r4, #4]
 800397a:	6863      	ldr	r3, [r4, #4]
 800397c:	6123      	str	r3, [r4, #16]
 800397e:	2300      	movs	r3, #0
 8003980:	9a04      	ldr	r2, [sp, #16]
 8003982:	7013      	strb	r3, [r2, #0]
 8003984:	e7a8      	b.n	80038d8 <_printf_i+0x128>
 8003986:	6923      	ldr	r3, [r4, #16]
 8003988:	0032      	movs	r2, r6
 800398a:	9906      	ldr	r1, [sp, #24]
 800398c:	9805      	ldr	r0, [sp, #20]
 800398e:	9d07      	ldr	r5, [sp, #28]
 8003990:	47a8      	blx	r5
 8003992:	1c43      	adds	r3, r0, #1
 8003994:	d0aa      	beq.n	80038ec <_printf_i+0x13c>
 8003996:	6823      	ldr	r3, [r4, #0]
 8003998:	079b      	lsls	r3, r3, #30
 800399a:	d415      	bmi.n	80039c8 <_printf_i+0x218>
 800399c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800399e:	68e0      	ldr	r0, [r4, #12]
 80039a0:	4298      	cmp	r0, r3
 80039a2:	daa5      	bge.n	80038f0 <_printf_i+0x140>
 80039a4:	0018      	movs	r0, r3
 80039a6:	e7a3      	b.n	80038f0 <_printf_i+0x140>
 80039a8:	0022      	movs	r2, r4
 80039aa:	2301      	movs	r3, #1
 80039ac:	9906      	ldr	r1, [sp, #24]
 80039ae:	9805      	ldr	r0, [sp, #20]
 80039b0:	9e07      	ldr	r6, [sp, #28]
 80039b2:	3219      	adds	r2, #25
 80039b4:	47b0      	blx	r6
 80039b6:	1c43      	adds	r3, r0, #1
 80039b8:	d098      	beq.n	80038ec <_printf_i+0x13c>
 80039ba:	3501      	adds	r5, #1
 80039bc:	68e3      	ldr	r3, [r4, #12]
 80039be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80039c0:	1a9b      	subs	r3, r3, r2
 80039c2:	42ab      	cmp	r3, r5
 80039c4:	dcf0      	bgt.n	80039a8 <_printf_i+0x1f8>
 80039c6:	e7e9      	b.n	800399c <_printf_i+0x1ec>
 80039c8:	2500      	movs	r5, #0
 80039ca:	e7f7      	b.n	80039bc <_printf_i+0x20c>
 80039cc:	08003d59 	.word	0x08003d59
 80039d0:	08003d6a 	.word	0x08003d6a

080039d4 <memchr>:
 80039d4:	b2c9      	uxtb	r1, r1
 80039d6:	1882      	adds	r2, r0, r2
 80039d8:	4290      	cmp	r0, r2
 80039da:	d101      	bne.n	80039e0 <memchr+0xc>
 80039dc:	2000      	movs	r0, #0
 80039de:	4770      	bx	lr
 80039e0:	7803      	ldrb	r3, [r0, #0]
 80039e2:	428b      	cmp	r3, r1
 80039e4:	d0fb      	beq.n	80039de <memchr+0xa>
 80039e6:	3001      	adds	r0, #1
 80039e8:	e7f6      	b.n	80039d8 <memchr+0x4>

080039ea <memcpy>:
 80039ea:	2300      	movs	r3, #0
 80039ec:	b510      	push	{r4, lr}
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d100      	bne.n	80039f4 <memcpy+0xa>
 80039f2:	bd10      	pop	{r4, pc}
 80039f4:	5ccc      	ldrb	r4, [r1, r3]
 80039f6:	54c4      	strb	r4, [r0, r3]
 80039f8:	3301      	adds	r3, #1
 80039fa:	e7f8      	b.n	80039ee <memcpy+0x4>

080039fc <memmove>:
 80039fc:	b510      	push	{r4, lr}
 80039fe:	4288      	cmp	r0, r1
 8003a00:	d902      	bls.n	8003a08 <memmove+0xc>
 8003a02:	188b      	adds	r3, r1, r2
 8003a04:	4298      	cmp	r0, r3
 8003a06:	d303      	bcc.n	8003a10 <memmove+0x14>
 8003a08:	2300      	movs	r3, #0
 8003a0a:	e007      	b.n	8003a1c <memmove+0x20>
 8003a0c:	5c8b      	ldrb	r3, [r1, r2]
 8003a0e:	5483      	strb	r3, [r0, r2]
 8003a10:	3a01      	subs	r2, #1
 8003a12:	d2fb      	bcs.n	8003a0c <memmove+0x10>
 8003a14:	bd10      	pop	{r4, pc}
 8003a16:	5ccc      	ldrb	r4, [r1, r3]
 8003a18:	54c4      	strb	r4, [r0, r3]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d1fa      	bne.n	8003a16 <memmove+0x1a>
 8003a20:	e7f8      	b.n	8003a14 <memmove+0x18>
	...

08003a24 <_free_r>:
 8003a24:	b570      	push	{r4, r5, r6, lr}
 8003a26:	0005      	movs	r5, r0
 8003a28:	2900      	cmp	r1, #0
 8003a2a:	d010      	beq.n	8003a4e <_free_r+0x2a>
 8003a2c:	1f0c      	subs	r4, r1, #4
 8003a2e:	6823      	ldr	r3, [r4, #0]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	da00      	bge.n	8003a36 <_free_r+0x12>
 8003a34:	18e4      	adds	r4, r4, r3
 8003a36:	0028      	movs	r0, r5
 8003a38:	f000 f918 	bl	8003c6c <__malloc_lock>
 8003a3c:	4a1d      	ldr	r2, [pc, #116]	; (8003ab4 <_free_r+0x90>)
 8003a3e:	6813      	ldr	r3, [r2, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d105      	bne.n	8003a50 <_free_r+0x2c>
 8003a44:	6063      	str	r3, [r4, #4]
 8003a46:	6014      	str	r4, [r2, #0]
 8003a48:	0028      	movs	r0, r5
 8003a4a:	f000 f917 	bl	8003c7c <__malloc_unlock>
 8003a4e:	bd70      	pop	{r4, r5, r6, pc}
 8003a50:	42a3      	cmp	r3, r4
 8003a52:	d908      	bls.n	8003a66 <_free_r+0x42>
 8003a54:	6821      	ldr	r1, [r4, #0]
 8003a56:	1860      	adds	r0, r4, r1
 8003a58:	4283      	cmp	r3, r0
 8003a5a:	d1f3      	bne.n	8003a44 <_free_r+0x20>
 8003a5c:	6818      	ldr	r0, [r3, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	1841      	adds	r1, r0, r1
 8003a62:	6021      	str	r1, [r4, #0]
 8003a64:	e7ee      	b.n	8003a44 <_free_r+0x20>
 8003a66:	001a      	movs	r2, r3
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d001      	beq.n	8003a72 <_free_r+0x4e>
 8003a6e:	42a3      	cmp	r3, r4
 8003a70:	d9f9      	bls.n	8003a66 <_free_r+0x42>
 8003a72:	6811      	ldr	r1, [r2, #0]
 8003a74:	1850      	adds	r0, r2, r1
 8003a76:	42a0      	cmp	r0, r4
 8003a78:	d10b      	bne.n	8003a92 <_free_r+0x6e>
 8003a7a:	6820      	ldr	r0, [r4, #0]
 8003a7c:	1809      	adds	r1, r1, r0
 8003a7e:	1850      	adds	r0, r2, r1
 8003a80:	6011      	str	r1, [r2, #0]
 8003a82:	4283      	cmp	r3, r0
 8003a84:	d1e0      	bne.n	8003a48 <_free_r+0x24>
 8003a86:	6818      	ldr	r0, [r3, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	1841      	adds	r1, r0, r1
 8003a8c:	6011      	str	r1, [r2, #0]
 8003a8e:	6053      	str	r3, [r2, #4]
 8003a90:	e7da      	b.n	8003a48 <_free_r+0x24>
 8003a92:	42a0      	cmp	r0, r4
 8003a94:	d902      	bls.n	8003a9c <_free_r+0x78>
 8003a96:	230c      	movs	r3, #12
 8003a98:	602b      	str	r3, [r5, #0]
 8003a9a:	e7d5      	b.n	8003a48 <_free_r+0x24>
 8003a9c:	6821      	ldr	r1, [r4, #0]
 8003a9e:	1860      	adds	r0, r4, r1
 8003aa0:	4283      	cmp	r3, r0
 8003aa2:	d103      	bne.n	8003aac <_free_r+0x88>
 8003aa4:	6818      	ldr	r0, [r3, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	1841      	adds	r1, r0, r1
 8003aaa:	6021      	str	r1, [r4, #0]
 8003aac:	6063      	str	r3, [r4, #4]
 8003aae:	6054      	str	r4, [r2, #4]
 8003ab0:	e7ca      	b.n	8003a48 <_free_r+0x24>
 8003ab2:	46c0      	nop			; (mov r8, r8)
 8003ab4:	2000018c 	.word	0x2000018c

08003ab8 <sbrk_aligned>:
 8003ab8:	b570      	push	{r4, r5, r6, lr}
 8003aba:	4e0f      	ldr	r6, [pc, #60]	; (8003af8 <sbrk_aligned+0x40>)
 8003abc:	000d      	movs	r5, r1
 8003abe:	6831      	ldr	r1, [r6, #0]
 8003ac0:	0004      	movs	r4, r0
 8003ac2:	2900      	cmp	r1, #0
 8003ac4:	d102      	bne.n	8003acc <sbrk_aligned+0x14>
 8003ac6:	f000 f8bf 	bl	8003c48 <_sbrk_r>
 8003aca:	6030      	str	r0, [r6, #0]
 8003acc:	0029      	movs	r1, r5
 8003ace:	0020      	movs	r0, r4
 8003ad0:	f000 f8ba 	bl	8003c48 <_sbrk_r>
 8003ad4:	1c43      	adds	r3, r0, #1
 8003ad6:	d00a      	beq.n	8003aee <sbrk_aligned+0x36>
 8003ad8:	2303      	movs	r3, #3
 8003ada:	1cc5      	adds	r5, r0, #3
 8003adc:	439d      	bics	r5, r3
 8003ade:	42a8      	cmp	r0, r5
 8003ae0:	d007      	beq.n	8003af2 <sbrk_aligned+0x3a>
 8003ae2:	1a29      	subs	r1, r5, r0
 8003ae4:	0020      	movs	r0, r4
 8003ae6:	f000 f8af 	bl	8003c48 <_sbrk_r>
 8003aea:	1c43      	adds	r3, r0, #1
 8003aec:	d101      	bne.n	8003af2 <sbrk_aligned+0x3a>
 8003aee:	2501      	movs	r5, #1
 8003af0:	426d      	negs	r5, r5
 8003af2:	0028      	movs	r0, r5
 8003af4:	bd70      	pop	{r4, r5, r6, pc}
 8003af6:	46c0      	nop			; (mov r8, r8)
 8003af8:	20000190 	.word	0x20000190

08003afc <_malloc_r>:
 8003afc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003afe:	2203      	movs	r2, #3
 8003b00:	1ccb      	adds	r3, r1, #3
 8003b02:	4393      	bics	r3, r2
 8003b04:	3308      	adds	r3, #8
 8003b06:	0006      	movs	r6, r0
 8003b08:	001f      	movs	r7, r3
 8003b0a:	2b0c      	cmp	r3, #12
 8003b0c:	d232      	bcs.n	8003b74 <_malloc_r+0x78>
 8003b0e:	270c      	movs	r7, #12
 8003b10:	42b9      	cmp	r1, r7
 8003b12:	d831      	bhi.n	8003b78 <_malloc_r+0x7c>
 8003b14:	0030      	movs	r0, r6
 8003b16:	f000 f8a9 	bl	8003c6c <__malloc_lock>
 8003b1a:	4d32      	ldr	r5, [pc, #200]	; (8003be4 <_malloc_r+0xe8>)
 8003b1c:	682b      	ldr	r3, [r5, #0]
 8003b1e:	001c      	movs	r4, r3
 8003b20:	2c00      	cmp	r4, #0
 8003b22:	d12e      	bne.n	8003b82 <_malloc_r+0x86>
 8003b24:	0039      	movs	r1, r7
 8003b26:	0030      	movs	r0, r6
 8003b28:	f7ff ffc6 	bl	8003ab8 <sbrk_aligned>
 8003b2c:	0004      	movs	r4, r0
 8003b2e:	1c43      	adds	r3, r0, #1
 8003b30:	d11e      	bne.n	8003b70 <_malloc_r+0x74>
 8003b32:	682c      	ldr	r4, [r5, #0]
 8003b34:	0025      	movs	r5, r4
 8003b36:	2d00      	cmp	r5, #0
 8003b38:	d14a      	bne.n	8003bd0 <_malloc_r+0xd4>
 8003b3a:	6823      	ldr	r3, [r4, #0]
 8003b3c:	0029      	movs	r1, r5
 8003b3e:	18e3      	adds	r3, r4, r3
 8003b40:	0030      	movs	r0, r6
 8003b42:	9301      	str	r3, [sp, #4]
 8003b44:	f000 f880 	bl	8003c48 <_sbrk_r>
 8003b48:	9b01      	ldr	r3, [sp, #4]
 8003b4a:	4283      	cmp	r3, r0
 8003b4c:	d143      	bne.n	8003bd6 <_malloc_r+0xda>
 8003b4e:	6823      	ldr	r3, [r4, #0]
 8003b50:	3703      	adds	r7, #3
 8003b52:	1aff      	subs	r7, r7, r3
 8003b54:	2303      	movs	r3, #3
 8003b56:	439f      	bics	r7, r3
 8003b58:	3708      	adds	r7, #8
 8003b5a:	2f0c      	cmp	r7, #12
 8003b5c:	d200      	bcs.n	8003b60 <_malloc_r+0x64>
 8003b5e:	270c      	movs	r7, #12
 8003b60:	0039      	movs	r1, r7
 8003b62:	0030      	movs	r0, r6
 8003b64:	f7ff ffa8 	bl	8003ab8 <sbrk_aligned>
 8003b68:	1c43      	adds	r3, r0, #1
 8003b6a:	d034      	beq.n	8003bd6 <_malloc_r+0xda>
 8003b6c:	6823      	ldr	r3, [r4, #0]
 8003b6e:	19df      	adds	r7, r3, r7
 8003b70:	6027      	str	r7, [r4, #0]
 8003b72:	e013      	b.n	8003b9c <_malloc_r+0xa0>
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	dacb      	bge.n	8003b10 <_malloc_r+0x14>
 8003b78:	230c      	movs	r3, #12
 8003b7a:	2500      	movs	r5, #0
 8003b7c:	6033      	str	r3, [r6, #0]
 8003b7e:	0028      	movs	r0, r5
 8003b80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b82:	6822      	ldr	r2, [r4, #0]
 8003b84:	1bd1      	subs	r1, r2, r7
 8003b86:	d420      	bmi.n	8003bca <_malloc_r+0xce>
 8003b88:	290b      	cmp	r1, #11
 8003b8a:	d917      	bls.n	8003bbc <_malloc_r+0xc0>
 8003b8c:	19e2      	adds	r2, r4, r7
 8003b8e:	6027      	str	r7, [r4, #0]
 8003b90:	42a3      	cmp	r3, r4
 8003b92:	d111      	bne.n	8003bb8 <_malloc_r+0xbc>
 8003b94:	602a      	str	r2, [r5, #0]
 8003b96:	6863      	ldr	r3, [r4, #4]
 8003b98:	6011      	str	r1, [r2, #0]
 8003b9a:	6053      	str	r3, [r2, #4]
 8003b9c:	0030      	movs	r0, r6
 8003b9e:	0025      	movs	r5, r4
 8003ba0:	f000 f86c 	bl	8003c7c <__malloc_unlock>
 8003ba4:	2207      	movs	r2, #7
 8003ba6:	350b      	adds	r5, #11
 8003ba8:	1d23      	adds	r3, r4, #4
 8003baa:	4395      	bics	r5, r2
 8003bac:	1aea      	subs	r2, r5, r3
 8003bae:	429d      	cmp	r5, r3
 8003bb0:	d0e5      	beq.n	8003b7e <_malloc_r+0x82>
 8003bb2:	1b5b      	subs	r3, r3, r5
 8003bb4:	50a3      	str	r3, [r4, r2]
 8003bb6:	e7e2      	b.n	8003b7e <_malloc_r+0x82>
 8003bb8:	605a      	str	r2, [r3, #4]
 8003bba:	e7ec      	b.n	8003b96 <_malloc_r+0x9a>
 8003bbc:	6862      	ldr	r2, [r4, #4]
 8003bbe:	42a3      	cmp	r3, r4
 8003bc0:	d101      	bne.n	8003bc6 <_malloc_r+0xca>
 8003bc2:	602a      	str	r2, [r5, #0]
 8003bc4:	e7ea      	b.n	8003b9c <_malloc_r+0xa0>
 8003bc6:	605a      	str	r2, [r3, #4]
 8003bc8:	e7e8      	b.n	8003b9c <_malloc_r+0xa0>
 8003bca:	0023      	movs	r3, r4
 8003bcc:	6864      	ldr	r4, [r4, #4]
 8003bce:	e7a7      	b.n	8003b20 <_malloc_r+0x24>
 8003bd0:	002c      	movs	r4, r5
 8003bd2:	686d      	ldr	r5, [r5, #4]
 8003bd4:	e7af      	b.n	8003b36 <_malloc_r+0x3a>
 8003bd6:	230c      	movs	r3, #12
 8003bd8:	0030      	movs	r0, r6
 8003bda:	6033      	str	r3, [r6, #0]
 8003bdc:	f000 f84e 	bl	8003c7c <__malloc_unlock>
 8003be0:	e7cd      	b.n	8003b7e <_malloc_r+0x82>
 8003be2:	46c0      	nop			; (mov r8, r8)
 8003be4:	2000018c 	.word	0x2000018c

08003be8 <_realloc_r>:
 8003be8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003bea:	0007      	movs	r7, r0
 8003bec:	000e      	movs	r6, r1
 8003bee:	0014      	movs	r4, r2
 8003bf0:	2900      	cmp	r1, #0
 8003bf2:	d105      	bne.n	8003c00 <_realloc_r+0x18>
 8003bf4:	0011      	movs	r1, r2
 8003bf6:	f7ff ff81 	bl	8003afc <_malloc_r>
 8003bfa:	0005      	movs	r5, r0
 8003bfc:	0028      	movs	r0, r5
 8003bfe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003c00:	2a00      	cmp	r2, #0
 8003c02:	d103      	bne.n	8003c0c <_realloc_r+0x24>
 8003c04:	f7ff ff0e 	bl	8003a24 <_free_r>
 8003c08:	0025      	movs	r5, r4
 8003c0a:	e7f7      	b.n	8003bfc <_realloc_r+0x14>
 8003c0c:	f000 f83e 	bl	8003c8c <_malloc_usable_size_r>
 8003c10:	9001      	str	r0, [sp, #4]
 8003c12:	4284      	cmp	r4, r0
 8003c14:	d803      	bhi.n	8003c1e <_realloc_r+0x36>
 8003c16:	0035      	movs	r5, r6
 8003c18:	0843      	lsrs	r3, r0, #1
 8003c1a:	42a3      	cmp	r3, r4
 8003c1c:	d3ee      	bcc.n	8003bfc <_realloc_r+0x14>
 8003c1e:	0021      	movs	r1, r4
 8003c20:	0038      	movs	r0, r7
 8003c22:	f7ff ff6b 	bl	8003afc <_malloc_r>
 8003c26:	1e05      	subs	r5, r0, #0
 8003c28:	d0e8      	beq.n	8003bfc <_realloc_r+0x14>
 8003c2a:	9b01      	ldr	r3, [sp, #4]
 8003c2c:	0022      	movs	r2, r4
 8003c2e:	429c      	cmp	r4, r3
 8003c30:	d900      	bls.n	8003c34 <_realloc_r+0x4c>
 8003c32:	001a      	movs	r2, r3
 8003c34:	0031      	movs	r1, r6
 8003c36:	0028      	movs	r0, r5
 8003c38:	f7ff fed7 	bl	80039ea <memcpy>
 8003c3c:	0031      	movs	r1, r6
 8003c3e:	0038      	movs	r0, r7
 8003c40:	f7ff fef0 	bl	8003a24 <_free_r>
 8003c44:	e7da      	b.n	8003bfc <_realloc_r+0x14>
	...

08003c48 <_sbrk_r>:
 8003c48:	2300      	movs	r3, #0
 8003c4a:	b570      	push	{r4, r5, r6, lr}
 8003c4c:	4d06      	ldr	r5, [pc, #24]	; (8003c68 <_sbrk_r+0x20>)
 8003c4e:	0004      	movs	r4, r0
 8003c50:	0008      	movs	r0, r1
 8003c52:	602b      	str	r3, [r5, #0]
 8003c54:	f7fc fe64 	bl	8000920 <_sbrk>
 8003c58:	1c43      	adds	r3, r0, #1
 8003c5a:	d103      	bne.n	8003c64 <_sbrk_r+0x1c>
 8003c5c:	682b      	ldr	r3, [r5, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d000      	beq.n	8003c64 <_sbrk_r+0x1c>
 8003c62:	6023      	str	r3, [r4, #0]
 8003c64:	bd70      	pop	{r4, r5, r6, pc}
 8003c66:	46c0      	nop			; (mov r8, r8)
 8003c68:	20000194 	.word	0x20000194

08003c6c <__malloc_lock>:
 8003c6c:	b510      	push	{r4, lr}
 8003c6e:	4802      	ldr	r0, [pc, #8]	; (8003c78 <__malloc_lock+0xc>)
 8003c70:	f000 f814 	bl	8003c9c <__retarget_lock_acquire_recursive>
 8003c74:	bd10      	pop	{r4, pc}
 8003c76:	46c0      	nop			; (mov r8, r8)
 8003c78:	20000198 	.word	0x20000198

08003c7c <__malloc_unlock>:
 8003c7c:	b510      	push	{r4, lr}
 8003c7e:	4802      	ldr	r0, [pc, #8]	; (8003c88 <__malloc_unlock+0xc>)
 8003c80:	f000 f80d 	bl	8003c9e <__retarget_lock_release_recursive>
 8003c84:	bd10      	pop	{r4, pc}
 8003c86:	46c0      	nop			; (mov r8, r8)
 8003c88:	20000198 	.word	0x20000198

08003c8c <_malloc_usable_size_r>:
 8003c8c:	1f0b      	subs	r3, r1, #4
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	1f18      	subs	r0, r3, #4
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	da01      	bge.n	8003c9a <_malloc_usable_size_r+0xe>
 8003c96:	580b      	ldr	r3, [r1, r0]
 8003c98:	18c0      	adds	r0, r0, r3
 8003c9a:	4770      	bx	lr

08003c9c <__retarget_lock_acquire_recursive>:
 8003c9c:	4770      	bx	lr

08003c9e <__retarget_lock_release_recursive>:
 8003c9e:	4770      	bx	lr

08003ca0 <_init>:
 8003ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ca2:	46c0      	nop			; (mov r8, r8)
 8003ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ca6:	bc08      	pop	{r3}
 8003ca8:	469e      	mov	lr, r3
 8003caa:	4770      	bx	lr

08003cac <_fini>:
 8003cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cae:	46c0      	nop			; (mov r8, r8)
 8003cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cb2:	bc08      	pop	{r3}
 8003cb4:	469e      	mov	lr, r3
 8003cb6:	4770      	bx	lr
