INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/16176/Desktop/计组实验/project_1/project_1.srcs/sources_1/new/Project_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/16176/Desktop/计组实验/project_1/project_1.srcs/sim_1/new/TestProject_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestProject_1
