Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 27 20:52:23 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SM1_timing_summary_routed.rpt -pb SM1_timing_summary_routed.pb -rpx SM1_timing_summary_routed.rpx -warn_on_violation
| Design       : SM1
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.064ns  (logic 3.983ns (65.684%)  route 2.081ns (34.316%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE                         0.000     0.000 r  y_reg/C
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  y_reg/Q
                         net (fo=1, routed)           2.081     2.537    y_OBUF
    L4                   OBUF (Prop_obuf_I_O)         3.527     6.064 r  y_OBUF_inst/O
                         net (fo=0)                   0.000     6.064    y
    L4                                                                r  y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 4.177ns (70.707%)  route 1.731ns (29.293%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X84Y119        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  state_reg[1]/Q
                         net (fo=4, routed)           1.731     2.209    state_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.699     5.908 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.908    state[1]
    M4                                                                r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.756ns  (logic 4.061ns (70.548%)  route 1.695ns (29.452%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X84Y119        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  state_reg[0]/Q
                         net (fo=3, routed)           1.695     2.213    state_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         3.543     5.756 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.756    state[0]
    M2                                                                r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.518ns  (logic 1.648ns (36.470%)  route 2.871ns (63.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.206     3.730    rst_IBUF
    SLICE_X84Y119        LUT1 (Prop_lut1_I0_O)        0.124     3.854 f  state[1]_i_2/O
                         net (fo=2, routed)           0.665     4.518    state[1]_i_2_n_0
    SLICE_X84Y119        FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.518ns  (logic 1.648ns (36.470%)  route 2.871ns (63.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.206     3.730    rst_IBUF
    SLICE_X84Y119        LUT1 (Prop_lut1_I0_O)        0.124     3.854 f  state[1]_i_2/O
                         net (fo=2, routed)           0.665     4.518    state[1]_i_2_n_0
    SLICE_X84Y119        FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.086ns  (logic 1.664ns (40.723%)  route 2.422ns (59.277%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  x_IBUF_inst/O
                         net (fo=3, routed)           2.422     3.936    x_IBUF
    SLICE_X84Y119        LUT3 (Prop_lut3_I0_O)        0.150     4.086 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.086    state[1]_i_1_n_0
    SLICE_X84Y119        FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.060ns  (logic 1.638ns (40.344%)  route 2.422ns (59.656%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  x_IBUF_inst/O
                         net (fo=3, routed)           2.422     3.936    x_IBUF
    SLICE_X84Y119        LUT2 (Prop_lut2_I0_O)        0.124     4.060 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.060    state[0]_i_1_n_0
    SLICE_X84Y119        FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            y_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.954ns  (logic 1.638ns (41.425%)  route 2.316ns (58.575%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    W3                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  x_IBUF_inst/O
                         net (fo=3, routed)           2.316     3.830    x_IBUF
    SLICE_X85Y119        LUT3 (Prop_lut3_I0_O)        0.124     3.954 r  y_i_1/O
                         net (fo=1, routed)           0.000     3.954    y2_out
    SLICE_X85Y119        FDRE                                         r  y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.716ns  (logic 1.524ns (41.006%)  route 2.192ns (58.994%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.192     3.716    rst_IBUF
    SLICE_X85Y119        FDRE                                         r  y_reg/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            y_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X84Y119        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  state_reg[0]/Q
                         net (fo=3, routed)           0.105     0.269    state_OBUF[0]
    SLICE_X85Y119        LUT3 (Prop_lut3_I2_O)        0.045     0.314 r  y_i_1/O
                         net (fo=1, routed)           0.000     0.314    y2_out
    SLICE_X85Y119        FDRE                                         r  y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X84Y119        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  state_reg[0]/Q
                         net (fo=3, routed)           0.186     0.350    state_OBUF[0]
    SLICE_X84Y119        LUT3 (Prop_lut3_I2_O)        0.043     0.393 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    state[1]_i_1_n_0
    SLICE_X84Y119        FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.246ns (39.507%)  route 0.377ns (60.493%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X84Y119        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  state_reg[1]/Q
                         net (fo=4, routed)           0.377     0.525    state_OBUF[1]
    SLICE_X84Y119        LUT2 (Prop_lut2_I1_O)        0.098     0.623 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.623    state[0]_i_1_n_0
    SLICE_X84Y119        FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.256ns  (logic 0.291ns (23.197%)  route 0.964ns (76.803%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.964     1.256    rst_IBUF
    SLICE_X85Y119        FDRE                                         r  y_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 0.336ns (21.995%)  route 1.193ns (78.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.863     1.154    rst_IBUF
    SLICE_X84Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.199 f  state[1]_i_2/O
                         net (fo=2, routed)           0.330     1.529    state[1]_i_2_n_0
    SLICE_X84Y119        FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 0.336ns (21.995%)  route 1.193ns (78.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  rst_IBUF_inst/O
                         net (fo=2, routed)           0.863     1.154    rst_IBUF
    SLICE_X84Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.199 f  state[1]_i_2/O
                         net (fo=2, routed)           0.330     1.529    state[1]_i_2_n_0
    SLICE_X84Y119        FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.407ns (80.073%)  route 0.350ns (19.927%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X84Y119        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  state_reg[0]/Q
                         net (fo=3, routed)           0.350     0.514    state_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         1.243     1.758 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.758    state[0]
    M2                                                                r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.430ns (79.199%)  route 0.376ns (20.801%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y119        FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X84Y119        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  state_reg[1]/Q
                         net (fo=4, routed)           0.376     0.524    state_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         1.282     1.806 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.806    state[1]
    M4                                                                r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.369ns (72.093%)  route 0.530ns (27.907%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE                         0.000     0.000 r  y_reg/C
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  y_reg/Q
                         net (fo=1, routed)           0.530     0.671    y_OBUF
    L4                   OBUF (Prop_obuf_I_O)         1.228     1.899 r  y_OBUF_inst/O
                         net (fo=0)                   0.000     1.899    y
    L4                                                                r  y (OUT)
  -------------------------------------------------------------------    -------------------





