{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686899844073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686899844074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 15:17:23 2023 " "Processing started: Fri Jun 16 15:17:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686899844074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686899844074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off course_design -c course_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off course_design -c course_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686899844074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686899844559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "C:/Computer_Organization/course_design/computer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686899844692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686899844692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Computer_Organization/course_design/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686899844695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686899844695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/qsim/course_design_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/qsim/course_design_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer_vlg_tst " "Found entity 1: computer_vlg_tst" {  } { { "simulation/qsim/course_design_tb.v" "" { Text "C:/Computer_Organization/course_design/simulation/qsim/course_design_tb.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686899844698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686899844698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mif2.v 1 1 " "Found 1 design units, including 1 entities, in source file mif2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mif2 " "Found entity 1: mif2" {  } { { "mif2.v" "" { Text "C:/Computer_Organization/course_design/mif2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686899844701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686899844701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686899845080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:b2v_inst2 " "Elaborating entity \"cpu\" for hierarchy \"cpu:b2v_inst2\"" {  } { { "computer.v" "b2v_inst2" { Text "C:/Computer_Organization/course_design/computer.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(82) " "Verilog HDL assignment warning at cpu.v(82): truncated value with size 32 to match size of target (8)" {  } { { "cpu.v" "" { Text "C:/Computer_Organization/course_design/cpu.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686899845113 "|computer|cpu:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu.v(84) " "Verilog HDL assignment warning at cpu.v(84): truncated value with size 32 to match size of target (3)" {  } { { "cpu.v" "" { Text "C:/Computer_Organization/course_design/cpu.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686899845113 "|computer|cpu:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu.v(168) " "Verilog HDL assignment warning at cpu.v(168): truncated value with size 32 to match size of target (3)" {  } { { "cpu.v" "" { Text "C:/Computer_Organization/course_design/cpu.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686899845114 "|computer|cpu:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(208) " "Verilog HDL assignment warning at cpu.v(208): truncated value with size 32 to match size of target (8)" {  } { { "cpu.v" "" { Text "C:/Computer_Organization/course_design/cpu.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686899845115 "|computer|cpu:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu.v(215) " "Verilog HDL assignment warning at cpu.v(215): truncated value with size 32 to match size of target (3)" {  } { { "cpu.v" "" { Text "C:/Computer_Organization/course_design/cpu.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686899845115 "|computer|cpu:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 cpu.v(247) " "Verilog HDL assignment warning at cpu.v(247): truncated value with size 12 to match size of target (8)" {  } { { "cpu.v" "" { Text "C:/Computer_Organization/course_design/cpu.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686899845116 "|computer|cpu:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 cpu.v(248) " "Verilog HDL assignment warning at cpu.v(248): truncated value with size 12 to match size of target (8)" {  } { { "cpu.v" "" { Text "C:/Computer_Organization/course_design/cpu.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686899845116 "|computer|cpu:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu.v(258) " "Verilog HDL assignment warning at cpu.v(258): truncated value with size 32 to match size of target (3)" {  } { { "cpu.v" "" { Text "C:/Computer_Organization/course_design/cpu.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686899845116 "|computer|cpu:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu.v(280) " "Verilog HDL assignment warning at cpu.v(280): truncated value with size 32 to match size of target (3)" {  } { { "cpu.v" "" { Text "C:/Computer_Organization/course_design/cpu.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686899845117 "|computer|cpu:b2v_inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "overflow cpu.v(43) " "Output port \"overflow\" at cpu.v(43) has no driver" {  } { { "cpu.v" "" { Text "C:/Computer_Organization/course_design/cpu.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1686899845122 "|computer|cpu:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mif2 mif2:b2v_inst3 " "Elaborating entity \"mif2\" for hierarchy \"mif2:b2v_inst3\"" {  } { { "computer.v" "b2v_inst3" { Text "C:/Computer_Organization/course_design/computer.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mif2:b2v_inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mif2:b2v_inst3\|altsyncram:altsyncram_component\"" {  } { { "mif2.v" "altsyncram_component" { Text "C:/Computer_Organization/course_design/mif2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mif2:b2v_inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mif2:b2v_inst3\|altsyncram:altsyncram_component\"" {  } { { "mif2.v" "" { Text "C:/Computer_Organization/course_design/mif2.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686899845382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mif2:b2v_inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"mif2:b2v_inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Mif2.mif " "Parameter \"init_file\" = \"Mif2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 48 " "Parameter \"numwords_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845383 ""}  } { { "mif2.v" "" { Text "C:/Computer_Organization/course_design/mif2.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686899845383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_25h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_25h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_25h1 " "Found entity 1: altsyncram_25h1" {  } { { "db/altsyncram_25h1.tdf" "" { Text "C:/Computer_Organization/course_design/db/altsyncram_25h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686899845488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686899845488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_25h1 mif2:b2v_inst3\|altsyncram:altsyncram_component\|altsyncram_25h1:auto_generated " "Elaborating entity \"altsyncram_25h1\" for hierarchy \"mif2:b2v_inst3\|altsyncram:altsyncram_component\|altsyncram_25h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686899845489 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cpu.v" "" { Text "C:/Computer_Organization/course_design/cpu.v" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1686899846369 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1686899846369 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "overflow GND " "Pin \"overflow\" is stuck at GND" {  } { { "computer.v" "" { Text "C:/Computer_Organization/course_design/computer.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686899846513 "|computer|overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686899846513 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1686899846652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686899847564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686899847564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686899847797 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686899847797 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686899847797 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1686899847797 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686899847797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686899847867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 15:17:27 2023 " "Processing ended: Fri Jun 16 15:17:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686899847867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686899847867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686899847867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686899847867 ""}
