{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@115:125@HdlIdDef", "reg [ID_WIDTH-1:0] dest_id_next = 'h0;\nreg dest_id_reduced_msb_next = 1'b0;\nreg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH-1:0] dest_beat_counter = 'h00;\nreg [BURST_LEN_WIDTH-1:0] dest_burst_len = 'h00;\nreg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\n\nreg [BURST_LEN_WIDTH-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_burst_memory.v@113:123", "reg [BURST_LEN_WIDTH-1:0] src_beat_counter = 'h00;\n\nreg [ID_WIDTH-1:0] dest_id_next = 'h0;\nreg dest_id_reduced_msb_next = 1'b0;\nreg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH-1:0] dest_beat_counter = 'h00;\nreg [BURST_LEN_WIDTH-1:0] dest_burst_len = 'h00;\nreg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@112:122", "reg src_id_reduced_msb = 1'b0;\nreg [BURST_LEN_WIDTH-1:0] src_beat_counter = 'h00;\n\nreg [ID_WIDTH-1:0] dest_id_next = 'h0;\nreg dest_id_reduced_msb_next = 1'b0;\nreg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH-1:0] dest_beat_counter = 'h00;\nreg [BURST_LEN_WIDTH-1:0] dest_burst_len = 'h00;\nreg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@114:124", "\nreg [ID_WIDTH-1:0] dest_id_next = 'h0;\nreg dest_id_reduced_msb_next = 1'b0;\nreg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH-1:0] dest_beat_counter = 'h00;\nreg [BURST_LEN_WIDTH-1:0] dest_burst_len = 'h00;\nreg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\n\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@111:121", "reg [ID_WIDTH-1:0] src_id = 'h0;\nreg src_id_reduced_msb = 1'b0;\nreg [BURST_LEN_WIDTH-1:0] src_beat_counter = 'h00;\n\nreg [ID_WIDTH-1:0] dest_id_next = 'h0;\nreg dest_id_reduced_msb_next = 1'b0;\nreg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH-1:0] dest_beat_counter = 'h00;\nreg [BURST_LEN_WIDTH-1:0] dest_burst_len = 'h00;\nreg dest_valid = 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@116:126", "reg dest_id_reduced_msb_next = 1'b0;\nreg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH-1:0] dest_beat_counter = 'h00;\nreg [BURST_LEN_WIDTH-1:0] dest_burst_len = 'h00;\nreg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\n\nreg [BURST_LEN_WIDTH-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@110:120", "reg [ID_WIDTH-1:0] src_id_next;\nreg [ID_WIDTH-1:0] src_id = 'h0;\nreg src_id_reduced_msb = 1'b0;\nreg [BURST_LEN_WIDTH-1:0] src_beat_counter = 'h00;\n\nreg [ID_WIDTH-1:0] dest_id_next = 'h0;\nreg dest_id_reduced_msb_next = 1'b0;\nreg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH-1:0] dest_beat_counter = 'h00;\nreg [BURST_LEN_WIDTH-1:0] dest_burst_len = 'h00;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@117:127", "reg dest_id_reduced_msb = 1'b0;\nreg [ID_WIDTH-1:0] dest_id = 'h0;\nreg [BURST_LEN_WIDTH-1:0] dest_beat_counter = 'h00;\nreg [BURST_LEN_WIDTH-1:0] dest_burst_len = 'h00;\nreg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\n\nreg [BURST_LEN_WIDTH-1:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire src_beat;\n"]], "Diff Content": {"Delete": [[120, "reg [BURST_LEN_WIDTH-1:0] dest_burst_len = 'h00;\n"]], "Add": [[120, "wire [BURST_LEN_WIDTH-1:0] dest_burst_len;\n"]]}}