{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730682045878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730682045879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  3 22:00:45 2024 " "Processing started: Sun Nov  3 22:00:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730682045879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682045879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Histograma -c Histograma " "Command: quartus_map --read_settings_files=on --write_settings_files=off Histograma -c Histograma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682045879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730682046644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730682046645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/uart_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682061334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682061334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "UART_RX.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/UART_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682061928 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/UART_RX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682061928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682061928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_algo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_algo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_algo-rtl " "Found design unit 1: uart_algo-rtl" {  } { { "uart_algo.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/uart_algo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682061933 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_algo " "Found entity 1: uart_algo" {  } { { "uart_algo.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/uart_algo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682061933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682061933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histograma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histograma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Histograma-rtl " "Found design unit 1: Histograma-rtl" {  } { { "Histograma.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682061938 ""} { "Info" "ISGN_ENTITY_NAME" "1 Histograma " "Found entity 1: Histograma" {  } { { "Histograma.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682061938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682061938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histograma_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histograma_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Histograma_2-rtl " "Found design unit 1: Histograma_2-rtl" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682061943 ""} { "Info" "ISGN_ENTITY_NAME" "1 Histograma_2 " "Found entity 1: Histograma_2" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682061943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682061943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682061946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682061946 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(42) " "Verilog HDL Parameter Declaration warning at uart_tx.v(42): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/uart_tx.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1730682061950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Histograma_2 " "Elaborating entity \"Histograma_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730682062006 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dir_mem Histograma_2.vhd(39) " "Verilog HDL or VHDL warning at Histograma_2.vhd(39): object \"dir_mem\" assigned a value but never read" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730682062009 "|Histograma_2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cuenta Histograma_2.vhd(56) " "Verilog HDL or VHDL warning at Histograma_2.vhd(56): object \"cuenta\" assigned a value but never read" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730682062009 "|Histograma_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bin_o Histograma_2.vhd(218) " "VHDL Process Statement warning at Histograma_2.vhd(218): inferring latch(es) for signal or variable \"bin_o\", which holds its previous value in one or more paths through the process" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 218 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1730682062040 "|Histograma_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_o\[0\] Histograma_2.vhd(218) " "Inferred latch for \"bin_o\[0\]\" at Histograma_2.vhd(218)" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682062093 "|Histograma_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_o\[1\] Histograma_2.vhd(218) " "Inferred latch for \"bin_o\[1\]\" at Histograma_2.vhd(218)" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682062093 "|Histograma_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_o\[2\] Histograma_2.vhd(218) " "Inferred latch for \"bin_o\[2\]\" at Histograma_2.vhd(218)" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682062093 "|Histograma_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_o\[3\] Histograma_2.vhd(218) " "Inferred latch for \"bin_o\[3\]\" at Histograma_2.vhd(218)" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682062093 "|Histograma_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_o\[4\] Histograma_2.vhd(218) " "Inferred latch for \"bin_o\[4\]\" at Histograma_2.vhd(218)" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682062093 "|Histograma_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_o\[5\] Histograma_2.vhd(218) " "Inferred latch for \"bin_o\[5\]\" at Histograma_2.vhd(218)" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682062093 "|Histograma_2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1730682064021 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1730682064021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730682064392 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dato_ant\[2\] High " "Register dato_ant\[2\] will power up to High" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1730682064557 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dato_ant\[5\] High " "Register dato_ant\[5\] will power up to High" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1730682064557 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dato_ant\[6\] High " "Register dato_ant\[6\] will power up to High" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1730682064557 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1730682064557 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730682065447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730682065735 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682065735 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_count\[20\] " "No output dependent on input pin \"data_count\[20\]\"" {  } { { "Histograma_2.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_histograma/Histograma_2.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730682065879 "|Histograma_2|data_count[20]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730682065879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "950 " "Implemented 950 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730682065879 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730682065879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "897 " "Implemented 897 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730682065879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730682065879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730682065907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  3 22:01:05 2024 " "Processing ended: Sun Nov  3 22:01:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730682065907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730682065907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730682065907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682065907 ""}
