# hades.models.Design file
#  
[name] unnamed
[components]
hebe.dataflow.sync.REG i6 13200 10800 @N 1001 16 1.0E-8
hebe.dataflow.sync.REG i5 13200 13800 @N 1001 16 1.0E-8
hades.models.io.ClockGen clock 9600 15600 @N 1001 0.1 0.5 0.0 null
hebe.dataflow.sync.MERGE i2 16800 10800 @N 1001 16 1.0E-8
hebe.dataflow.sync.MULI c3 9600 10800 @N 1001 16 2 1.0E-8
hebe.dataflow.sync.MODI i1 9600 7200 @N 1001 16 2 1.0E-8
hebe.dataflow.sync.BEQI i0 13200 7200 @N 1001 16 0 1.0E-8
hebe.dataflow.sync.MULI c2 9600 13800 @N 1001 16 3 1.0E-8
hebe.dataflow.sync.OUT out 19200 10800 @N 1001 16 1.0E-8
hades.models.io.Ipin reset 6000 11400 @N 1001  1
hebe.dataflow.sync.IN_1 in 6000 7200 @N 1001 16 1.0E-8
[end components]
[signals]
hades.signals.SignalStdLogic1164 en_wire 10 in EN_OUT out EN i2 EN i6 EN c2 EN c3 EN i1 EN i5 EN in EN i0 EN 0 0
hades.signals.SignalStdLogicVector n9 16 2 i2 D_OUT out D_IN 1 2 19200 12000 18600 12000 0 
hades.signals.SignalStdLogicVector n8 16 2 i1 D_OUT i0 D_IN 1 2 11400 8400 13200 8400 0 
hades.signals.SignalStdLogic1164 n7 2 c2 R_OUT i5 R_IN 1 2 11400 14400 13200 14400 0 
hades.signals.SignalStdLogicVector n6 16 2 c2 D_OUT i5 D_IN 1 2 11400 15000 13200 15000 0 
hades.signals.SignalStdLogicVector n5 16 2 c3 D_OUT i6 D_IN 1 2 11400 12000 13200 12000 0 
hades.signals.SignalStdLogic1164 n4 2 c3 R_OUT i6 R_IN 1 2 11400 11400 13200 11400 0 
hades.signals.SignalStdLogic1164 n3 2 i1 R_OUT i0 R_IN 1 2 11400 7800 13200 7800 0 
hades.signals.SignalStdLogic1164 n2 2 i2 R_OUT out R_IN 1 2 18600 11400 19200 11400 0 
hades.signals.SignalStdLogic1164 n15 11 clock clk i0 CLK i1 CLK out CLK i2 CLK i5 CLK c2 CLK c3 CLK i1 CLK in CLK i6 CLK 0 0 
hades.signals.SignalStdLogicVector n1 16 4 in D_OUT1 c2 D_IN c3 D_IN i1 D_IN 6 2 9600 15000 8400 15000 2 8400 15000 8400 12000 2 9600 12000 8400 12000 2 8400 12000 8400 8400 2 7800 8400 8400 8400 2 9600 8400 8400 8400 2 8400 8400 8400 12000 
hades.signals.SignalStdLogic1164 n14 11 reset Y i0 RST i1 RST out RST i2 RST i5 RST c2 RST c3 RST i1 RST in RST i6 RST 0 0 
hades.signals.SignalStdLogic1164 n0 4 in R_OUT1 c2 R_IN c3 R_IN i1 R_IN 6 2 9600 14400 9000 14400 2 9000 14400 9000 11400 2 9600 11400 9000 11400 2 9000 11400 9000 7800 2 7800 7800 9000 7800 2 9600 7800 9000 7800 2 9000 7800 9000 11400 
hades.signals.SignalStdLogic1164 n13 2 i0 IF i2 R_IN1 3 2 16800 11400 16200 11400 2 16200 11400 16200 7800 2 16200 7800 15000 7800 0 
hades.signals.SignalStdLogic1164 n12 2 i0 ELSE i2 R_IN2 3 2 15000 8400 15600 8400 2 15600 8400 15600 12600 2 15600 12600 16800 12600 0 
hades.signals.SignalStdLogicVector n11 16 2 i6 D_OUT i2 D_IN1 1 2 15000 12000 16800 12000 0 
hades.signals.SignalStdLogicVector n10 16 2 i5 D_OUT i2 D_IN2 3 2 15000 15000 15600 15000 2 15600 15000 15600 13200 2 15600 13200 16800 13200 0 
[end signals]
[end]
