0.7
2020.2
Oct 13 2023
20:21:30
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/AESL_automem_cols.v,1717038866,systemVerilog,,,,AESL_automem_cols,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/AESL_automem_out_r.v,1717038866,systemVerilog,,,,AESL_automem_out_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/AESL_automem_rowDelimiters.v,1717038866,systemVerilog,,,,AESL_automem_rowDelimiters,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/AESL_automem_val_r.v,1717038866,systemVerilog,,,,AESL_automem_val_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/AESL_automem_vec.v,1717038866,systemVerilog,,,,AESL_automem_vec,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/csv_file_dump.svh,1717038866,verilog,,,,,,,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/dataflow_monitor.sv,1717038866,systemVerilog,/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/nodf_module_interface.svh;/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/seq_loop_interface.svh;/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/upc_loop_interface.svh,,/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/dump_file_agent.svh;/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/csv_file_dump.svh;/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/sample_agent.svh;/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/loop_sample_agent.svh;/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/sample_manager.svh;/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/nodf_module_interface.svh;/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/nodf_module_monitor.svh;/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/seq_loop_interface.svh;/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/seq_loop_monitor.svh;/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/upc_loop_interface.svh;/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/dump_file_agent.svh,1717038866,verilog,,,,,,,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/fifo_para.vh,1717038866,verilog,,,,,,,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/ip/xil_defaultlib/spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip.v,1717038879,systemVerilog,,,,spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/ip/xil_defaultlib/spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip.v,1717038878,systemVerilog,,,,spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/loop_sample_agent.svh,1717038866,verilog,,,,,,,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/nodf_module_interface.svh,1717038866,verilog,,,,nodf_module_intf,,,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/nodf_module_monitor.svh,1717038866,verilog,,,,,,,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/sample_agent.svh,1717038866,verilog,,,,,,,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/sample_manager.svh,1717038866,verilog,,,,,,,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/seq_loop_interface.svh,1717038866,verilog,,,,seq_loop_intf,,,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/seq_loop_monitor.svh,1717038866,verilog,,,,,,,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/spmv.autotb.v,1717038866,systemVerilog,,,/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/fifo_para.vh,apatb_spmv_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/spmv.v,1717038851,systemVerilog,,,,spmv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/spmv_dadd_64ns_64ns_64_5_full_dsp_1.v,1717038851,systemVerilog,,,,spmv_dadd_64ns_64ns_64_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/spmv_dmul_64ns_64ns_64_5_max_dsp_1.v,1717038851,systemVerilog,,,,spmv_dmul_64ns_64ns_64_5_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/spmv_flow_control_loop_pipe_sequential_init.v,1717038851,systemVerilog,,,,spmv_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/spmv_spmv_Pipeline_spmv_2.v,1717038851,systemVerilog,,,,spmv_spmv_Pipeline_spmv_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/upc_loop_interface.svh,1717038866,verilog,,,,upc_loop_intf,,,,,,,,
/home/yzy/MachSuite/spmv/crs/spmv_syn/solution/sim/verilog/upc_loop_monitor.svh,1717038866,verilog,,,,,,,,,,,,
