
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101223                       # Number of seconds simulated
sim_ticks                                101223101250                       # Number of ticks simulated
final_tick                               627410086014                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 175400                       # Simulator instruction rate (inst/s)
host_op_rate                                   218520                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1997215                       # Simulator tick rate (ticks/s)
host_mem_usage                               67337244                       # Number of bytes of host memory used
host_seconds                                 50682.12                       # Real time elapsed on the host
sim_insts                                  8889657896                       # Number of instructions simulated
sim_ops                                   11075059212                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1008896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1785472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1812352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      3040768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1007232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3047936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1773952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3038976                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16553856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6211584                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6211584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7882                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13949                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14159                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        23756                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         7869                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        23812                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13859                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        23742                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                129327                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           48528                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                48528                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        45523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9967053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17638977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17904529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        51846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     30040257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9950614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        48052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     30111071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        44259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17525169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        51846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     30022554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               163538321                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        45523                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45523                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45523                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        51846                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45523                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        48052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        44259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        51846                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             378096                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          61365280                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               61365280                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          61365280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        45523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9967053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17638977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17904529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        51846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     30040257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9950614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        48052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     30111071                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        44259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17525169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        51846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     30022554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              224903601                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               242741251                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22058324                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18364896                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2002453                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8503762                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8084103                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2373946                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93384                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191901513                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120982446                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22058324                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10458049                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25223681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5571637                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6131917                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11914999                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1913847                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    226808105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.655538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.030832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       201584424     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1548424      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1952903      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3092632      1.36%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1307163      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1688020      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1951694      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          892384      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12790461      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    226808105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090872                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498401                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190771459                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7370709                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25103546                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11942                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3550447                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3358302                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          548                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147880686                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2594                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3550447                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190965082                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         618715                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6211721                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24921933                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       540203                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146968690                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77942                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       376945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205248675                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683478981                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683478981                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33362141                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35792                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18744                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1901455                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13755126                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7199740                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        80996                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1632730                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143476805                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35921                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137723523                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       127196                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17298544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35097367                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1530                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    226808105                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607225                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327948                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    168448549     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26617460     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10885249      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6097215      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8267472      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2538371      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2500122      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1347891      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       105776      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    226808105                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         938449     78.89%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        128206     10.78%     89.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122877     10.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116024204     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1882963      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12621657      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7177652      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137723523                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567368                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1189532                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008637                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    503571878                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160811928                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134132898                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138913055                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102059                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2583192                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          664                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100404                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           64                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3550447                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         470476                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59645                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143512734                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       112017                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13755126                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7199740                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18744                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         52233                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           56                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          664                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1185185                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1125300                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310485                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135317772                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12416314                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2405750                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19593432                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19138757                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7177118                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557457                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134133285                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134132898                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80374703                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215884988                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552576                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372303                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20290021                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2019591                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    223257658                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.551933                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    171106069     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26429513     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9593801      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4783264      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4373636      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836669      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1816796      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865547      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2452363      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    223257658                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2452363                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364317919                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290577142                       # The number of ROB writes
system.switch_cpus0.timesIdled                2906878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15933146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.427413                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.427413                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411961                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411961                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608886078                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187424657                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136779478                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus1.numCycles               242741251                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19832844                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16263877                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1945159                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8310496                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7756325                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2037804                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87836                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    189405516                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             112678112                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19832844                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9794129                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24794415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5506183                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5736918                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11666326                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1929545                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    223467864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198673449     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2688199      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3116326      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1713061      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1960514      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1088587      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          738401      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1918348      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11570979      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    223467864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081704                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464190                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       187869638                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7301943                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24585836                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       197652                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3512793                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3219113                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18223                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     137549724                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        89964                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3512793                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       188171473                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2767366                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3690179                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24493819                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       832232                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     137464955                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          191                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        213903                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       386859                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    191075495                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    640020574                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    640020574                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163343574                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27731921                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36195                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20259                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2220756                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13122303                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7150936                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       188629                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1580488                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         137267463                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36280                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129815616                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       181041                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17001508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39161381                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4194                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    223467864                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580914                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270249                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168758998     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22013514      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11827774      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8178461      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7147567      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3654684      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       888983      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       569479      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       428404      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    223467864                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          34976     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118997     42.52%     55.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       125873     44.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108667892     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2027609      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15907      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12004561      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7099647      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129815616                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534790                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             279846                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002156                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    483559983                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    154306475                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127660577                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     130095462                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       329004                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2298924                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          811                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1228                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       148050                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7953                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3512793                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2288302                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       143378                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    137303865                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49132                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13122303                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7150936                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20252                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101656                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1228                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1129917                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1088381                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2218298                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127897462                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11274486                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1918154                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18372568                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17903288                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7098082                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526888                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127662699                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127660577                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75878549                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        198687762                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525912                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381898                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95919916                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117682075                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19623067                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32086                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1956157                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    219955071                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.535028                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.354093                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171882596     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22291433     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9341384      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5615165      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3885374      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2513476      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1301509      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1048623      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2075511      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    219955071                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95919916                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117682075                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17826265                       # Number of memory references committed
system.switch_cpus1.commit.loads             10823379                       # Number of loads committed
system.switch_cpus1.commit.membars              16008                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16842249                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106095183                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2394245                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2075511                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           355184052                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          278123145                       # The number of ROB writes
system.switch_cpus1.timesIdled                2901233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19273387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95919916                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117682075                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95919916                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.530666                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.530666                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.395153                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.395153                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       576962972                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177190881                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      128385878                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32056                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus2.numCycles               242741251                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19826868                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16257044                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1943669                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8295159                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7752918                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2038305                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87822                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    189365429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             112659627                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19826868                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9791223                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24790545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5505707                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5793995                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11663678                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1928323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    223481879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       198691334     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2691313      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3109670      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1710788      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1964006      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1088531      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          737199      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1916847      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11572191      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    223481879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081679                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464114                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       187827441                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7360894                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24583237                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       196533                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3513772                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3219932                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18140                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     137539346                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        89762                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3513772                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       188127842                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2714483                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3804730                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24491569                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       829481                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     137455774                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          202                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        212262                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       386695                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    191046228                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    639987491                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    639987491                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163299777                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27746406                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36316                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20392                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2213115                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13127867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7152397                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       188496                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1584432                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         137260008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        129800345                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       182203                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17031133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     39235241                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4319                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    223481879                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580809                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270205                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    168785494     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22000373      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11832949      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8173357      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7147386      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3655665      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       888945      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       569216      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       428494      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    223481879                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34847     12.40%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        120166     42.76%     55.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       126021     44.84%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    108648502     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2027394      1.56%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15903      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12007884      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7100662      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     129800345                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534727                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             281034                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002165                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    483545806                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    154328786                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    127639671                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130081379                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       327649                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2307368                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          770                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1251                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       151358                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7954                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3513772                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2238471                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       142169                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    137296527                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        50308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13127867                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7152397                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20381                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        100359                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1251                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1129087                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1088461                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2217548                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    127879469                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11274398                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1920876                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18373394                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17899444                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7098996                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526814                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             127641800                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            127639671                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75859665                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        198660299                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525826                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381856                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95894240                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117650573                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19647163                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32078                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1954858                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    219968107                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534853                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.353908                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171909561     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22283002     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9339688      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5614880      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3884271      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2512569      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1300526      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1048410      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2075200      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    219968107                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95894240                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117650573                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17821532                       # Number of memory references committed
system.switch_cpus2.commit.loads             10820497                       # Number of loads committed
system.switch_cpus2.commit.membars              16004                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16837751                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106066777                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2393604                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2075200                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           355189993                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          278109348                       # The number of ROB writes
system.switch_cpus2.timesIdled                2900453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19259372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95894240                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117650573                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95894240                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.531343                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.531343                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.395047                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.395047                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       576874645                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      177156891                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      128365968                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32048                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               242741251                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18920548                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17072163                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       998613                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8239020                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         6784240                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1047879                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        44356                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    200882867                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             119069672                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18920548                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      7832119                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23554237                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3112710                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4460487                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11534427                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1004029                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230986602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.932475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       207432365     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          842097      0.36%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1717692      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          722040      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3921514      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3485227      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          686875      0.30%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1410661      0.61%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10768131      4.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230986602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077945                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.490521                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       199801278                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5554123                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23468476                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        74219                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2088501                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1660814                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          510                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     139632504                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2783                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2088501                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       199999445                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3899710                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1025147                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23355183                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       618611                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     139560309                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          247                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        262425                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       224546                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         5287                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    163847253                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    657396372                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    657396372                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    145511064                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        18336171                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16228                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8197                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1560512                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     32957931                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     16675985                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       152883                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       808197                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         139291650                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16279                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        134059558                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        68527                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     10558296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     25104097                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           98                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230986602                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580378                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.377781                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    183360384     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14255552      6.17%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11713563      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5055100      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6405087      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      6216090      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3528861      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       278104      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       173861      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230986602                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         339020     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2647967     86.43%     97.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        76826      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     84091697     62.73%     62.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1169195      0.87%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8027      0.01%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     32152049     23.98%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     16638590     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     134059558                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.552273                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3063813                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022854                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    502238058                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    149869635                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    132919757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     137123371                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       241889                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1260002                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          573                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         3416                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       102336                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        11875                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2088501                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3553442                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       171535                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    139308009                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1351                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     32957931                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     16675985                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8201                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        116785                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          110                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         3416                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       588088                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       581994                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1170082                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    133121002                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     32042208                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       938556                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   80                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            48679125                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17440906                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          16636917                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548407                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             132923977                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            132919757                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         71778108                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        141381391                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.547578                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507691                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    108007214                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126925819                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     12395079                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16181                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1020709                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    228898101                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.554508                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378158                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    182892134     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     16767381      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7880589      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      7785868      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2120098      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      9069867      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       676787      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       493809      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1211568      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    228898101                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    108007214                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126925819                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              48271578                       # Number of memory references committed
system.switch_cpus3.commit.loads             31697929                       # Number of loads committed
system.switch_cpus3.commit.membars               8078                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16761194                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112867373                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1229311                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1211568                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           367007106                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          280730545                       # The number of ROB writes
system.switch_cpus3.timesIdled                4413081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               11754649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          108007214                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126925819                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    108007214                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.247454                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.247454                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.444948                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.444948                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       658175889                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      154354961                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      166325335                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16156                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus4.numCycles               242741251                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22071350                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     18371993                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1998990                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8475608                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8081156                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2375030                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        92927                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    191908437                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             121062189                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22071350                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10456186                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25235017                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5567126                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       6157670                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11913103                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1910325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    226851100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.655909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.031468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       201616083     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1548383      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1946034      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3094089      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1310046      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1685452      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1953223      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          898154      0.40%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12799636      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    226851100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090925                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.498729                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       190777142                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7398186                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25114198                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        12139                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3549433                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3364158                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          543                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     147989300                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2615                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3549433                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       190971795                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         620150                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      6235854                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24931557                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       542307                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     147070774                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          140                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         78022                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       378221                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    205377768                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    683937146                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    683937146                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171984441                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        33393310                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        35674                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18616                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1910938                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13769570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7209047                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        81670                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1638061                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143588717                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        35805                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        137814055                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       129500                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17318883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     35200124                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1398                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    226851100                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607509                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.328204                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    168459182     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     26623931     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     10896838      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6101163      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8270940      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2544712      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2500294      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1348445      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       105595      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    226851100                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         939674     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        129331     10.85%     89.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       122875     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    116094362     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1884047      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17056      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12631027      9.17%     94.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7187563      5.22%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     137814055                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.567741                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1191880                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008648                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    503800587                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    160944058                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    134224587                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     139005935                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       103230                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2591265                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          656                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       105683                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3549433                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         471598                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        59235                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143624527                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       113496                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13769570                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7209047                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18617                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         51767                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          656                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1179570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1126663                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2306233                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    135412244                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12425211                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2401808                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19612161                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19153550                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7186950                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.557846                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             134225033                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            134224587                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         80427512                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        216039718                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.552953                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372281                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    100056901                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    123293510                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20331626                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        34407                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2016123                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    223301667                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.552139                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.372703                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    171124731     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     26441003     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9597511      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4786941      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4375770      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1836416      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1818504      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       865850      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2454941      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    223301667                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    100056901                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     123293510                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18281665                       # Number of memory references committed
system.switch_cpus4.commit.loads             11178301                       # Number of loads committed
system.switch_cpus4.commit.membars              17164                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17871121                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        111004310                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2545998                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2454941                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           364471160                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          290799737                       # The number of ROB writes
system.switch_cpus4.timesIdled                2903635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               15890151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          100056901                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            123293510                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    100056901                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.426032                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.426032                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.412196                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.412196                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       609289692                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      187543815                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      136873726                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         34378                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               242741251                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18941061                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17091000                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       995874                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7071400                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6779477                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1048377                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        44125                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    200886061                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             119183864                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18941061                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      7827854                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23569593                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3113912                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4481392                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11532133                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1001022                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    231030176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.933319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       207460583     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          841060      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1719587      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          721093      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         3922796      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3485636      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          680182      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1413440      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10785799      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    231030176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078030                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490991                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       199801012                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5578725                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23483238                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        74565                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2092631                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1662719                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          500                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     139758526                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2730                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2092631                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       200001485                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3922598                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1024062                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23368425                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       620970                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     139686890                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          102                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        263214                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       226041                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3479                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    163997237                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    657971738                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    657971738                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    145612204                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        18385022                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16229                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8196                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1571516                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     32974731                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     16684785                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       152149                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       806000                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         139417836                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16279                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        134138155                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        67955                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     10621231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     25334843                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           90                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    231030176                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580609                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378223                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    183398607     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     14240325      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11713063      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5060027      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6411775      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      6221034      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3532507      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       278393      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       174445      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    231030176                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         339744     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2649247     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        76792      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     84142390     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1170833      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8032      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     32168852     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     16648048     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     134138155                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.552597                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3065783                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022855                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    502440224                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    150058771                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    132997751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     137203938                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       241204                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1255370                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          525                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3435                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        99912                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        11875                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2092631                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3578095                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       173274                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    139434197                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1411                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     32974731                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     16684785                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8197                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        118401                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           68                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3435                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       582784                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       584835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1167619                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    133199029                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     32059491                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       939126                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   82                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            48706062                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17452253                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          16646571                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548728                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             133001971                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            132997751                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         71818434                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        141467326                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547899                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507668                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    108081549                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    127013441                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     12434360                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1017793                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    228937545                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.554795                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378558                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    182904917     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     16775688      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7881555      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      7795073      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2119498      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      9075805      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       676994      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       493677      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1214338      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    228937545                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    108081549                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     127013441                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              48304226                       # Number of memory references committed
system.switch_cpus5.commit.loads             31719358                       # Number of loads committed
system.switch_cpus5.commit.membars               8082                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16772826                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        112945332                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1230208                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1214338                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           367170683                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          280988486                       # The number of ROB writes
system.switch_cpus5.timesIdled                4410140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               11711075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          108081549                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            127013441                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    108081549                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.245908                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.245908                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445254                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445254                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       658541541                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      154446204                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      166465561                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16164                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus6.numCycles               242741251                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19830037                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16260332                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1945277                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8303190                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7757186                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2038107                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        87836                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    189421305                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             112660979                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19830037                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9795293                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24792730                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5505387                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5765263                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11667349                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1930098                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    223509332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       198716602     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2690123      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3113419      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1712685      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1962287      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1087974      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          738999      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1918307      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11568936      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    223509332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081692                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464120                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       187883981                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7331640                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24585262                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       196603                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3511844                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3219878                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18191                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     137536108                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        89737                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3511844                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       188184222                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2738594                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3751916                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24494002                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       828752                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     137452354                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          190                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        212871                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       385721                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    191051233                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    639964686                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    639964686                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    163339293                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27711940                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        36140                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        20207                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2210524                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13124808                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7150949                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       188132                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1583839                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         137256817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        36221                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        129810906                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       181948                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16992319                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     39157680                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4136                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    223509332                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580785                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270086                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    168800610     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22012509      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11830335      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8178197      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7146090      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3655637      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       888993      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       569055      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       427906      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    223509332                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34942     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        119792     42.68%     55.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       125946     44.87%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    108660003     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2027444      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15907      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12007588      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7099964      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     129810906                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.534771                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             280680                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002162                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    483593772                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    154286579                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    127651293                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     130091586                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       327435                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2301698                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          756                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1225                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       148230                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7955                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3511844                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2261998                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       142923                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    137293154                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        48986                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13124808                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7150949                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        20197                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        101085                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1225                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1131518                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1087490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2219008                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    127890879                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11275025                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1920027                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  116                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18373421                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17902458                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7098396                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.526861                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             127653383                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            127651293                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75870762                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        198671505                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.525874                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381891                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     95917454                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    117679032                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19615364                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32085                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1956380                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    219997488                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534911                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.353980                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    171926449     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22290778     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9341553      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5614347      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3885194      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2513856      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1300863      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1048711      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2075737      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    219997488                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     95917454                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     117679032                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17825829                       # Number of memory references committed
system.switch_cpus6.commit.loads             10823110                       # Number of loads committed
system.switch_cpus6.commit.membars              16008                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16841814                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        106092449                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2394185                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2075737                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           355215497                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          278100711                       # The number of ROB writes
system.switch_cpus6.timesIdled                2901976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               19231919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           95917454                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            117679032                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     95917454                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.530731                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.530731                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395143                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395143                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       576926475                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      177176470                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      128366958                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32054                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus7.numCycles               242741251                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18928195                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17078675                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       997415                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7526528                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         6783494                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1049103                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        44396                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    200888063                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             119098261                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18928195                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      7832597                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23558697                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3112063                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4462814                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11533838                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1002726                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    230999131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.604898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.932713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       207440434     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          842302      0.36%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1719465      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          721796      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         3919467      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3485755      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          685331      0.30%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1410953      0.61%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10773628      4.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    230999131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077977                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.490639                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       199804846                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5558263                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23472693                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        74270                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2089054                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1662040                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          503                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     139665618                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2700                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2089054                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       200003937                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        3905516                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1022162                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23358671                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       619786                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     139594008                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           92                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        262597                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       225111                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         5280                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    163891795                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    657540101                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    657540101                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    145535167                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        18356612                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16216                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8183                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1565132                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     32964423                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     16677614                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       152150                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       806820                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         139325973                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16266                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        134087046                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        69340                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     10580234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     25148741                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    230999131                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580466                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.377879                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    183366054     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     14253360      6.17%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11716394      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5058927      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6405990      2.77%     95.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      6216823      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      3529249      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       278124      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       174210      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    230999131                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         338968     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       2648069     86.43%     97.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        76825      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     84110979     62.73%     62.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1169492      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         8028      0.01%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     32158458     23.98%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     16640089     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     134087046                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.552387                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3063862                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022850                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    502306425                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    149925884                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    132942582                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     137150908                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       241273                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1262851                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          559                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         3418                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       102005                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        11874                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2089054                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3559446                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       172512                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    139342326                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1449                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     32964423                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     16677614                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8188                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        117746                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          117                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         3418                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       586293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       582892                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1169185                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    133145678                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     32047950                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       941368                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   87                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            48686351                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17445493                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          16638401                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548509                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             132946742                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            132942582                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         71794497                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        141401354                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.547672                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507736                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    108023380                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    126945254                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     12410319                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        16181                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1019516                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    228910077                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554564                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378219                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    182895453     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     16772671      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      7880803      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      7788707      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2118477      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      9070572      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       677808      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       493448      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1212138      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    228910077                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    108023380                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     126945254                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              48277174                       # Number of memory references committed
system.switch_cpus7.commit.loads             31701565                       # Number of loads committed
system.switch_cpus7.commit.membars               8078                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16763899                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        112884727                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1229596                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1212138                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           367053187                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          280800460                       # The number of ROB writes
system.switch_cpus7.timesIdled                4412503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               11742120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          108023380                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            126945254                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    108023380                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.247118                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.247118                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.445015                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.445015                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       658281949                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      154386717                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      166358981                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         16156                       # number of misc regfile writes
system.l2.replacements                         129338                       # number of replacements
system.l2.tagsinuse                      32764.672788                       # Cycle average of tags in use
system.l2.total_refs                          2951919                       # Total number of references to valid blocks.
system.l2.sampled_refs                         162098                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.210706                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           244.002683                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.155780                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1439.702348                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.427378                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2567.045659                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.219676                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2616.063048                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.922419                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   4387.840290                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      6.638678                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1431.825817                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.411238                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   4400.647145                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      6.382413                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2549.373708                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      6.626246                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   4398.807403                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            707.171743                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1165.813854                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1092.355202                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1270.095055                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            720.625774                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1249.216004                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1185.264414                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1284.038813                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000188                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.043936                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.078340                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000190                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.079836                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000242                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.133906                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000203                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.043696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000226                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.134297                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000195                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.077801                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000202                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.134241                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.021581                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.035578                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.033336                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.038760                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.021992                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.038123                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.036171                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.039186                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999898                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        27276                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39770                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39480                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        53561                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        27296                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        53611                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        39814                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        53689                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  334507                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           150788                       # number of Writeback hits
system.l2.Writeback_hits::total                150788                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1086                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        27481                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39920                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39630                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        53636                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        27502                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        53686                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        39964                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        53764                       # number of demand (read+write) hits
system.l2.demand_hits::total                   335593                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        27481                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39920                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39630                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        53636                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        27502                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        53686                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        39964                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        53764                       # number of overall hits
system.l2.overall_hits::total                  335593                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7882                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13943                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14153                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        23756                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         7869                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        23812                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        13855                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        23741                       # number of ReadReq misses
system.l2.ReadReq_misses::total                129310                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  17                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7882                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13949                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14159                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        23756                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         7869                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        23812                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        13859                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        23742                       # number of demand (read+write) misses
system.l2.demand_misses::total                 129327                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7882                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13949                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14159                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        23756                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         7869                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        23812                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        13859                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        23742                       # number of overall misses
system.l2.overall_misses::total                129327                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5704241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1297741983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5510384                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2301243287                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5499387                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2342294633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6595007                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   3874143479                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5401951                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1297625611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5885027                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3877260777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5094164                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2293523599                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6306182                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3869463418                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     21199293130                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       956425                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       917154                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       597904                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       193805                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2665288                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5704241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1297741983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5510384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2302199712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5499387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2343211787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6595007                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3874143479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5401951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1297625611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5885027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3877260777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5094164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2294121503                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6306182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3869657223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21201958418                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5704241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1297741983                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5510384                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2302199712                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5499387                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2343211787                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6595007                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3874143479                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5401951                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1297625611                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5885027                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3877260777                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5094164                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2294121503                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6306182                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3869657223                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21201958418                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        35158                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53713                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        53633                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        77317                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        35165                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        77423                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        53669                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        77430                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              463817                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       150788                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            150788                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           76                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1103                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        35363                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53869                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        53789                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        77392                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        35371                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        77498                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        53823                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        77506                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               464920                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        35363                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53869                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        53789                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        77392                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        35371                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        77498                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        53823                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        77506                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              464920                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.224188                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.259583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.263886                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.307255                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.223774                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.307557                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.258156                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.306612                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.278795                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.025974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.013158                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.015413                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.222888                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.258943                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.263232                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.306957                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.222470                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.307260                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.257492                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.306325                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.278170                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.222888                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.258943                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.263232                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.306957                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.222470                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.307260                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.257492                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.306325                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.278170                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 158451.138889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164646.280513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 153066.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165046.495517                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152760.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 165498.101675                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 160853.829268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163080.631377                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150054.194444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 164903.496124                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 154869.131579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 162828.018520                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 145547.542857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165537.610899                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 153809.317073                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 162986.538815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163941.637383                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 159404.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       152859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       149476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data       193805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 156781.647059                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 158451.138889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164646.280513                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 153066.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165044.068535                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152760.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 165492.745745                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 160853.829268                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163080.631377                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150054.194444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 164903.496124                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 154869.131579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 162828.018520                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 145547.542857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165532.975179                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 153809.317073                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 162987.836871                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163940.696204                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 158451.138889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164646.280513                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 153066.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165044.068535                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152760.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 165492.745745                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 160853.829268                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163080.631377                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150054.194444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 164903.496124                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 154869.131579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 162828.018520                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 145547.542857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165532.975179                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 153809.317073                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 162987.836871                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163940.696204                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                48528                       # number of writebacks
system.l2.writebacks::total                     48528                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7882                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13943                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14153                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        23756                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         7869                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        23812                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        13855                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        23741                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           129310                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             17                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        23756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         7869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        23812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        13859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        23742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            129327                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        23756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         7869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        23812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        13859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        23742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           129327                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3608465                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    838719195                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3415783                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1489101396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3404699                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1517818641                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4210471                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2490832876                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3305304                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    839352027                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3671169                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2490785294                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3056524                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1486492438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3924230                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2487243374                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13668941886                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       606648                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       566705                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       365652                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data       135149                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1674154                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3608465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    838719195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3415783                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1489708044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3404699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1518385346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4210471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2490832876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3305304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    839352027                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3671169                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2490785294                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3056524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1486858090                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3924230                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2487378523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13670616040                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3608465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    838719195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3415783                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1489708044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3404699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1518385346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4210471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2490832876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3305304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    839352027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3671169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2490785294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3056524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1486858090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3924230                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2487378523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13670616040                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.224188                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259583                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.263886                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.307255                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.223774                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.307557                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.258156                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.306612                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.278795                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.038462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.038462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.025974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.013158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.015413                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.222888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.258943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.263232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.306957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.222470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.307260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.257492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.306325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.278170                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.222888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.258943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.263232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.306957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.222470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.307260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.257492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.306325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.278170                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100235.138889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106409.438594                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94882.861111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106799.210787                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94574.972222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107243.597894                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 102694.414634                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104850.685132                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst        91814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106665.653450                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 96609.710526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104602.103729                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 87329.257143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107289.241285                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 95712.926829                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 104765.737501                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105706.765803                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       101108                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 94450.833333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data        91413                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       135149                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98479.647059                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 100235.138889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106409.438594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94882.861111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106796.762779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94574.972222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 107238.176849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 102694.414634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 104850.685132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst        91814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106665.653450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 96609.710526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 104602.103729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 87329.257143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 107284.659066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 95712.926829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 104767.017227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105705.815800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 100235.138889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106409.438594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94882.861111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106796.762779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94574.972222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 107238.176849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 102694.414634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 104850.685132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst        91814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106665.653450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 96609.710526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 104602.103729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 87329.257143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 107284.659066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 95712.926829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 104767.017227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105705.815800                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.548248                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011923047                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2052582.245436                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.548248                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.060173                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.789340                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11914947                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11914947                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11914947                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11914947                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11914947                       # number of overall hits
system.cpu0.icache.overall_hits::total       11914947                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8488622                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8488622                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8488622                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8488622                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8488622                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8488622                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11914999                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11914999                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11914999                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11914999                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11914999                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11914999                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 163242.730769                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 163242.730769                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 163242.730769                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 163242.730769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 163242.730769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 163242.730769                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6327143                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6327143                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6327143                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6327143                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6327143                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6327143                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 166503.763158                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 166503.763158                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 166503.763158                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 166503.763158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 166503.763158                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 166503.763158                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35363                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163371916                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35619                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4586.650832                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.475383                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.524617                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912013                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087987                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9507328                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9507328                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062546                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062546                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18466                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18466                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16569874                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16569874                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16569874                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16569874                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90752                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90752                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2073                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2073                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92825                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92825                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92825                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92825                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9055922056                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9055922056                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    137293392                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    137293392                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9193215448                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9193215448                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9193215448                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9193215448                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9598080                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9598080                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16662699                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16662699                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16662699                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16662699                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009455                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009455                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000293                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005571                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005571                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005571                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005571                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99787.575547                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99787.575547                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 66229.325615                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66229.325615                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99038.141104                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99038.141104                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99038.141104                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99038.141104                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       229797                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 57449.250000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8624                       # number of writebacks
system.cpu0.dcache.writebacks::total             8624                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55594                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55594                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1868                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1868                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57462                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57462                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35158                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35158                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          205                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35363                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35363                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3177832479                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3177832479                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15422526                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15422526                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3193255005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3193255005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3193255005                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3193255005                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002122                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002122                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90387.180130                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90387.180130                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 75231.834146                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75231.834146                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90299.324294                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90299.324294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90299.324294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90299.324294                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.962257                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009886027                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1945830.495183                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.962257                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.057632                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830068                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11666282                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11666282                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11666282                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11666282                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11666282                       # number of overall hits
system.cpu1.icache.overall_hits::total       11666282                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6980329                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6980329                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6980329                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6980329                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6980329                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6980329                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11666326                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11666326                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11666326                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11666326                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11666326                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11666326                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158643.840909                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158643.840909                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158643.840909                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158643.840909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158643.840909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158643.840909                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6091890                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6091890                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6091890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6091890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6091890                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6091890                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 164645.675676                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 164645.675676                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 164645.675676                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 164645.675676                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 164645.675676                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 164645.675676                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53869                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171731783                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54125                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3172.873589                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.596757                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.403243                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912487                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087513                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8227173                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8227173                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6964845                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6964845                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17359                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17359                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16028                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16028                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15192018                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15192018                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15192018                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15192018                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       184533                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       184533                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3718                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3718                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       188251                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        188251                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       188251                       # number of overall misses
system.cpu1.dcache.overall_misses::total       188251                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22375984474                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22375984474                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    462429417                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    462429417                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22838413891                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22838413891                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22838413891                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22838413891                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8411706                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8411706                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6968563                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6968563                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16028                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16028                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15380269                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15380269                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15380269                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15380269                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021938                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021938                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000534                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000534                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012240                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012240                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012240                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012240                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121257.360331                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121257.360331                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 124375.851802                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 124375.851802                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121318.951246                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121318.951246                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121318.951246                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121318.951246                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21516                       # number of writebacks
system.cpu1.dcache.writebacks::total            21516                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130820                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130820                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3562                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3562                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       134382                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134382                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       134382                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134382                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53713                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53713                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          156                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53869                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53869                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53869                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53869                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5087982587                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5087982587                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10958739                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10958739                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5098941326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5098941326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5098941326                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5098941326                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003502                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003502                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003502                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003502                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94725.347439                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94725.347439                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 70248.326923                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70248.326923                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94654.464089                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94654.464089                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94654.464089                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94654.464089                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               517.965443                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009883380                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1945825.394990                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.965443                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.057637                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.830073                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11663635                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11663635                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11663635                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11663635                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11663635                       # number of overall hits
system.cpu2.icache.overall_hits::total       11663635                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.cpu2.icache.overall_misses::total           43                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7027769                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7027769                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7027769                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7027769                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7027769                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7027769                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11663678                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11663678                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11663678                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11663678                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11663678                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11663678                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 163436.488372                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 163436.488372                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 163436.488372                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 163436.488372                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 163436.488372                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 163436.488372                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6113933                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6113933                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6113933                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6113933                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6113933                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6113933                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165241.432432                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165241.432432                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165241.432432                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165241.432432                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165241.432432                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165241.432432                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53789                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171732159                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54045                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3177.577186                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.599983                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.400017                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912500                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087500                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8229387                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8229387                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6962989                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6962989                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17381                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17381                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16024                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16024                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15192376                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15192376                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15192376                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15192376                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       184234                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       184234                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3731                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3731                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       187965                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        187965                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       187965                       # number of overall misses
system.cpu2.dcache.overall_misses::total       187965                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  22403558424                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22403558424                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    471882195                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    471882195                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  22875440619                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22875440619                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  22875440619                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22875440619                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8413621                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8413621                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6966720                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6966720                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16024                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16024                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15380341                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15380341                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15380341                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15380341                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021897                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021897                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000536                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000536                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012221                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012221                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012221                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012221                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 121603.821358                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121603.821358                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 126476.064058                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 126476.064058                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121700.532647                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121700.532647                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121700.532647                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121700.532647                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21124                       # number of writebacks
system.cpu2.dcache.writebacks::total            21124                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       130601                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       130601                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3575                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3575                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       134176                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       134176                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       134176                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       134176                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53633                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53633                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          156                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53789                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53789                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53789                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53789                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5107573169                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5107573169                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10853766                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10853766                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5118426935                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5118426935                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5118426935                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5118426935                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006375                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006375                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003497                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003497                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003497                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003497                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95231.912610                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95231.912610                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69575.423077                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69575.423077                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95157.503114                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95157.503114                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95157.503114                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95157.503114                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               580.449821                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1039249692                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1776495.200000                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.377483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.072338                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063105                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867103                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.930208                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11534371                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11534371                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11534371                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11534371                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11534371                       # number of overall hits
system.cpu3.icache.overall_hits::total       11534371                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9562852                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9562852                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9562852                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9562852                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9562852                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9562852                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11534427                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11534427                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11534427                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11534427                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11534427                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11534427                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 170765.214286                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 170765.214286                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 170765.214286                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 170765.214286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 170765.214286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 170765.214286                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7694777                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7694777                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7694777                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7694777                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7694777                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7694777                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 183208.976190                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 183208.976190                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 183208.976190                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 183208.976190                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 183208.976190                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 183208.976190                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 77392                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               447552200                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 77648                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5763.859984                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.905670                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.094330                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437132                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562868                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     30243826                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       30243826                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     16557011                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      16557011                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8095                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8095                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8078                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8078                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     46800837                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        46800837                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     46800837                       # number of overall hits
system.cpu3.dcache.overall_hits::total       46800837                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       270525                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       270525                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          249                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       270774                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        270774                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       270774                       # number of overall misses
system.cpu3.dcache.overall_misses::total       270774                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  30193075556                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  30193075556                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     22064014                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     22064014                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  30215139570                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  30215139570                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  30215139570                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  30215139570                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     30514351                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     30514351                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     16557260                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     16557260                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8078                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8078                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     47071611                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     47071611                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     47071611                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     47071611                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008866                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008866                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005752                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005752                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005752                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005752                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111609.187898                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111609.187898                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 88610.497992                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88610.497992                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111588.038623                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111588.038623                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111588.038623                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111588.038623                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23268                       # number of writebacks
system.cpu3.dcache.writebacks::total            23268                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       193208                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       193208                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          174                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       193382                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       193382                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       193382                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       193382                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        77317                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        77317                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           75                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        77392                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        77392                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        77392                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        77392                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   7816929001                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7816929001                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5431422                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5431422                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   7822360423                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7822360423                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   7822360423                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7822360423                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001644                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001644                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101102.331971                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101102.331971                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72418.960000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72418.960000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 101074.535133                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101074.535133                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 101074.535133                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101074.535133                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               492.623450                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1011921151                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2052578.399594                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.623450                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.060294                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.789461                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11913051                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11913051                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11913051                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11913051                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11913051                       # number of overall hits
system.cpu4.icache.overall_hits::total       11913051                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8032678                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8032678                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8032678                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8032678                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8032678                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8032678                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11913103                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11913103                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11913103                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11913103                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11913103                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11913103                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 154474.576923                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 154474.576923                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 154474.576923                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 154474.576923                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 154474.576923                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 154474.576923                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6080104                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6080104                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6080104                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6080104                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6080104                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6080104                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 160002.736842                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 160002.736842                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 160002.736842                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 160002.736842                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 160002.736842                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 160002.736842                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 35371                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               163381986                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 35627                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4585.903556                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.476819                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.523181                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912019                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087981                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9513541                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9513541                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7066519                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7066519                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18342                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18342                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17189                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17189                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     16580060                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        16580060                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     16580060                       # number of overall hits
system.cpu4.dcache.overall_hits::total       16580060                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        90885                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        90885                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2114                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2114                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        92999                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         92999                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        92999                       # number of overall misses
system.cpu4.dcache.overall_misses::total        92999                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   9058843103                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   9058843103                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    138803870                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    138803870                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   9197646973                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   9197646973                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   9197646973                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   9197646973                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9604426                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9604426                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7068633                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7068633                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17189                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17189                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16673059                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16673059                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16673059                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16673059                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009463                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009463                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000299                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000299                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005578                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005578                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005578                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005578                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 99673.687660                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 99673.687660                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 65659.351939                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 65659.351939                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 98900.493263                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 98900.493263                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 98900.493263                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 98900.493263                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       110139                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 15734.142857                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8571                       # number of writebacks
system.cpu4.dcache.writebacks::total             8571                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        55720                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        55720                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         1908                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1908                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        57628                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        57628                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        57628                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        57628                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        35165                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        35165                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          206                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        35371                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        35371                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        35371                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        35371                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3177805924                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3177805924                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     15501355                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     15501355                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3193307279                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3193307279                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3193307279                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3193307279                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002121                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002121                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90368.432362                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90368.432362                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 75249.296117                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 75249.296117                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90280.378813                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90280.378813                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90280.378813                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90280.378813                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               577.640776                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1039247405                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1785648.462199                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    36.568527                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.072249                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.058603                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867103                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.925706                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11532084                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11532084                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11532084                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11532084                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11532084                       # number of overall hits
system.cpu5.icache.overall_hits::total       11532084                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           49                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           49                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           49                       # number of overall misses
system.cpu5.icache.overall_misses::total           49                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8118288                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8118288                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8118288                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8118288                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8118288                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8118288                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11532133                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11532133                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11532133                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11532133                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11532133                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11532133                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 165679.346939                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 165679.346939                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 165679.346939                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 165679.346939                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 165679.346939                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 165679.346939                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6551276                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6551276                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6551276                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6551276                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6551276                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6551276                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 167981.435897                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 167981.435897                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 167981.435897                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 167981.435897                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 167981.435897                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 167981.435897                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 77498                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               447579267                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 77754                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5756.350374                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.907227                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.092773                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437138                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562862                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     30259677                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       30259677                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     16568221                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      16568221                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8097                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8097                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8082                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8082                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     46827898                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        46827898                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     46827898                       # number of overall hits
system.cpu5.dcache.overall_hits::total       46827898                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       271737                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       271737                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          249                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       271986                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        271986                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       271986                       # number of overall misses
system.cpu5.dcache.overall_misses::total       271986                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  30284220813                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  30284220813                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     21624367                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     21624367                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  30305845180                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  30305845180                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  30305845180                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  30305845180                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     30531414                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     30531414                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     16568470                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     16568470                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8082                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8082                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     47099884                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     47099884                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     47099884                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     47099884                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008900                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008900                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005775                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005775                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005775                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005775                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 111446.806335                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 111446.806335                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86844.847390                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86844.847390                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 111424.283529                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 111424.283529                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 111424.283529                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 111424.283529                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        22989                       # number of writebacks
system.cpu5.dcache.writebacks::total            22989                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       194314                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       194314                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          174                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       194488                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       194488                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       194488                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       194488                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        77423                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        77423                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           75                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        77498                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        77498                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        77498                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        77498                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   7831522546                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7831522546                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5253300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5253300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   7836775846                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7836775846                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   7836775846                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7836775846                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001645                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001645                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001645                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001645                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 101152.403627                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 101152.403627                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        70044                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        70044                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 101122.297943                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 101122.297943                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 101122.297943                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 101122.297943                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               517.318368                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1009887051                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1949588.901544                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    35.318368                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.056600                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.829036                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11667306                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11667306                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11667306                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11667306                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11667306                       # number of overall hits
system.cpu6.icache.overall_hits::total       11667306                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           43                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.cpu6.icache.overall_misses::total           43                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6630119                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6630119                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6630119                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6630119                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6630119                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6630119                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11667349                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11667349                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11667349                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11667349                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11667349                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11667349                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 154188.813953                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 154188.813953                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 154188.813953                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 154188.813953                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 154188.813953                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 154188.813953                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5626985                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5626985                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5626985                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5626985                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5626985                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5626985                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156305.138889                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156305.138889                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156305.138889                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156305.138889                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156305.138889                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156305.138889                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 53823                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               171734180                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 54079                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3175.616783                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.597318                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.402682                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912490                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087510                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8229889                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8229889                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6964668                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6964668                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17218                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17218                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16027                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16027                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15194557                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15194557                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15194557                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15194557                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       184159                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       184159                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3729                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3729                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       187888                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        187888                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       187888                       # number of overall misses
system.cpu6.dcache.overall_misses::total       187888                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  22354385906                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  22354385906                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    466218349                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    466218349                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  22820604255                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  22820604255                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  22820604255                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  22820604255                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8414048                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8414048                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6968397                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6968397                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16027                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16027                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15382445                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15382445                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15382445                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15382445                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021887                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021887                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000535                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000535                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012214                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012214                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012214                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012214                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 121386.334124                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 121386.334124                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 125025.033253                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 125025.033253                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 121458.551132                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 121458.551132                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 121458.551132                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 121458.551132                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        61448                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets        61448                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21445                       # number of writebacks
system.cpu6.dcache.writebacks::total            21445                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       130490                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       130490                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         3575                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3575                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       134065                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       134065                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       134065                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       134065                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        53669                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        53669                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          154                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        53823                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        53823                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        53823                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        53823                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5083815371                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5083815371                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10737728                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10737728                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5094553099                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5094553099                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5094553099                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5094553099                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006378                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006378                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003499                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003499                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003499                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003499                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94725.360469                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94725.360469                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 69725.506494                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 69725.506494                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94653.830128                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94653.830128                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94653.830128                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94653.830128                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               580.649111                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1039249105                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1776494.196581                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    39.576776                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.072335                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.063424                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867103                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.930527                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11533784                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11533784                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11533784                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11533784                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11533784                       # number of overall hits
system.cpu7.icache.overall_hits::total       11533784                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      9250126                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      9250126                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      9250126                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      9250126                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      9250126                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      9250126                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11533838                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11533838                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11533838                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11533838                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11533838                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11533838                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 171298.629630                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 171298.629630                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 171298.629630                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 171298.629630                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 171298.629630                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 171298.629630                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7318656                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7318656                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7318656                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7318656                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7318656                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7318656                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 174253.714286                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 174253.714286                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 174253.714286                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 174253.714286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 174253.714286                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 174253.714286                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 77506                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               447559555                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 77762                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5755.504681                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.907178                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.092822                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437137                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562863                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     30249234                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       30249234                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     16558961                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      16558961                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8092                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8092                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         8078                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8078                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     46808195                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        46808195                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     46808195                       # number of overall hits
system.cpu7.dcache.overall_hits::total       46808195                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       271210                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       271210                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          253                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          253                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       271463                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        271463                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       271463                       # number of overall misses
system.cpu7.dcache.overall_misses::total       271463                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  30257765989                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  30257765989                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     22606749                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     22606749                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  30280372738                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  30280372738                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  30280372738                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  30280372738                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     30520444                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     30520444                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     16559214                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     16559214                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         8078                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         8078                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     47079658                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     47079658                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     47079658                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     47079658                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008886                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008886                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005766                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005766                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005766                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005766                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 111565.819804                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 111565.819804                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 89354.739130                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 89354.739130                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 111545.119364                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 111545.119364                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 111545.119364                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 111545.119364                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        23251                       # number of writebacks
system.cpu7.dcache.writebacks::total            23251                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       193780                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       193780                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          177                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          177                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       193957                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       193957                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       193957                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       193957                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        77430                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        77430                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           76                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        77506                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        77506                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        77506                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        77506                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   7829909325                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   7829909325                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      5440867                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5440867                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   7835350192                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   7835350192                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   7835350192                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   7835350192                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001646                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001646                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001646                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001646                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 101122.424448                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 101122.424448                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 71590.355263                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 71590.355263                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 101093.466209                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 101093.466209                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 101093.466209                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 101093.466209                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
