// Seed: 3478672738
module module_0 (
    input  wor   id_0,
    output wire  id_1,
    output uwire id_2
);
  logic id_4;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wire id_4
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2
  );
  assign id_0 = 1;
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor id_4,
    output uwire id_5,
    input uwire id_6,
    input wand id_7,
    input wire id_8,
    input wor id_9
);
  assign id_5 = -1;
  assign module_0.id_2 = 0;
endmodule
