

================================================================
== Vitis HLS Report for 'RNI_Pipeline_WEIGHTS_LOOP'
================================================================
* Date:           Sat Feb 17 17:22:09 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI_hls
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHTS_LOOP  |        ?|        ?|         5|          2|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln2"   --->   Operation 9 'read' 'trunc_ln2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln31_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %trunc_ln31_1"   --->   Operation 10 'read' 'trunc_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cmp12_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp12"   --->   Operation 11 'read' 'cmp12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln31_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln31_1"   --->   Operation 12 'read' 'sext_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln31_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln31_2"   --->   Operation 13 'read' 'sext_ln31_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %j_2"   --->   Operation 14 'read' 'j_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln31_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln31"   --->   Operation 15 'read' 'sext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln31_1_cast = sext i32 %sext_ln31_1_read"   --->   Operation 16 'sext' 'sext_ln31_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln31_2_cast = sext i62 %sext_ln31_2_read"   --->   Operation 17 'sext' 'sext_ln31_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_2_cast = zext i4 %j_2_read"   --->   Operation 18 'zext' 'j_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln31_cast = sext i32 %sext_ln31_read"   --->   Operation 19 'sext' 'sext_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 4, void @empty_8, void @empty_12, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %sext_ln31_cast, i64 %k"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.05>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k"   --->   Operation 23 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%NEURONS_MEM_addr = getelementptr i32 %NEURONS_MEM, i64 0, i64 %j_2_cast"   --->   Operation 24 'getelementptr' 'NEURONS_MEM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.52ns)   --->   "%icmp_ln31 = icmp_slt  i64 %k_1, i64 %sext_ln31_1_cast" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 25 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.end.loopexit.exitStub, void %for.body11.split" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 26 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i64 %k_1"   --->   Operation 27 'trunc' 'empty' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 28 'specloopname' 'specloopname_ln31' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %cmp12_read, void %if.else, void %if.then" [RNI_hls/apc/src/RNI_v3.c:33]   --->   Operation 29 'br' 'br_ln33' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln47 = add i4 %trunc_ln31_1_read, i4 15" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 30 'add' 'add_ln47' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47_1 = add i4 %add_ln47, i4 %trunc_ln2_read" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 31 'add' 'add_ln47_1' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%sub_ln47 = sub i4 %add_ln47_1, i4 %empty" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 32 'sub' 'sub_ln47' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 33 'br' 'br_ln0' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %k_1" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 34 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln31 & cmp12_read)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%WEIGHTS_load = load i6 %WEIGHTS_addr" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 35 'load' 'WEIGHTS_load' <Predicate = (icmp_ln31 & cmp12_read)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 56> <ROM>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31_2_cast" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 37 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i4 %sub_ln47" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 39 'zext' 'zext_ln47' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln47" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 40 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.32ns)   --->   "%NEURONS_STATE_load = load i4 %NEURONS_STATE_addr" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 41 'load' 'NEURONS_STATE_load' <Predicate = (icmp_ln31 & !cmp12_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14> <RAM>
ST_3 : Operation 42 [1/2] (2.32ns)   --->   "%WEIGHTS_load = load i6 %WEIGHTS_addr" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 42 'load' 'WEIGHTS_load' <Predicate = (icmp_ln31 & cmp12_read)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 56> <ROM>
ST_3 : Operation 43 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 43 'read' 'gmem_addr_read' <Predicate = (icmp_ln31 & cmp12_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 44 [1/1] (3.52ns)   --->   "%add_ln31 = add i64 %k_1, i64 1" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 44 'add' 'add_ln31' <Predicate = (icmp_ln31)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln31 = store i64 %add_ln31, i64 %k" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 45 'store' 'store_ln31' <Predicate = (icmp_ln31)> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body11" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 46 'br' 'br_ln31' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 47 [1/2] (2.32ns)   --->   "%NEURONS_STATE_load = load i4 %NEURONS_STATE_addr" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 47 'load' 'NEURONS_STATE_load' <Predicate = (!cmp12_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %NEURONS_STATE_load, void %if.end, void %if.then26" [RNI_hls/apc/src/RNI_v3.c:47]   --->   Operation 48 'br' 'br_ln47' <Predicate = (!cmp12_read)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i8 %WEIGHTS_load" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 49 'sext' 'sext_ln39' <Predicate = (cmp12_read)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (6.91ns)   --->   "%mul_ln39 = mul i32 %sext_ln39, i32 %gmem_addr_read" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 50 'mul' 'mul_ln39' <Predicate = (cmp12_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_1 = getelementptr i8 %WEIGHTS, i64 0, i64 %k_1" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 51 'getelementptr' 'WEIGHTS_addr_1' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (2.32ns)   --->   "%WEIGHTS_load_1 = load i6 %WEIGHTS_addr_1" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 52 'load' 'WEIGHTS_load_1' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 56> <ROM>
ST_5 : Operation 53 [2/2] (2.32ns)   --->   "%NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 53 'load' 'NEURONS_MEM_load_1' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_5 : Operation 54 [1/2] (6.91ns)   --->   "%mul_ln39 = mul i32 %sext_ln39, i32 %gmem_addr_read" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 54 'mul' 'mul_ln39' <Predicate = (cmp12_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [2/2] (2.32ns)   --->   "%NEURONS_MEM_load = load i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 55 'load' 'NEURONS_MEM_load' <Predicate = (cmp12_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>

State 6 <SV = 5> <Delay = 7.19>
ST_6 : Operation 56 [1/2] (2.32ns)   --->   "%WEIGHTS_load_1 = load i6 %WEIGHTS_addr_1" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 56 'load' 'WEIGHTS_load_1' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 56> <ROM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i8 %WEIGHTS_load_1" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 57 'sext' 'sext_ln49' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_6 : Operation 58 [1/2] (2.32ns)   --->   "%NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 58 'load' 'NEURONS_MEM_load_1' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_6 : Operation 59 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %NEURONS_MEM_load_1, i32 %sext_ln49" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 59 'add' 'add_ln49' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln49 = store i32 %add_ln49, i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:49]   --->   Operation 60 'store' 'store_ln49' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln50 = br void %if.end" [RNI_hls/apc/src/RNI_v3.c:50]   --->   Operation 61 'br' 'br_ln50' <Predicate = (!cmp12_read & NEURONS_STATE_load)> <Delay = 0.00>
ST_6 : Operation 62 [1/2] (2.32ns)   --->   "%NEURONS_MEM_load = load i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 62 'load' 'NEURONS_MEM_load' <Predicate = (cmp12_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_6 : Operation 63 [1/1] (2.55ns)   --->   "%add_ln39 = add i32 %NEURONS_MEM_load, i32 %mul_ln39" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 63 'add' 'add_ln39' <Predicate = (cmp12_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln39 = store i32 %add_ln39, i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:39]   --->   Operation 64 'store' 'store_ln39' <Predicate = (cmp12_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [RNI_hls/apc/src/RNI_v3.c:40]   --->   Operation 65 'br' 'br_ln40' <Predicate = (cmp12_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ j_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln31_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln31_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln31_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEM]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                  (alloca       ) [ 0111000]
trunc_ln2_read     (read         ) [ 0010000]
trunc_ln31_1_read  (read         ) [ 0010000]
cmp12_read         (read         ) [ 0111111]
sext_ln31_1_read   (read         ) [ 0000000]
sext_ln31_2_read   (read         ) [ 0000000]
j_2_read           (read         ) [ 0000000]
sext_ln31_read     (read         ) [ 0000000]
sext_ln31_1_cast   (sext         ) [ 0010000]
sext_ln31_2_cast   (sext         ) [ 0111000]
j_2_cast           (zext         ) [ 0010000]
sext_ln31_cast     (sext         ) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
store_ln0          (store        ) [ 0000000]
br_ln0             (br           ) [ 0000000]
k_1                (load         ) [ 0111110]
NEURONS_MEM_addr   (getelementptr) [ 0111111]
icmp_ln31          (icmp         ) [ 0111100]
br_ln31            (br           ) [ 0000000]
empty              (trunc        ) [ 0000000]
specloopname_ln31  (specloopname ) [ 0000000]
br_ln33            (br           ) [ 0000000]
add_ln47           (add          ) [ 0000000]
add_ln47_1         (add          ) [ 0000000]
sub_ln47           (sub          ) [ 0101000]
br_ln0             (br           ) [ 0000000]
WEIGHTS_addr       (getelementptr) [ 0101000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
gmem_addr          (getelementptr) [ 0000000]
specpipeline_ln0   (specpipeline ) [ 0000000]
zext_ln47          (zext         ) [ 0000000]
NEURONS_STATE_addr (getelementptr) [ 0010100]
WEIGHTS_load       (load         ) [ 0010100]
gmem_addr_read     (read         ) [ 0110110]
add_ln31           (add          ) [ 0000000]
store_ln31         (store        ) [ 0000000]
br_ln31            (br           ) [ 0000000]
NEURONS_STATE_load (load         ) [ 0110011]
br_ln47            (br           ) [ 0000000]
sext_ln39          (sext         ) [ 0100010]
WEIGHTS_addr_1     (getelementptr) [ 0010001]
mul_ln39           (mul          ) [ 0010001]
WEIGHTS_load_1     (load         ) [ 0000000]
sext_ln49          (sext         ) [ 0000000]
NEURONS_MEM_load_1 (load         ) [ 0000000]
add_ln49           (add          ) [ 0000000]
store_ln49         (store        ) [ 0000000]
br_ln50            (br           ) [ 0000000]
NEURONS_MEM_load   (load         ) [ 0000000]
add_ln39           (add          ) [ 0000000]
store_ln39         (store        ) [ 0000000]
br_ln40            (br           ) [ 0000000]
ret_ln0            (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="j_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln31_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln31_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln31_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln31_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="trunc_ln31_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln31_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="trunc_ln2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="WEIGHTS">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="NEURONS_MEM">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEM"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="k_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln2_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="4" slack="0"/>
<pin id="75" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln2_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="trunc_ln31_1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln31_1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="cmp12_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp12_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln31_1_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln31_1_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln31_2_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="62" slack="0"/>
<pin id="98" dir="0" index="1" bw="62" slack="0"/>
<pin id="99" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln31_2_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_2_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_2_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln31_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln31_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="gmem_addr_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="NEURONS_MEM_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="1"/>
<pin id="123" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEM_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="WEIGHTS_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/2 WEIGHTS_load_1/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="NEURONS_STATE_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="NEURONS_STATE_load/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="WEIGHTS_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="64" slack="3"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr_1/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="3"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEM_load_1/5 NEURONS_MEM_load/5 store_ln49/6 store_ln39/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sext_ln31_1_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_1_cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sext_ln31_2_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="62" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_2_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="j_2_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln31_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_cast/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="k_1_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln31_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="empty_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln47_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln47_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="1"/>
<pin id="211" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sub_ln47_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="gmem_addr_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="62" slack="2"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln47_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="1"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln31_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln31_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="2"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln39_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln49_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln49_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln39_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/6 "/>
</bind>
</comp>

<comp id="260" class="1005" name="k_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="267" class="1005" name="trunc_ln2_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2_read "/>
</bind>
</comp>

<comp id="272" class="1005" name="trunc_ln31_1_read_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="1"/>
<pin id="274" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31_1_read "/>
</bind>
</comp>

<comp id="277" class="1005" name="cmp12_read_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp12_read "/>
</bind>
</comp>

<comp id="281" class="1005" name="sext_ln31_1_cast_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31_1_cast "/>
</bind>
</comp>

<comp id="286" class="1005" name="sext_ln31_2_cast_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="2"/>
<pin id="288" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln31_2_cast "/>
</bind>
</comp>

<comp id="291" class="1005" name="j_2_cast_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_2_cast "/>
</bind>
</comp>

<comp id="296" class="1005" name="k_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="302" class="1005" name="NEURONS_MEM_addr_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="3"/>
<pin id="304" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="NEURONS_MEM_addr "/>
</bind>
</comp>

<comp id="307" class="1005" name="icmp_ln31_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="311" class="1005" name="sub_ln47_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln47 "/>
</bind>
</comp>

<comp id="316" class="1005" name="WEIGHTS_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="1"/>
<pin id="318" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="NEURONS_STATE_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="WEIGHTS_load_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_load "/>
</bind>
</comp>

<comp id="331" class="1005" name="gmem_addr_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="NEURONS_STATE_load_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_load "/>
</bind>
</comp>

<comp id="340" class="1005" name="sext_ln39_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39 "/>
</bind>
</comp>

<comp id="345" class="1005" name="WEIGHTS_addr_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="1"/>
<pin id="347" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="mul_ln39_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="172"><net_src comp="90" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="96" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="102" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="108" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="190" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="190" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="203" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="199" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="219" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="233"><net_src comp="66" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="246"><net_src comp="133" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="160" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="247" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="258"><net_src comp="160" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="254" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="263"><net_src comp="68" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="270"><net_src comp="72" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="275"><net_src comp="78" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="280"><net_src comp="84" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="169" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="289"><net_src comp="173" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="294"><net_src comp="177" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="299"><net_src comp="190" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="305"><net_src comp="119" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="310"><net_src comp="194" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="213" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="319"><net_src comp="126" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="324"><net_src comp="139" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="329"><net_src comp="133" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="334"><net_src comp="114" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="339"><net_src comp="146" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="239" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="348"><net_src comp="152" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="353"><net_src comp="165" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="254" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_MEM | {6 }
 - Input state : 
	Port: RNI_Pipeline_WEIGHTS_LOOP : sext_ln31 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : gmem | {3 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : j_2 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : sext_ln31_2 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : sext_ln31_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : cmp12 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : trunc_ln31_1 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : trunc_ln2 | {1 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : WEIGHTS | {2 3 5 6 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : NEURONS_MEM | {5 6 }
	Port: RNI_Pipeline_WEIGHTS_LOOP : NEURONS_STATE | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln31 : 1
		br_ln31 : 2
		empty : 1
		add_ln47_1 : 1
		sub_ln47 : 2
		WEIGHTS_addr : 1
		WEIGHTS_load : 2
	State 3
		NEURONS_STATE_addr : 1
		NEURONS_STATE_load : 2
		gmem_addr_read : 1
		store_ln31 : 1
	State 4
		br_ln47 : 1
		mul_ln39 : 1
	State 5
		WEIGHTS_load_1 : 1
	State 6
		sext_ln49 : 1
		add_ln49 : 2
		store_ln49 : 3
		add_ln39 : 1
		store_ln39 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_165          |    2    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln47_fu_203       |    0    |    0    |    13   |
|          |       add_ln47_1_fu_208      |    0    |    0    |    7    |
|    add   |        add_ln31_fu_229       |    0    |    0    |    71   |
|          |        add_ln49_fu_247       |    0    |    0    |    39   |
|          |        add_ln39_fu_254       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln31_fu_194       |    0    |    0    |    71   |
|----------|------------------------------|---------|---------|---------|
|    sub   |        sub_ln47_fu_213       |    0    |    0    |    7    |
|----------|------------------------------|---------|---------|---------|
|          |   trunc_ln2_read_read_fu_72  |    0    |    0    |    0    |
|          | trunc_ln31_1_read_read_fu_78 |    0    |    0    |    0    |
|          |     cmp12_read_read_fu_84    |    0    |    0    |    0    |
|   read   |  sext_ln31_1_read_read_fu_90 |    0    |    0    |    0    |
|          |  sext_ln31_2_read_read_fu_96 |    0    |    0    |    0    |
|          |     j_2_read_read_fu_102     |    0    |    0    |    0    |
|          |  sext_ln31_read_read_fu_108  |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_114  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    sext_ln31_1_cast_fu_169   |    0    |    0    |    0    |
|          |    sext_ln31_2_cast_fu_173   |    0    |    0    |    0    |
|   sext   |     sext_ln31_cast_fu_181    |    0    |    0    |    0    |
|          |       sext_ln39_fu_239       |    0    |    0    |    0    |
|          |       sext_ln49_fu_243       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |        j_2_cast_fu_177       |    0    |    0    |    0    |
|          |       zext_ln47_fu_225       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         empty_fu_199         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |   165   |   297   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| NEURONS_MEM_addr_reg_302 |    4   |
|NEURONS_STATE_addr_reg_321|    4   |
|NEURONS_STATE_load_reg_336|    1   |
|  WEIGHTS_addr_1_reg_345  |    6   |
|   WEIGHTS_addr_reg_316   |    6   |
|   WEIGHTS_load_reg_326   |    8   |
|    cmp12_read_reg_277    |    1   |
|  gmem_addr_read_reg_331  |   32   |
|     icmp_ln31_reg_307    |    1   |
|     j_2_cast_reg_291     |   64   |
|        k_1_reg_296       |   64   |
|         k_reg_260        |   64   |
|     mul_ln39_reg_350     |   32   |
| sext_ln31_1_cast_reg_281 |   64   |
| sext_ln31_2_cast_reg_286 |   64   |
|     sext_ln39_reg_340    |   32   |
|     sub_ln47_reg_311     |    4   |
|  trunc_ln2_read_reg_267  |    4   |
| trunc_ln31_1_read_reg_272|    4   |
+--------------------------+--------+
|           Total          |   459  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_133 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_146 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_160 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_165    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  6.5906 ||    47   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   165  |   297  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   47   |
|  Register |    -   |    -   |   459  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   624  |   344  |
+-----------+--------+--------+--------+--------+
