
FREERTOS_I2C_24c256_STM32F407_FREERTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c2c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08005dbc  08005dbc  00015dbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006178  08006178  00016178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006180  08006180  00016180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006184  08006184  00016184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000d8  20000000  08006188  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000200d8  2**0
                  CONTENTS
  8 .bss          00005c38  200000d8  200000d8  000200d8  2**2
                  ALLOC
  9 ._user_heap_stack 0000c000  20005d10  20005d10  000200d8  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 11 .debug_info   00020ea9  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003c3b  00000000  00000000  00040fb1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000ea15  00000000  00000000  00044bec  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001130  00000000  00000000  00053608  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000018f0  00000000  00000000  00054738  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000c000  00000000  00000000  00056028  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000700a  00000000  00000000  00062028  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00069032  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003ec0  00000000  00000000  000690b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d8 	.word	0x200000d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005da4 	.word	0x08005da4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000dc 	.word	0x200000dc
 80001cc:	08005da4 	.word	0x08005da4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000582:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <HAL_Init+0x30>)
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800058a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000592:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000594:	681a      	ldr	r2, [r3, #0]
 8000596:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800059a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800059c:	2003      	movs	r0, #3
 800059e:	f000 f81b 	bl	80005d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005a2:	2000      	movs	r0, #0
 80005a4:	f004 f95c 	bl	8004860 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005a8:	f004 f8ac 	bl	8004704 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80005ac:	2000      	movs	r0, #0
 80005ae:	bd08      	pop	{r3, pc}
 80005b0:	40023c00 	.word	0x40023c00

080005b4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005b4:	4a03      	ldr	r2, [pc, #12]	; (80005c4 <HAL_IncTick+0x10>)
 80005b6:	4b04      	ldr	r3, [pc, #16]	; (80005c8 <HAL_IncTick+0x14>)
 80005b8:	6811      	ldr	r1, [r2, #0]
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	440b      	add	r3, r1
 80005be:	6013      	str	r3, [r2, #0]
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	20005bcc 	.word	0x20005bcc
 80005c8:	20000000 	.word	0x20000000

080005cc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005cc:	4b01      	ldr	r3, [pc, #4]	; (80005d4 <HAL_GetTick+0x8>)
 80005ce:	6818      	ldr	r0, [r3, #0]
}
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	20005bcc 	.word	0x20005bcc

080005d8 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80005d8:	1ec3      	subs	r3, r0, #3
 80005da:	2b04      	cmp	r3, #4
{
 80005dc:	b510      	push	{r4, lr}
 80005de:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80005e0:	d903      	bls.n	80005ea <HAL_NVIC_SetPriorityGrouping+0x12>
 80005e2:	2192      	movs	r1, #146	; 0x92
 80005e4:	4809      	ldr	r0, [pc, #36]	; (800060c <HAL_NVIC_SetPriorityGrouping+0x34>)
 80005e6:	f004 f885 	bl	80046f4 <assert_failed>
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005ea:	4a09      	ldr	r2, [pc, #36]	; (8000610 <HAL_NVIC_SetPriorityGrouping+0x38>)
 80005ec:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005ee:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005f2:	041b      	lsls	r3, r3, #16
 80005f4:	0c1b      	lsrs	r3, r3, #16
 80005f6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005fa:	0224      	lsls	r4, r4, #8
 80005fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000600:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000604:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 8000606:	60d4      	str	r4, [r2, #12]
 8000608:	bd10      	pop	{r4, pc}
 800060a:	bf00      	nop
 800060c:	08005dbc 	.word	0x08005dbc
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000614:	2a0f      	cmp	r2, #15
{ 
 8000616:	b570      	push	{r4, r5, r6, lr}
 8000618:	4604      	mov	r4, r0
 800061a:	460e      	mov	r6, r1
 800061c:	4615      	mov	r5, r2
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800061e:	d903      	bls.n	8000628 <HAL_NVIC_SetPriority+0x14>
 8000620:	21aa      	movs	r1, #170	; 0xaa
 8000622:	481a      	ldr	r0, [pc, #104]	; (800068c <HAL_NVIC_SetPriority+0x78>)
 8000624:	f004 f866 	bl	80046f4 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000628:	2e0f      	cmp	r6, #15
 800062a:	d903      	bls.n	8000634 <HAL_NVIC_SetPriority+0x20>
 800062c:	21ab      	movs	r1, #171	; 0xab
 800062e:	4817      	ldr	r0, [pc, #92]	; (800068c <HAL_NVIC_SetPriority+0x78>)
 8000630:	f004 f860 	bl	80046f4 <assert_failed>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000634:	4b16      	ldr	r3, [pc, #88]	; (8000690 <HAL_NVIC_SetPriority+0x7c>)
 8000636:	68d9      	ldr	r1, [r3, #12]
 8000638:	f3c1 2102 	ubfx	r1, r1, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800063c:	f1c1 0307 	rsb	r3, r1, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000640:	1d0a      	adds	r2, r1, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000642:	2b04      	cmp	r3, #4
 8000644:	bf28      	it	cs
 8000646:	2304      	movcs	r3, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000648:	2001      	movs	r0, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800064a:	2a06      	cmp	r2, #6
 800064c:	bf8c      	ite	hi
 800064e:	3903      	subhi	r1, #3
 8000650:	2100      	movls	r1, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000652:	fa00 f203 	lsl.w	r2, r0, r3
 8000656:	3a01      	subs	r2, #1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000658:	4088      	lsls	r0, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800065a:	4032      	ands	r2, r6
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800065c:	3801      	subs	r0, #1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800065e:	408a      	lsls	r2, r1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000660:	4005      	ands	r5, r0
  if ((int32_t)(IRQn) >= 0)
 8000662:	2c00      	cmp	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000664:	ea42 0205 	orr.w	r2, r2, r5
 8000668:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066c:	bfad      	iteet	ge
 800066e:	f104 4460 	addge.w	r4, r4, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000672:	f004 040f 	andlt.w	r4, r4, #15
 8000676:	4b07      	ldrlt	r3, [pc, #28]	; (8000694 <HAL_NVIC_SetPriority+0x80>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000678:	f504 4461 	addge.w	r4, r4, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067c:	bfb5      	itete	lt
 800067e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000680:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000682:	551a      	strblt	r2, [r3, r4]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000684:	f884 2300 	strbge.w	r2, [r4, #768]	; 0x300
 8000688:	bd70      	pop	{r4, r5, r6, pc}
 800068a:	bf00      	nop
 800068c:	08005dbc 	.word	0x08005dbc
 8000690:	e000ed00 	.word	0xe000ed00
 8000694:	e000ed14 	.word	0xe000ed14

08000698 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8000698:	2800      	cmp	r0, #0
 800069a:	da03      	bge.n	80006a4 <HAL_NVIC_EnableIRQ+0xc>
 800069c:	21be      	movs	r1, #190	; 0xbe
 800069e:	4806      	ldr	r0, [pc, #24]	; (80006b8 <HAL_NVIC_EnableIRQ+0x20>)
 80006a0:	f004 b828 	b.w	80046f4 <assert_failed>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006a4:	0942      	lsrs	r2, r0, #5
 80006a6:	2301      	movs	r3, #1
 80006a8:	f000 001f 	and.w	r0, r0, #31
 80006ac:	fa03 f000 	lsl.w	r0, r3, r0
 80006b0:	4b02      	ldr	r3, [pc, #8]	; (80006bc <HAL_NVIC_EnableIRQ+0x24>)
 80006b2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006b6:	4770      	bx	lr
 80006b8:	08005dbc 	.word	0x08005dbc
 80006bc:	e000e100 	.word	0xe000e100

080006c0 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80006c0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80006c4:	2b02      	cmp	r3, #2
 80006c6:	d003      	beq.n	80006d0 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80006c8:	2380      	movs	r3, #128	; 0x80
 80006ca:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80006cc:	2001      	movs	r0, #1
 80006ce:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80006d0:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80006d2:	2305      	movs	r3, #5
 80006d4:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80006d8:	6813      	ldr	r3, [r2, #0]
 80006da:	f023 0301 	bic.w	r3, r3, #1
 80006de:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80006e0:	2000      	movs	r0, #0
}
 80006e2:	4770      	bx	lr

080006e4 <HAL_DMA_GetState>:
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  return hdma->State;
 80006e4:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 80006e8:	4770      	bx	lr
	...

080006ec <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80006ec:	4b9c      	ldr	r3, [pc, #624]	; (8000960 <HAL_GPIO_Init+0x274>)
 80006ee:	4298      	cmp	r0, r3
{
 80006f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006f4:	4604      	mov	r4, r0
 80006f6:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80006f8:	d023      	beq.n	8000742 <HAL_GPIO_Init+0x56>
 80006fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80006fe:	4298      	cmp	r0, r3
 8000700:	d01f      	beq.n	8000742 <HAL_GPIO_Init+0x56>
 8000702:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000706:	4298      	cmp	r0, r3
 8000708:	d01b      	beq.n	8000742 <HAL_GPIO_Init+0x56>
 800070a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800070e:	4298      	cmp	r0, r3
 8000710:	d017      	beq.n	8000742 <HAL_GPIO_Init+0x56>
 8000712:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000716:	4298      	cmp	r0, r3
 8000718:	d013      	beq.n	8000742 <HAL_GPIO_Init+0x56>
 800071a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800071e:	4298      	cmp	r0, r3
 8000720:	d00f      	beq.n	8000742 <HAL_GPIO_Init+0x56>
 8000722:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000726:	4298      	cmp	r0, r3
 8000728:	d00b      	beq.n	8000742 <HAL_GPIO_Init+0x56>
 800072a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800072e:	4298      	cmp	r0, r3
 8000730:	d007      	beq.n	8000742 <HAL_GPIO_Init+0x56>
 8000732:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000736:	4298      	cmp	r0, r3
 8000738:	d003      	beq.n	8000742 <HAL_GPIO_Init+0x56>
 800073a:	21b3      	movs	r1, #179	; 0xb3
 800073c:	4889      	ldr	r0, [pc, #548]	; (8000964 <HAL_GPIO_Init+0x278>)
 800073e:	f003 ffd9 	bl	80046f4 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8000742:	682b      	ldr	r3, [r5, #0]
 8000744:	b29a      	uxth	r2, r3
 8000746:	b112      	cbz	r2, 800074e <HAL_GPIO_Init+0x62>
 8000748:	0c1b      	lsrs	r3, r3, #16
 800074a:	041b      	lsls	r3, r3, #16
 800074c:	b11b      	cbz	r3, 8000756 <HAL_GPIO_Init+0x6a>
 800074e:	21b4      	movs	r1, #180	; 0xb4
 8000750:	4884      	ldr	r0, [pc, #528]	; (8000964 <HAL_GPIO_Init+0x278>)
 8000752:	f003 ffcf 	bl	80046f4 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8000756:	686b      	ldr	r3, [r5, #4]
 8000758:	2b03      	cmp	r3, #3
 800075a:	d917      	bls.n	800078c <HAL_GPIO_Init+0xa0>
 800075c:	f1a3 0211 	sub.w	r2, r3, #17
 8000760:	2a01      	cmp	r2, #1
 8000762:	d913      	bls.n	800078c <HAL_GPIO_Init+0xa0>
 8000764:	4980      	ldr	r1, [pc, #512]	; (8000968 <HAL_GPIO_Init+0x27c>)
 8000766:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800076a:	428a      	cmp	r2, r1
 800076c:	d00e      	beq.n	800078c <HAL_GPIO_Init+0xa0>
 800076e:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 8000772:	428b      	cmp	r3, r1
 8000774:	d00a      	beq.n	800078c <HAL_GPIO_Init+0xa0>
 8000776:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 800077a:	428a      	cmp	r2, r1
 800077c:	d006      	beq.n	800078c <HAL_GPIO_Init+0xa0>
 800077e:	4a7b      	ldr	r2, [pc, #492]	; (800096c <HAL_GPIO_Init+0x280>)
 8000780:	4293      	cmp	r3, r2
 8000782:	d003      	beq.n	800078c <HAL_GPIO_Init+0xa0>
 8000784:	21b5      	movs	r1, #181	; 0xb5
 8000786:	4877      	ldr	r0, [pc, #476]	; (8000964 <HAL_GPIO_Init+0x278>)
 8000788:	f003 ffb4 	bl	80046f4 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800078c:	68ab      	ldr	r3, [r5, #8]
 800078e:	2b02      	cmp	r3, #2
 8000790:	d903      	bls.n	800079a <HAL_GPIO_Init+0xae>
 8000792:	21b6      	movs	r1, #182	; 0xb6
 8000794:	4873      	ldr	r0, [pc, #460]	; (8000964 <HAL_GPIO_Init+0x278>)
 8000796:	f003 ffad 	bl	80046f4 <assert_failed>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800079a:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 8000974 <HAL_GPIO_Init+0x288>
{
 800079e:	2600      	movs	r6, #0
    ioposition = 0x01U << position;
 80007a0:	2301      	movs	r3, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007a2:	682a      	ldr	r2, [r5, #0]
    ioposition = 0x01U << position;
 80007a4:	fa03 f706 	lsl.w	r7, r3, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007a8:	ea07 0902 	and.w	r9, r7, r2
    if(iocurrent == ioposition)
 80007ac:	454f      	cmp	r7, r9
 80007ae:	f040 80c4 	bne.w	800093a <HAL_GPIO_Init+0x24e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007b2:	686a      	ldr	r2, [r5, #4]
 80007b4:	f022 0210 	bic.w	r2, r2, #16
 80007b8:	2a02      	cmp	r2, #2
 80007ba:	d118      	bne.n	80007ee <HAL_GPIO_Init+0x102>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80007bc:	692a      	ldr	r2, [r5, #16]
 80007be:	2a0d      	cmp	r2, #13
 80007c0:	d905      	bls.n	80007ce <HAL_GPIO_Init+0xe2>
 80007c2:	2a0f      	cmp	r2, #15
 80007c4:	d003      	beq.n	80007ce <HAL_GPIO_Init+0xe2>
 80007c6:	21c7      	movs	r1, #199	; 0xc7
 80007c8:	4866      	ldr	r0, [pc, #408]	; (8000964 <HAL_GPIO_Init+0x278>)
 80007ca:	f003 ff93 	bl	80046f4 <assert_failed>
        temp = GPIOx->AFR[position >> 3U];
 80007ce:	08f1      	lsrs	r1, r6, #3
 80007d0:	eb04 0181 	add.w	r1, r4, r1, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007d4:	f006 0207 	and.w	r2, r6, #7
 80007d8:	0090      	lsls	r0, r2, #2
        temp = GPIOx->AFR[position >> 3U];
 80007da:	6a0b      	ldr	r3, [r1, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007dc:	220f      	movs	r2, #15
 80007de:	4082      	lsls	r2, r0
 80007e0:	ea23 0e02 	bic.w	lr, r3, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80007e4:	692a      	ldr	r2, [r5, #16]
 80007e6:	4082      	lsls	r2, r0
 80007e8:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 80007ec:	620a      	str	r2, [r1, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007ee:	686a      	ldr	r2, [r5, #4]
      temp = GPIOx->MODER;
 80007f0:	6820      	ldr	r0, [r4, #0]
 80007f2:	ea4f 0b46 	mov.w	fp, r6, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007f6:	f04f 0a03 	mov.w	sl, #3
 80007fa:	fa0a fa0b 	lsl.w	sl, sl, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007fe:	f002 0103 	and.w	r1, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000802:	ea6f 0a0a 	mvn.w	sl, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000806:	f022 0210 	bic.w	r2, r2, #16
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800080a:	ea00 000a 	and.w	r0, r0, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800080e:	fa01 f10b 	lsl.w	r1, r1, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000812:	3a01      	subs	r2, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000814:	4301      	orrs	r1, r0
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000816:	2a01      	cmp	r2, #1
      GPIOx->MODER = temp;
 8000818:	6021      	str	r1, [r4, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800081a:	d817      	bhi.n	800084c <HAL_GPIO_Init+0x160>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800081c:	68ea      	ldr	r2, [r5, #12]
 800081e:	2a03      	cmp	r2, #3
 8000820:	d903      	bls.n	800082a <HAL_GPIO_Init+0x13e>
 8000822:	21da      	movs	r1, #218	; 0xda
 8000824:	484f      	ldr	r0, [pc, #316]	; (8000964 <HAL_GPIO_Init+0x278>)
 8000826:	f003 ff65 	bl	80046f4 <assert_failed>
        temp = GPIOx->OSPEEDR; 
 800082a:	68a1      	ldr	r1, [r4, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800082c:	68ea      	ldr	r2, [r5, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800082e:	686b      	ldr	r3, [r5, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000830:	ea0a 0101 	and.w	r1, sl, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000834:	fa02 f20b 	lsl.w	r2, r2, fp
 8000838:	430a      	orrs	r2, r1
        GPIOx->OSPEEDR = temp;
 800083a:	60a2      	str	r2, [r4, #8]
        temp = GPIOx->OTYPER;
 800083c:	6862      	ldr	r2, [r4, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800083e:	f3c3 1300 	ubfx	r3, r3, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000842:	ea22 0207 	bic.w	r2, r2, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000846:	40b3      	lsls	r3, r6
 8000848:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 800084a:	6063      	str	r3, [r4, #4]
      temp = GPIOx->PUPDR;
 800084c:	68e3      	ldr	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800084e:	6868      	ldr	r0, [r5, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000850:	ea0a 0a03 	and.w	sl, sl, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000854:	68ab      	ldr	r3, [r5, #8]
 8000856:	fa03 f30b 	lsl.w	r3, r3, fp
 800085a:	ea43 030a 	orr.w	r3, r3, sl
      GPIOx->PUPDR = temp;
 800085e:	60e3      	str	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000860:	00c3      	lsls	r3, r0, #3
 8000862:	d56a      	bpl.n	800093a <HAL_GPIO_Init+0x24e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000864:	4a42      	ldr	r2, [pc, #264]	; (8000970 <HAL_GPIO_Init+0x284>)
 8000866:	2300      	movs	r3, #0
 8000868:	9301      	str	r3, [sp, #4]
 800086a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800086c:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8000870:	6451      	str	r1, [r2, #68]	; 0x44
 8000872:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000874:	f026 0103 	bic.w	r1, r6, #3
 8000878:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 800087c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000880:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 8000884:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000886:	f006 0e03 	and.w	lr, r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800088a:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800088c:	f8d1 c008 	ldr.w	ip, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000890:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000894:	220f      	movs	r2, #15
 8000896:	fa02 f20e 	lsl.w	r2, r2, lr
 800089a:	ea2c 0c02 	bic.w	ip, ip, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800089e:	4a30      	ldr	r2, [pc, #192]	; (8000960 <HAL_GPIO_Init+0x274>)
 80008a0:	4294      	cmp	r4, r2
 80008a2:	d01f      	beq.n	80008e4 <HAL_GPIO_Init+0x1f8>
 80008a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80008a8:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 80008ac:	429c      	cmp	r4, r3
 80008ae:	d04b      	beq.n	8000948 <HAL_GPIO_Init+0x25c>
 80008b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008b4:	429c      	cmp	r4, r3
 80008b6:	d049      	beq.n	800094c <HAL_GPIO_Init+0x260>
 80008b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008bc:	429c      	cmp	r4, r3
 80008be:	d047      	beq.n	8000950 <HAL_GPIO_Init+0x264>
 80008c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008c4:	429c      	cmp	r4, r3
 80008c6:	d045      	beq.n	8000954 <HAL_GPIO_Init+0x268>
 80008c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008cc:	429c      	cmp	r4, r3
 80008ce:	d043      	beq.n	8000958 <HAL_GPIO_Init+0x26c>
 80008d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008d4:	429c      	cmp	r4, r3
 80008d6:	d041      	beq.n	800095c <HAL_GPIO_Init+0x270>
 80008d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80008dc:	429c      	cmp	r4, r3
 80008de:	bf14      	ite	ne
 80008e0:	2308      	movne	r3, #8
 80008e2:	2307      	moveq	r3, #7
 80008e4:	fa03 f30e 	lsl.w	r3, r3, lr
 80008e8:	ea43 030c 	orr.w	r3, r3, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 80008ec:	608b      	str	r3, [r1, #8]
        temp = EXTI->IMR;
 80008ee:	f8d8 2000 	ldr.w	r2, [r8]
        temp &= ~((uint32_t)iocurrent);
 80008f2:	ea6f 0109 	mvn.w	r1, r9
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008f6:	03c7      	lsls	r7, r0, #15
        temp &= ~((uint32_t)iocurrent);
 80008f8:	bf54      	ite	pl
 80008fa:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 80008fc:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->IMR = temp;
 8000900:	f8c8 2000 	str.w	r2, [r8]

        temp = EXTI->EMR;
 8000904:	f8d8 2004 	ldr.w	r2, [r8, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000908:	0383      	lsls	r3, r0, #14
        temp &= ~((uint32_t)iocurrent);
 800090a:	bf54      	ite	pl
 800090c:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 800090e:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->EMR = temp;
 8000912:	f8c8 2004 	str.w	r2, [r8, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000916:	f8d8 2008 	ldr.w	r2, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800091a:	02c7      	lsls	r7, r0, #11
        temp &= ~((uint32_t)iocurrent);
 800091c:	bf54      	ite	pl
 800091e:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 8000920:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->RTSR = temp;
 8000924:	f8c8 2008 	str.w	r2, [r8, #8]

        temp = EXTI->FTSR;
 8000928:	f8d8 300c 	ldr.w	r3, [r8, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800092c:	0282      	lsls	r2, r0, #10
        temp &= ~((uint32_t)iocurrent);
 800092e:	bf54      	ite	pl
 8000930:	400b      	andpl	r3, r1
        {
          temp |= iocurrent;
 8000932:	ea49 0303 	orrmi.w	r3, r9, r3
        }
        EXTI->FTSR = temp;
 8000936:	f8c8 300c 	str.w	r3, [r8, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800093a:	3601      	adds	r6, #1
 800093c:	2e10      	cmp	r6, #16
 800093e:	f47f af2f 	bne.w	80007a0 <HAL_GPIO_Init+0xb4>
      }
    }
  }
}
 8000942:	b003      	add	sp, #12
 8000944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000948:	2301      	movs	r3, #1
 800094a:	e7cb      	b.n	80008e4 <HAL_GPIO_Init+0x1f8>
 800094c:	2302      	movs	r3, #2
 800094e:	e7c9      	b.n	80008e4 <HAL_GPIO_Init+0x1f8>
 8000950:	2303      	movs	r3, #3
 8000952:	e7c7      	b.n	80008e4 <HAL_GPIO_Init+0x1f8>
 8000954:	2304      	movs	r3, #4
 8000956:	e7c5      	b.n	80008e4 <HAL_GPIO_Init+0x1f8>
 8000958:	2305      	movs	r3, #5
 800095a:	e7c3      	b.n	80008e4 <HAL_GPIO_Init+0x1f8>
 800095c:	2306      	movs	r3, #6
 800095e:	e7c1      	b.n	80008e4 <HAL_GPIO_Init+0x1f8>
 8000960:	40020000 	.word	0x40020000
 8000964:	08005df7 	.word	0x08005df7
 8000968:	10110000 	.word	0x10110000
 800096c:	10220000 	.word	0x10220000
 8000970:	40023800 	.word	0x40023800
 8000974:	40013c00 	.word	0x40013c00

08000978 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000978:	b538      	push	{r3, r4, r5, lr}
 800097a:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800097c:	460c      	mov	r4, r1
 800097e:	b921      	cbnz	r1, 800098a <HAL_GPIO_ReadPin+0x12>
 8000980:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 8000984:	4804      	ldr	r0, [pc, #16]	; (8000998 <HAL_GPIO_ReadPin+0x20>)
 8000986:	f003 feb5 	bl	80046f4 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800098a:	692b      	ldr	r3, [r5, #16]
 800098c:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800098e:	bf14      	ite	ne
 8000990:	2001      	movne	r0, #1
 8000992:	2000      	moveq	r0, #0
 8000994:	bd38      	pop	{r3, r4, r5, pc}
 8000996:	bf00      	nop
 8000998:	08005df7 	.word	0x08005df7

0800099c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800099c:	b570      	push	{r4, r5, r6, lr}
 800099e:	4605      	mov	r5, r0
 80009a0:	4616      	mov	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80009a2:	460c      	mov	r4, r1
 80009a4:	b921      	cbnz	r1, 80009b0 <HAL_GPIO_WritePin+0x14>
 80009a6:	f240 119f 	movw	r1, #415	; 0x19f
 80009aa:	4808      	ldr	r0, [pc, #32]	; (80009cc <HAL_GPIO_WritePin+0x30>)
 80009ac:	f003 fea2 	bl	80046f4 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80009b0:	2e01      	cmp	r6, #1
 80009b2:	d906      	bls.n	80009c2 <HAL_GPIO_WritePin+0x26>
 80009b4:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 80009b8:	4804      	ldr	r0, [pc, #16]	; (80009cc <HAL_GPIO_WritePin+0x30>)
 80009ba:	f003 fe9b 	bl	80046f4 <assert_failed>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80009be:	61ac      	str	r4, [r5, #24]
 80009c0:	bd70      	pop	{r4, r5, r6, pc}
  if(PinState != GPIO_PIN_RESET)
 80009c2:	2e00      	cmp	r6, #0
 80009c4:	d1fb      	bne.n	80009be <HAL_GPIO_WritePin+0x22>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80009c6:	0424      	lsls	r4, r4, #16
 80009c8:	e7f9      	b.n	80009be <HAL_GPIO_WritePin+0x22>
 80009ca:	bf00      	nop
 80009cc:	08005df7 	.word	0x08005df7

080009d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80009d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80009d4:	9e08      	ldr	r6, [sp, #32]
 80009d6:	4604      	mov	r4, r0
 80009d8:	4690      	mov	r8, r2
 80009da:	461f      	mov	r7, r3
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80009dc:	f3c1 4907 	ubfx	r9, r1, #16, #8
 80009e0:	b28d      	uxth	r5, r1
 80009e2:	6823      	ldr	r3, [r4, #0]
 80009e4:	f1b9 0f01 	cmp.w	r9, #1
 80009e8:	bf0c      	ite	eq
 80009ea:	695b      	ldreq	r3, [r3, #20]
 80009ec:	699b      	ldrne	r3, [r3, #24]
 80009ee:	ea35 0303 	bics.w	r3, r5, r3
 80009f2:	bf0c      	ite	eq
 80009f4:	2301      	moveq	r3, #1
 80009f6:	2300      	movne	r3, #0
 80009f8:	4543      	cmp	r3, r8
 80009fa:	d002      	beq.n	8000a02 <I2C_WaitOnFlagUntilTimeout+0x32>

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80009fc:	2000      	movs	r0, #0
}
 80009fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000a02:	1c7b      	adds	r3, r7, #1
 8000a04:	d0ed      	beq.n	80009e2 <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000a06:	f7ff fde1 	bl	80005cc <HAL_GetTick>
 8000a0a:	1b80      	subs	r0, r0, r6
 8000a0c:	4287      	cmp	r7, r0
 8000a0e:	d301      	bcc.n	8000a14 <I2C_WaitOnFlagUntilTimeout+0x44>
 8000a10:	2f00      	cmp	r7, #0
 8000a12:	d1e6      	bne.n	80009e2 <I2C_WaitOnFlagUntilTimeout+0x12>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000a14:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8000a16:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000a18:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000a1a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000a1e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000a22:	6c22      	ldr	r2, [r4, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000a24:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000a28:	f042 0220 	orr.w	r2, r2, #32
 8000a2c:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000a2e:	2001      	movs	r0, #1
 8000a30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000a34 <HAL_I2C_Init>:
{
 8000a34:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8000a36:	4604      	mov	r4, r0
 8000a38:	b908      	cbnz	r0, 8000a3e <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8000a3a:	2001      	movs	r0, #1
 8000a3c:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8000a3e:	6803      	ldr	r3, [r0, #0]
 8000a40:	4a79      	ldr	r2, [pc, #484]	; (8000c28 <HAL_I2C_Init+0x1f4>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d00c      	beq.n	8000a60 <HAL_I2C_Init+0x2c>
 8000a46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d008      	beq.n	8000a60 <HAL_I2C_Init+0x2c>
 8000a4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d004      	beq.n	8000a60 <HAL_I2C_Init+0x2c>
 8000a56:	f240 11bb 	movw	r1, #443	; 0x1bb
 8000a5a:	4874      	ldr	r0, [pc, #464]	; (8000c2c <HAL_I2C_Init+0x1f8>)
 8000a5c:	f003 fe4a 	bl	80046f4 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8000a60:	6863      	ldr	r3, [r4, #4]
 8000a62:	4a73      	ldr	r2, [pc, #460]	; (8000c30 <HAL_I2C_Init+0x1fc>)
 8000a64:	3b01      	subs	r3, #1
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d904      	bls.n	8000a74 <HAL_I2C_Init+0x40>
 8000a6a:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 8000a6e:	486f      	ldr	r0, [pc, #444]	; (8000c2c <HAL_I2C_Init+0x1f8>)
 8000a70:	f003 fe40 	bl	80046f4 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8000a74:	68a3      	ldr	r3, [r4, #8]
 8000a76:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8000a7a:	d004      	beq.n	8000a86 <HAL_I2C_Init+0x52>
 8000a7c:	f240 11bd 	movw	r1, #445	; 0x1bd
 8000a80:	486a      	ldr	r0, [pc, #424]	; (8000c2c <HAL_I2C_Init+0x1f8>)
 8000a82:	f003 fe37 	bl	80046f4 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8000a86:	68e3      	ldr	r3, [r4, #12]
 8000a88:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000a8c:	f023 0303 	bic.w	r3, r3, #3
 8000a90:	b123      	cbz	r3, 8000a9c <HAL_I2C_Init+0x68>
 8000a92:	f44f 71df 	mov.w	r1, #446	; 0x1be
 8000a96:	4865      	ldr	r0, [pc, #404]	; (8000c2c <HAL_I2C_Init+0x1f8>)
 8000a98:	f003 fe2c 	bl	80046f4 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8000a9c:	6923      	ldr	r3, [r4, #16]
 8000a9e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000aa2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000aa6:	d004      	beq.n	8000ab2 <HAL_I2C_Init+0x7e>
 8000aa8:	f240 11bf 	movw	r1, #447	; 0x1bf
 8000aac:	485f      	ldr	r0, [pc, #380]	; (8000c2c <HAL_I2C_Init+0x1f8>)
 8000aae:	f003 fe21 	bl	80046f4 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8000ab2:	6963      	ldr	r3, [r4, #20]
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d904      	bls.n	8000ac2 <HAL_I2C_Init+0x8e>
 8000ab8:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000abc:	485b      	ldr	r0, [pc, #364]	; (8000c2c <HAL_I2C_Init+0x1f8>)
 8000abe:	f003 fe19 	bl	80046f4 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8000ac2:	69a3      	ldr	r3, [r4, #24]
 8000ac4:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 8000ac8:	d004      	beq.n	8000ad4 <HAL_I2C_Init+0xa0>
 8000aca:	f240 11c1 	movw	r1, #449	; 0x1c1
 8000ace:	4857      	ldr	r0, [pc, #348]	; (8000c2c <HAL_I2C_Init+0x1f8>)
 8000ad0:	f003 fe10 	bl	80046f4 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8000ad4:	69e3      	ldr	r3, [r4, #28]
 8000ad6:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 8000ada:	d004      	beq.n	8000ae6 <HAL_I2C_Init+0xb2>
 8000adc:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8000ae0:	4852      	ldr	r0, [pc, #328]	; (8000c2c <HAL_I2C_Init+0x1f8>)
 8000ae2:	f003 fe07 	bl	80046f4 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8000ae6:	6a23      	ldr	r3, [r4, #32]
 8000ae8:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8000aec:	d004      	beq.n	8000af8 <HAL_I2C_Init+0xc4>
 8000aee:	f240 11c3 	movw	r1, #451	; 0x1c3
 8000af2:	484e      	ldr	r0, [pc, #312]	; (8000c2c <HAL_I2C_Init+0x1f8>)
 8000af4:	f003 fdfe 	bl	80046f4 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000af8:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8000afc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000b00:	b923      	cbnz	r3, 8000b0c <HAL_I2C_Init+0xd8>
    hi2c->Lock = HAL_UNLOCKED;
 8000b02:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8000b06:	4620      	mov	r0, r4
 8000b08:	f003 fe1e 	bl	8004748 <HAL_I2C_MspInit>
  __HAL_I2C_DISABLE(hi2c);
 8000b0c:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000b0e:	2324      	movs	r3, #36	; 0x24
 8000b10:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000b14:	6813      	ldr	r3, [r2, #0]
 8000b16:	f023 0301 	bic.w	r3, r3, #1
 8000b1a:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000b1c:	f001 fba6 	bl	800226c <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000b20:	6865      	ldr	r5, [r4, #4]
 8000b22:	4b44      	ldr	r3, [pc, #272]	; (8000c34 <HAL_I2C_Init+0x200>)
 8000b24:	429d      	cmp	r5, r3
 8000b26:	d80f      	bhi.n	8000b48 <HAL_I2C_Init+0x114>
 8000b28:	4b43      	ldr	r3, [pc, #268]	; (8000c38 <HAL_I2C_Init+0x204>)
 8000b2a:	4298      	cmp	r0, r3
 8000b2c:	d985      	bls.n	8000a3a <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000b2e:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000b30:	4942      	ldr	r1, [pc, #264]	; (8000c3c <HAL_I2C_Init+0x208>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000b32:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8000b34:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000b38:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b3c:	430b      	orrs	r3, r1
 8000b3e:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000b40:	6a13      	ldr	r3, [r2, #32]
 8000b42:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b46:	e016      	b.n	8000b76 <HAL_I2C_Init+0x142>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000b48:	4b3d      	ldr	r3, [pc, #244]	; (8000c40 <HAL_I2C_Init+0x20c>)
 8000b4a:	4298      	cmp	r0, r3
 8000b4c:	f67f af75 	bls.w	8000a3a <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000b50:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000b52:	4e3a      	ldr	r6, [pc, #232]	; (8000c3c <HAL_I2C_Init+0x208>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000b54:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8000b56:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000b5a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b5e:	4333      	orrs	r3, r6
 8000b60:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000b62:	6a13      	ldr	r3, [r2, #32]
 8000b64:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000b68:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000b6c:	4371      	muls	r1, r6
 8000b6e:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8000b72:	fbb1 f1f6 	udiv	r1, r1, r6
 8000b76:	3101      	adds	r1, #1
 8000b78:	4319      	orrs	r1, r3
 8000b7a:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000b7c:	69d1      	ldr	r1, [r2, #28]
 8000b7e:	4b2d      	ldr	r3, [pc, #180]	; (8000c34 <HAL_I2C_Init+0x200>)
 8000b80:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8000b84:	429d      	cmp	r5, r3
 8000b86:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000b8a:	f100 30ff 	add.w	r0, r0, #4294967295
 8000b8e:	d831      	bhi.n	8000bf4 <HAL_I2C_Init+0x1c0>
 8000b90:	006d      	lsls	r5, r5, #1
 8000b92:	fbb0 f0f5 	udiv	r0, r0, r5
 8000b96:	3001      	adds	r0, #1
 8000b98:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000b9c:	2b04      	cmp	r3, #4
 8000b9e:	bf38      	it	cc
 8000ba0:	2304      	movcc	r3, #4
 8000ba2:	430b      	orrs	r3, r1
 8000ba4:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000ba6:	6811      	ldr	r1, [r2, #0]
 8000ba8:	6a20      	ldr	r0, [r4, #32]
 8000baa:	69e3      	ldr	r3, [r4, #28]
 8000bac:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8000bb0:	4303      	orrs	r3, r0
 8000bb2:	430b      	orrs	r3, r1
 8000bb4:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000bb6:	6891      	ldr	r1, [r2, #8]
 8000bb8:	68e0      	ldr	r0, [r4, #12]
 8000bba:	6923      	ldr	r3, [r4, #16]
 8000bbc:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8000bc0:	4303      	orrs	r3, r0
 8000bc2:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000bc6:	430b      	orrs	r3, r1
 8000bc8:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000bca:	68d1      	ldr	r1, [r2, #12]
 8000bcc:	69a0      	ldr	r0, [r4, #24]
 8000bce:	6963      	ldr	r3, [r4, #20]
 8000bd0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8000bd4:	4303      	orrs	r3, r0
 8000bd6:	430b      	orrs	r3, r1
 8000bd8:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8000bda:	6813      	ldr	r3, [r2, #0]
 8000bdc:	f043 0301 	orr.w	r3, r3, #1
 8000be0:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000be2:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000be4:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000be6:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000be8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000bec:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000bee:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8000bf2:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000bf4:	68a3      	ldr	r3, [r4, #8]
 8000bf6:	b953      	cbnz	r3, 8000c0e <HAL_I2C_Init+0x1da>
 8000bf8:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000bfc:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c00:	1c43      	adds	r3, r0, #1
 8000c02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c06:	b16b      	cbz	r3, 8000c24 <HAL_I2C_Init+0x1f0>
 8000c08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c0c:	e7c9      	b.n	8000ba2 <HAL_I2C_Init+0x16e>
 8000c0e:	2319      	movs	r3, #25
 8000c10:	436b      	muls	r3, r5
 8000c12:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c16:	1c43      	adds	r3, r0, #1
 8000c18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c1c:	b113      	cbz	r3, 8000c24 <HAL_I2C_Init+0x1f0>
 8000c1e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c22:	e7be      	b.n	8000ba2 <HAL_I2C_Init+0x16e>
 8000c24:	2301      	movs	r3, #1
 8000c26:	e7bc      	b.n	8000ba2 <HAL_I2C_Init+0x16e>
 8000c28:	40005400 	.word	0x40005400
 8000c2c:	08005e30 	.word	0x08005e30
 8000c30:	00061a7f 	.word	0x00061a7f
 8000c34:	000186a0 	.word	0x000186a0
 8000c38:	001e847f 	.word	0x001e847f
 8000c3c:	000f4240 	.word	0x000f4240
 8000c40:	003d08ff 	.word	0x003d08ff

08000c44 <HAL_I2C_Mem_Write_IT>:
{
 8000c44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000c46:	461d      	mov	r5, r3
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8000c48:	2d01      	cmp	r5, #1
  __IO uint32_t count = 0U;
 8000c4a:	f04f 0300 	mov.w	r3, #0
{
 8000c4e:	4604      	mov	r4, r0
 8000c50:	460e      	mov	r6, r1
 8000c52:	4617      	mov	r7, r2
  __IO uint32_t count = 0U;
 8000c54:	9301      	str	r3, [sp, #4]
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8000c56:	d006      	beq.n	8000c66 <HAL_I2C_Mem_Write_IT+0x22>
 8000c58:	2d10      	cmp	r5, #16
 8000c5a:	d004      	beq.n	8000c66 <HAL_I2C_Mem_Write_IT+0x22>
 8000c5c:	f640 21de 	movw	r1, #2782	; 0xade
 8000c60:	482d      	ldr	r0, [pc, #180]	; (8000d18 <HAL_I2C_Mem_Write_IT+0xd4>)
 8000c62:	f003 fd47 	bl	80046f4 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000c66:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8000c6a:	2b20      	cmp	r3, #32
 8000c6c:	d002      	beq.n	8000c74 <HAL_I2C_Mem_Write_IT+0x30>
    return HAL_BUSY;
 8000c6e:	2002      	movs	r0, #2
}
 8000c70:	b003      	add	sp, #12
 8000c72:	bdf0      	pop	{r4, r5, r6, r7, pc}
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8000c74:	4b29      	ldr	r3, [pc, #164]	; (8000d1c <HAL_I2C_Mem_Write_IT+0xd8>)
 8000c76:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	fbb3 f2f2 	udiv	r2, r3, r2
 8000c80:	2319      	movs	r3, #25
 8000c82:	4353      	muls	r3, r2
 8000c84:	9301      	str	r3, [sp, #4]
      count--;
 8000c86:	9b01      	ldr	r3, [sp, #4]
 8000c88:	3b01      	subs	r3, #1
 8000c8a:	9301      	str	r3, [sp, #4]
      if (count == 0U)
 8000c8c:	9901      	ldr	r1, [sp, #4]
 8000c8e:	b969      	cbnz	r1, 8000cac <HAL_I2C_Mem_Write_IT+0x68>
        hi2c->State               = HAL_I2C_STATE_READY;
 8000c90:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8000c92:	6321      	str	r1, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8000c94:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000c98:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000c9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8000c9e:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000ca2:	f043 0320 	orr.w	r3, r3, #32
 8000ca6:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8000ca8:	2001      	movs	r0, #1
 8000caa:	e7e1      	b.n	8000c70 <HAL_I2C_Mem_Write_IT+0x2c>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8000cac:	6821      	ldr	r1, [r4, #0]
 8000cae:	698b      	ldr	r3, [r1, #24]
 8000cb0:	079a      	lsls	r2, r3, #30
 8000cb2:	d4e8      	bmi.n	8000c86 <HAL_I2C_Mem_Write_IT+0x42>
    __HAL_LOCK(hi2c);
 8000cb4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d0d8      	beq.n	8000c6e <HAL_I2C_Mem_Write_IT+0x2a>
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000cc2:	680b      	ldr	r3, [r1, #0]
 8000cc4:	07db      	lsls	r3, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 8000cc6:	bf5e      	ittt	pl
 8000cc8:	680b      	ldrpl	r3, [r1, #0]
 8000cca:	f043 0301 	orrpl.w	r3, r3, #1
 8000cce:	600b      	strpl	r3, [r1, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000cd0:	680b      	ldr	r3, [r1, #0]
 8000cd2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000cd6:	600b      	str	r3, [r1, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000cd8:	2321      	movs	r3, #33	; 0x21
 8000cda:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000cde:	2340      	movs	r3, #64	; 0x40
 8000ce0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8000ce4:	9b08      	ldr	r3, [sp, #32]
 8000ce6:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000ce8:	2000      	movs	r0, #0
    hi2c->XferCount   = Size;
 8000cea:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000cee:	6420      	str	r0, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8000cf0:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000cf2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000cf4:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000cf6:	4b0a      	ldr	r3, [pc, #40]	; (8000d20 <HAL_I2C_Mem_Write_IT+0xdc>)
 8000cf8:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8000cfa:	6466      	str	r6, [r4, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8000cfc:	64a7      	str	r7, [r4, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8000cfe:	64e5      	str	r5, [r4, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8000d00:	6520      	str	r0, [r4, #80]	; 0x50
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000d02:	680b      	ldr	r3, [r1, #0]
 8000d04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d08:	600b      	str	r3, [r1, #0]
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8000d0a:	684b      	ldr	r3, [r1, #4]
    __HAL_UNLOCK(hi2c);
 8000d0c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8000d10:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000d14:	604b      	str	r3, [r1, #4]
    return HAL_OK;
 8000d16:	e7ab      	b.n	8000c70 <HAL_I2C_Mem_Write_IT+0x2c>
 8000d18:	08005e30 	.word	0x08005e30
 8000d1c:	20000070 	.word	0x20000070
 8000d20:	ffff0000 	.word	0xffff0000

08000d24 <HAL_I2C_Mem_Read_IT>:
{
 8000d24:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000d28:	461e      	mov	r6, r3
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8000d2a:	2e01      	cmp	r6, #1
  __IO uint32_t count = 0U;
 8000d2c:	f04f 0300 	mov.w	r3, #0
{
 8000d30:	4604      	mov	r4, r0
 8000d32:	460f      	mov	r7, r1
 8000d34:	4690      	mov	r8, r2
  __IO uint32_t count = 0U;
 8000d36:	9301      	str	r3, [sp, #4]
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8000d38:	d006      	beq.n	8000d48 <HAL_I2C_Mem_Read_IT+0x24>
 8000d3a:	2e10      	cmp	r6, #16
 8000d3c:	d004      	beq.n	8000d48 <HAL_I2C_Mem_Read_IT+0x24>
 8000d3e:	f640 3136 	movw	r1, #2870	; 0xb36
 8000d42:	4833      	ldr	r0, [pc, #204]	; (8000e10 <HAL_I2C_Mem_Read_IT+0xec>)
 8000d44:	f003 fcd6 	bl	80046f4 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000d48:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8000d4c:	2b20      	cmp	r3, #32
 8000d4e:	d003      	beq.n	8000d58 <HAL_I2C_Mem_Read_IT+0x34>
    return HAL_BUSY;
 8000d50:	2002      	movs	r0, #2
}
 8000d52:	b002      	add	sp, #8
 8000d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8000d58:	4b2e      	ldr	r3, [pc, #184]	; (8000e14 <HAL_I2C_Mem_Read_IT+0xf0>)
 8000d5a:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	fbb3 f2f2 	udiv	r2, r3, r2
 8000d64:	2319      	movs	r3, #25
 8000d66:	4353      	muls	r3, r2
 8000d68:	9301      	str	r3, [sp, #4]
      count--;
 8000d6a:	9b01      	ldr	r3, [sp, #4]
 8000d6c:	3b01      	subs	r3, #1
 8000d6e:	9301      	str	r3, [sp, #4]
      if (count == 0U)
 8000d70:	9901      	ldr	r1, [sp, #4]
 8000d72:	b969      	cbnz	r1, 8000d90 <HAL_I2C_Mem_Read_IT+0x6c>
        hi2c->State               = HAL_I2C_STATE_READY;
 8000d74:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8000d76:	6321      	str	r1, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8000d78:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000d7c:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000d80:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8000d82:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000d86:	f043 0320 	orr.w	r3, r3, #32
 8000d8a:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	e7e0      	b.n	8000d52 <HAL_I2C_Mem_Read_IT+0x2e>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8000d90:	6821      	ldr	r1, [r4, #0]
 8000d92:	698b      	ldr	r3, [r1, #24]
 8000d94:	079a      	lsls	r2, r3, #30
 8000d96:	d4e8      	bmi.n	8000d6a <HAL_I2C_Mem_Read_IT+0x46>
    __HAL_LOCK(hi2c);
 8000d98:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000d9c:	2b01      	cmp	r3, #1
 8000d9e:	d0d7      	beq.n	8000d50 <HAL_I2C_Mem_Read_IT+0x2c>
 8000da0:	2301      	movs	r3, #1
 8000da2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000da6:	680b      	ldr	r3, [r1, #0]
 8000da8:	07db      	lsls	r3, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 8000daa:	bf5e      	ittt	pl
 8000dac:	680b      	ldrpl	r3, [r1, #0]
 8000dae:	f043 0301 	orrpl.w	r3, r3, #1
 8000db2:	600b      	strpl	r3, [r1, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000db4:	680b      	ldr	r3, [r1, #0]
 8000db6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000dba:	600b      	str	r3, [r1, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8000dbc:	2322      	movs	r3, #34	; 0x22
 8000dbe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000dc2:	2340      	movs	r3, #64	; 0x40
 8000dc4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8000dc8:	9b08      	ldr	r3, [sp, #32]
 8000dca:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000dcc:	2500      	movs	r5, #0
    hi2c->XferCount   = Size;
 8000dce:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000dd2:	6425      	str	r5, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8000dd4:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000dd6:	4b10      	ldr	r3, [pc, #64]	; (8000e18 <HAL_I2C_Mem_Read_IT+0xf4>)
    hi2c->XferSize    = hi2c->XferCount;
 8000dd8:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000dda:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8000ddc:	6467      	str	r7, [r4, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8000dde:	f8c4 8048 	str.w	r8, [r4, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8000de2:	64e6      	str	r6, [r4, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8000de4:	6525      	str	r5, [r4, #80]	; 0x50
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8000de6:	680b      	ldr	r3, [r1, #0]
    hi2c->XferSize    = hi2c->XferCount;
 8000de8:	b280      	uxth	r0, r0
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8000dea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    hi2c->XferSize    = hi2c->XferCount;
 8000dee:	8520      	strh	r0, [r4, #40]	; 0x28
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8000df0:	600b      	str	r3, [r1, #0]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000df2:	680b      	ldr	r3, [r1, #0]
 8000df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000df8:	600b      	str	r3, [r1, #0]
    __HAL_UNLOCK(hi2c);
 8000dfa:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
    if (hi2c->XferSize > 0U)
 8000dfe:	2800      	cmp	r0, #0
 8000e00:	d0a7      	beq.n	8000d52 <HAL_I2C_Mem_Read_IT+0x2e>
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8000e02:	684b      	ldr	r3, [r1, #4]
 8000e04:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000e08:	604b      	str	r3, [r1, #4]
    return HAL_OK;
 8000e0a:	4628      	mov	r0, r5
 8000e0c:	e7a1      	b.n	8000d52 <HAL_I2C_Mem_Read_IT+0x2e>
 8000e0e:	bf00      	nop
 8000e10:	08005e30 	.word	0x08005e30
 8000e14:	20000070 	.word	0x20000070
 8000e18:	ffff0000 	.word	0xffff0000

08000e1c <HAL_I2C_IsDeviceReady>:
{
 8000e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e20:	4604      	mov	r4, r0
 8000e22:	b085      	sub	sp, #20
 8000e24:	4698      	mov	r8, r3
 8000e26:	4689      	mov	r9, r1
 8000e28:	4692      	mov	sl, r2
  uint32_t tickstart = HAL_GetTick();
 8000e2a:	f7ff fbcf 	bl	80005cc <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e2e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8000e32:	2b20      	cmp	r3, #32
  uint32_t tickstart = HAL_GetTick();
 8000e34:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e36:	d003      	beq.n	8000e40 <HAL_I2C_IsDeviceReady+0x24>
    return HAL_BUSY;
 8000e38:	2002      	movs	r0, #2
}
 8000e3a:	b005      	add	sp, #20
 8000e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000e40:	9000      	str	r0, [sp, #0]
 8000e42:	2319      	movs	r3, #25
 8000e44:	2201      	movs	r2, #1
 8000e46:	4948      	ldr	r1, [pc, #288]	; (8000f68 <HAL_I2C_IsDeviceReady+0x14c>)
 8000e48:	4620      	mov	r0, r4
 8000e4a:	f7ff fdc1 	bl	80009d0 <I2C_WaitOnFlagUntilTimeout>
 8000e4e:	2800      	cmp	r0, #0
 8000e50:	d1f2      	bne.n	8000e38 <HAL_I2C_IsDeviceReady+0x1c>
    __HAL_LOCK(hi2c);
 8000e52:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d0ee      	beq.n	8000e38 <HAL_I2C_IsDeviceReady+0x1c>
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000e60:	6823      	ldr	r3, [r4, #0]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000e62:	f8df b104 	ldr.w	fp, [pc, #260]	; 8000f68 <HAL_I2C_IsDeviceReady+0x14c>
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8000e6a:	bf5e      	ittt	pl
 8000e6c:	681a      	ldrpl	r2, [r3, #0]
 8000e6e:	f042 0201 	orrpl.w	r2, r2, #1
 8000e72:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000e7a:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e7c:	2324      	movs	r3, #36	; 0x24
 8000e7e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e82:	2300      	movs	r3, #0
 8000e84:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000e86:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8000e8a:	62e3      	str	r3, [r4, #44]	; 0x2c
  uint32_t I2C_Trials = 1U;
 8000e8c:	2701      	movs	r7, #1
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000e8e:	f009 09fe 	and.w	r9, r9, #254	; 0xfe
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000e92:	6822      	ldr	r2, [r4, #0]
 8000e94:	6813      	ldr	r3, [r2, #0]
 8000e96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e9a:	6013      	str	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8000e9c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000ea0:	9500      	str	r5, [sp, #0]
 8000ea2:	4643      	mov	r3, r8
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	4620      	mov	r0, r4
 8000ea8:	f7ff fd92 	bl	80009d0 <I2C_WaitOnFlagUntilTimeout>
 8000eac:	b108      	cbz	r0, 8000eb2 <HAL_I2C_IsDeviceReady+0x96>
    return HAL_ERROR;
 8000eae:	2001      	movs	r0, #1
 8000eb0:	e7c3      	b.n	8000e3a <HAL_I2C_IsDeviceReady+0x1e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000eb2:	6823      	ldr	r3, [r4, #0]
 8000eb4:	f8c3 9010 	str.w	r9, [r3, #16]
      tickstart = HAL_GetTick();
 8000eb8:	f7ff fb88 	bl	80005cc <HAL_GetTick>
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8000ebc:	6823      	ldr	r3, [r4, #0]
 8000ebe:	695a      	ldr	r2, [r3, #20]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8000ec0:	695b      	ldr	r3, [r3, #20]
      tickstart = HAL_GetTick();
 8000ec2:	4605      	mov	r5, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8000ec4:	f3c2 0240 	ubfx	r2, r2, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8000ec8:	f3c3 2380 	ubfx	r3, r3, #10, #1
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8000ecc:	26a0      	movs	r6, #160	; 0xa0
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8000ece:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8000ed2:	29a0      	cmp	r1, #160	; 0xa0
 8000ed4:	d001      	beq.n	8000eda <HAL_I2C_IsDeviceReady+0xbe>
 8000ed6:	b902      	cbnz	r2, 8000eda <HAL_I2C_IsDeviceReady+0xbe>
 8000ed8:	b303      	cbz	r3, 8000f1c <HAL_I2C_IsDeviceReady+0x100>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8000eda:	6823      	ldr	r3, [r4, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8000edc:	2620      	movs	r6, #32
 8000ede:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8000ee2:	695a      	ldr	r2, [r3, #20]
 8000ee4:	f012 0f02 	tst.w	r2, #2
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000eee:	601a      	str	r2, [r3, #0]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8000ef0:	d026      	beq.n	8000f40 <HAL_I2C_IsDeviceReady+0x124>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	9203      	str	r2, [sp, #12]
 8000ef6:	695a      	ldr	r2, [r3, #20]
 8000ef8:	9203      	str	r2, [sp, #12]
 8000efa:	699b      	ldr	r3, [r3, #24]
 8000efc:	9303      	str	r3, [sp, #12]
 8000efe:	9b03      	ldr	r3, [sp, #12]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000f00:	9500      	str	r5, [sp, #0]
 8000f02:	2319      	movs	r3, #25
 8000f04:	2201      	movs	r2, #1
 8000f06:	4918      	ldr	r1, [pc, #96]	; (8000f68 <HAL_I2C_IsDeviceReady+0x14c>)
 8000f08:	4620      	mov	r0, r4
 8000f0a:	f7ff fd61 	bl	80009d0 <I2C_WaitOnFlagUntilTimeout>
 8000f0e:	2800      	cmp	r0, #0
 8000f10:	d1cd      	bne.n	8000eae <HAL_I2C_IsDeviceReady+0x92>
        hi2c->State = HAL_I2C_STATE_READY;
 8000f12:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8000f16:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
        return HAL_OK;
 8000f1a:	e78e      	b.n	8000e3a <HAL_I2C_IsDeviceReady+0x1e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8000f1c:	f7ff fb56 	bl	80005cc <HAL_GetTick>
 8000f20:	1b40      	subs	r0, r0, r5
 8000f22:	4580      	cmp	r8, r0
 8000f24:	d302      	bcc.n	8000f2c <HAL_I2C_IsDeviceReady+0x110>
 8000f26:	f1b8 0f00 	cmp.w	r8, #0
 8000f2a:	d101      	bne.n	8000f30 <HAL_I2C_IsDeviceReady+0x114>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8000f2c:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8000f30:	6823      	ldr	r3, [r4, #0]
 8000f32:	695a      	ldr	r2, [r3, #20]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8000f34:	695b      	ldr	r3, [r3, #20]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8000f36:	f3c2 0240 	ubfx	r2, r2, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8000f3a:	f3c3 2380 	ubfx	r3, r3, #10, #1
 8000f3e:	e7c6      	b.n	8000ece <HAL_I2C_IsDeviceReady+0xb2>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000f40:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8000f44:	615a      	str	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000f46:	4659      	mov	r1, fp
 8000f48:	9500      	str	r5, [sp, #0]
 8000f4a:	2319      	movs	r3, #25
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	4620      	mov	r0, r4
 8000f50:	f7ff fd3e 	bl	80009d0 <I2C_WaitOnFlagUntilTimeout>
 8000f54:	2800      	cmp	r0, #0
 8000f56:	d1aa      	bne.n	8000eae <HAL_I2C_IsDeviceReady+0x92>
      I2C_Trials++;
 8000f58:	3701      	adds	r7, #1
    while (I2C_Trials < Trials);
 8000f5a:	4557      	cmp	r7, sl
 8000f5c:	d399      	bcc.n	8000e92 <HAL_I2C_IsDeviceReady+0x76>
    hi2c->State = HAL_I2C_STATE_READY;
 8000f5e:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8000f62:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8000f66:	e7a2      	b.n	8000eae <HAL_I2C_IsDeviceReady+0x92>
 8000f68:	00100002 	.word	0x00100002

08000f6c <HAL_I2C_Slave_Seq_Transmit_IT>:
{
 8000f6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000f6e:	4617      	mov	r7, r2
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
 8000f70:	1e5a      	subs	r2, r3, #1
 8000f72:	2a1f      	cmp	r2, #31
{
 8000f74:	4604      	mov	r4, r0
 8000f76:	460e      	mov	r6, r1
 8000f78:	461d      	mov	r5, r3
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
 8000f7a:	d847      	bhi.n	800100c <HAL_I2C_Slave_Seq_Transmit_IT+0xa0>
 8000f7c:	4b25      	ldr	r3, [pc, #148]	; (8001014 <HAL_I2C_Slave_Seq_Transmit_IT+0xa8>)
 8000f7e:	40d3      	lsrs	r3, r2
 8000f80:	07da      	lsls	r2, r3, #31
 8000f82:	d407      	bmi.n	8000f94 <HAL_I2C_Slave_Seq_Transmit_IT+0x28>
 8000f84:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 8000f88:	d004      	beq.n	8000f94 <HAL_I2C_Slave_Seq_Transmit_IT+0x28>
 8000f8a:	f640 717f 	movw	r1, #3967	; 0xf7f
 8000f8e:	4822      	ldr	r0, [pc, #136]	; (8001018 <HAL_I2C_Slave_Seq_Transmit_IT+0xac>)
 8000f90:	f003 fbb0 	bl	80046f4 <assert_failed>
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000f94:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8000f98:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8000f9c:	2b28      	cmp	r3, #40	; 0x28
 8000f9e:	d133      	bne.n	8001008 <HAL_I2C_Slave_Seq_Transmit_IT+0x9c>
    if ((pData == NULL) || (Size == 0U))
 8000fa0:	2e00      	cmp	r6, #0
 8000fa2:	d02f      	beq.n	8001004 <HAL_I2C_Slave_Seq_Transmit_IT+0x98>
 8000fa4:	2f00      	cmp	r7, #0
 8000fa6:	d02d      	beq.n	8001004 <HAL_I2C_Slave_Seq_Transmit_IT+0x98>
    __HAL_LOCK(hi2c);
 8000fa8:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d02b      	beq.n	8001008 <HAL_I2C_Slave_Seq_Transmit_IT+0x9c>
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000fb0:	6821      	ldr	r1, [r4, #0]
    __HAL_LOCK(hi2c);
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000fb8:	680b      	ldr	r3, [r1, #0]
 8000fba:	07db      	lsls	r3, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 8000fbc:	bf5e      	ittt	pl
 8000fbe:	680b      	ldrpl	r3, [r1, #0]
 8000fc0:	f043 0301 	orrpl.w	r3, r3, #1
 8000fc4:	600b      	strpl	r3, [r1, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000fc6:	680b      	ldr	r3, [r1, #0]
 8000fc8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000fcc:	600b      	str	r3, [r1, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8000fce:	2329      	movs	r3, #41	; 0x29
 8000fd0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000fd4:	2000      	movs	r0, #0
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8000fd6:	2320      	movs	r3, #32
 8000fd8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000fdc:	6420      	str	r0, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8000fde:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000fe0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8000fe2:	62e5      	str	r5, [r4, #44]	; 0x2c
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000fe4:	9001      	str	r0, [sp, #4]
    hi2c->XferSize    = hi2c->XferCount;
 8000fe6:	8523      	strh	r3, [r4, #40]	; 0x28
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000fe8:	694b      	ldr	r3, [r1, #20]
 8000fea:	9301      	str	r3, [sp, #4]
 8000fec:	698b      	ldr	r3, [r1, #24]
 8000fee:	9301      	str	r3, [sp, #4]
 8000ff0:	9b01      	ldr	r3, [sp, #4]
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8000ff2:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr    = pData;
 8000ff4:	6266      	str	r6, [r4, #36]	; 0x24
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8000ff6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
    __HAL_UNLOCK(hi2c);
 8000ffa:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8000ffe:	604b      	str	r3, [r1, #4]
}
 8001000:	b003      	add	sp, #12
 8001002:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 8001004:	2001      	movs	r0, #1
 8001006:	e7fb      	b.n	8001000 <HAL_I2C_Slave_Seq_Transmit_IT+0x94>
    return HAL_BUSY;
 8001008:	2002      	movs	r0, #2
 800100a:	e7f9      	b.n	8001000 <HAL_I2C_Slave_Seq_Transmit_IT+0x94>
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
 800100c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8001010:	d0c0      	beq.n	8000f94 <HAL_I2C_Slave_Seq_Transmit_IT+0x28>
 8001012:	e7b7      	b.n	8000f84 <HAL_I2C_Slave_Seq_Transmit_IT+0x18>
 8001014:	8000808b 	.word	0x8000808b
 8001018:	08005e30 	.word	0x08005e30

0800101c <HAL_I2C_Slave_Seq_Receive_IT>:
{
 800101c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800101e:	4617      	mov	r7, r2
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
 8001020:	1e5a      	subs	r2, r3, #1
 8001022:	2a1f      	cmp	r2, #31
{
 8001024:	4604      	mov	r4, r0
 8001026:	460e      	mov	r6, r1
 8001028:	461d      	mov	r5, r3
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
 800102a:	d847      	bhi.n	80010bc <HAL_I2C_Slave_Seq_Receive_IT+0xa0>
 800102c:	4b25      	ldr	r3, [pc, #148]	; (80010c4 <HAL_I2C_Slave_Seq_Receive_IT+0xa8>)
 800102e:	40d3      	lsrs	r3, r2
 8001030:	07da      	lsls	r2, r3, #31
 8001032:	d407      	bmi.n	8001044 <HAL_I2C_Slave_Seq_Receive_IT+0x28>
 8001034:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 8001038:	d004      	beq.n	8001044 <HAL_I2C_Slave_Seq_Receive_IT+0x28>
 800103a:	f241 015e 	movw	r1, #4190	; 0x105e
 800103e:	4822      	ldr	r0, [pc, #136]	; (80010c8 <HAL_I2C_Slave_Seq_Receive_IT+0xac>)
 8001040:	f003 fb58 	bl	80046f4 <assert_failed>
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001044:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001048:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800104c:	2b28      	cmp	r3, #40	; 0x28
 800104e:	d133      	bne.n	80010b8 <HAL_I2C_Slave_Seq_Receive_IT+0x9c>
    if ((pData == NULL) || (Size == 0U))
 8001050:	2e00      	cmp	r6, #0
 8001052:	d02f      	beq.n	80010b4 <HAL_I2C_Slave_Seq_Receive_IT+0x98>
 8001054:	2f00      	cmp	r7, #0
 8001056:	d02d      	beq.n	80010b4 <HAL_I2C_Slave_Seq_Receive_IT+0x98>
    __HAL_LOCK(hi2c);
 8001058:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800105c:	2b01      	cmp	r3, #1
 800105e:	d02b      	beq.n	80010b8 <HAL_I2C_Slave_Seq_Receive_IT+0x9c>
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001060:	6821      	ldr	r1, [r4, #0]
    __HAL_LOCK(hi2c);
 8001062:	2301      	movs	r3, #1
 8001064:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001068:	680b      	ldr	r3, [r1, #0]
 800106a:	07db      	lsls	r3, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 800106c:	bf5e      	ittt	pl
 800106e:	680b      	ldrpl	r3, [r1, #0]
 8001070:	f043 0301 	orrpl.w	r3, r3, #1
 8001074:	600b      	strpl	r3, [r1, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001076:	680b      	ldr	r3, [r1, #0]
 8001078:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800107c:	600b      	str	r3, [r1, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 800107e:	232a      	movs	r3, #42	; 0x2a
 8001080:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001084:	2000      	movs	r0, #0
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8001086:	2320      	movs	r3, #32
 8001088:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800108c:	6420      	str	r0, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 800108e:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001090:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8001092:	62e5      	str	r5, [r4, #44]	; 0x2c
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001094:	9001      	str	r0, [sp, #4]
    hi2c->XferSize    = hi2c->XferCount;
 8001096:	8523      	strh	r3, [r4, #40]	; 0x28
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001098:	694b      	ldr	r3, [r1, #20]
 800109a:	9301      	str	r3, [sp, #4]
 800109c:	698b      	ldr	r3, [r1, #24]
 800109e:	9301      	str	r3, [sp, #4]
 80010a0:	9b01      	ldr	r3, [sp, #4]
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80010a2:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr    = pData;
 80010a4:	6266      	str	r6, [r4, #36]	; 0x24
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80010a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
    __HAL_UNLOCK(hi2c);
 80010aa:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80010ae:	604b      	str	r3, [r1, #4]
}
 80010b0:	b003      	add	sp, #12
 80010b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 80010b4:	2001      	movs	r0, #1
 80010b6:	e7fb      	b.n	80010b0 <HAL_I2C_Slave_Seq_Receive_IT+0x94>
    return HAL_BUSY;
 80010b8:	2002      	movs	r0, #2
 80010ba:	e7f9      	b.n	80010b0 <HAL_I2C_Slave_Seq_Receive_IT+0x94>
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));
 80010bc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80010c0:	d0c0      	beq.n	8001044 <HAL_I2C_Slave_Seq_Receive_IT+0x28>
 80010c2:	e7b7      	b.n	8001034 <HAL_I2C_Slave_Seq_Receive_IT+0x18>
 80010c4:	8000808b 	.word	0x8000808b
 80010c8:	08005e30 	.word	0x08005e30

080010cc <HAL_I2C_EnableListen_IT>:
  if (hi2c->State == HAL_I2C_STATE_READY)
 80010cc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80010d0:	2b20      	cmp	r3, #32
 80010d2:	d114      	bne.n	80010fe <HAL_I2C_EnableListen_IT+0x32>
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80010d4:	2328      	movs	r3, #40	; 0x28
 80010d6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80010da:	6803      	ldr	r3, [r0, #0]
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 80010e0:	bf5e      	ittt	pl
 80010e2:	681a      	ldrpl	r2, [r3, #0]
 80010e4:	f042 0201 	orrpl.w	r2, r2, #1
 80010e8:	601a      	strpl	r2, [r3, #0]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80010f0:	601a      	str	r2, [r3, #0]
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80010f2:	685a      	ldr	r2, [r3, #4]
 80010f4:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80010f8:	605a      	str	r2, [r3, #4]
    return HAL_OK;
 80010fa:	2000      	movs	r0, #0
 80010fc:	4770      	bx	lr
    return HAL_BUSY;
 80010fe:	2002      	movs	r0, #2
}
 8001100:	4770      	bx	lr

08001102 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001102:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001104:	6802      	ldr	r2, [r0, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001106:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
{
 800110a:	b570      	push	{r4, r5, r6, lr}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800110c:	6814      	ldr	r4, [r2, #0]
  hi2c->hdmatx->XferCpltCallback = NULL;
 800110e:	6b46      	ldr	r6, [r0, #52]	; 0x34
  hi2c->hdmarx->XferCpltCallback = NULL;
 8001110:	6b85      	ldr	r5, [r0, #56]	; 0x38
  hi2c->hdmatx->XferCpltCallback = NULL;
 8001112:	2300      	movs	r3, #0
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001114:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
  hi2c->hdmatx->XferCpltCallback = NULL;
 8001118:	63f3      	str	r3, [r6, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 800111a:	63eb      	str	r3, [r5, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800111c:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 800111e:	8543      	strh	r3, [r0, #42]	; 0x2a
  __HAL_I2C_DISABLE(hi2c);
 8001120:	6814      	ldr	r4, [r2, #0]
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001122:	6533      	str	r3, [r6, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8001124:	f024 0401 	bic.w	r4, r4, #1
  hi2c->hdmarx->XferAbortCallback = NULL;
 8001128:	652b      	str	r3, [r5, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 800112a:	6014      	str	r4, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800112c:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8001130:	2c60      	cmp	r4, #96	; 0x60
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001132:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001134:	d108      	bne.n	8001148 <I2C_DMAAbort+0x46>
    hi2c->State         = HAL_I2C_STATE_READY;
 8001136:	2220      	movs	r2, #32
 8001138:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800113c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8001140:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8001142:	f003 f973 	bl	800442c <HAL_I2C_AbortCpltCallback>
 8001146:	bd70      	pop	{r4, r5, r6, pc}
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001148:	f001 0128 	and.w	r1, r1, #40	; 0x28
 800114c:	2928      	cmp	r1, #40	; 0x28
 800114e:	d10d      	bne.n	800116c <I2C_DMAAbort+0x6a>
      __HAL_I2C_ENABLE(hi2c);
 8001150:	6814      	ldr	r4, [r2, #0]
 8001152:	f044 0401 	orr.w	r4, r4, #1
 8001156:	6014      	str	r4, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001158:	6814      	ldr	r4, [r2, #0]
 800115a:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 800115e:	6014      	str	r4, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8001160:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001162:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    HAL_I2C_ErrorCallback(hi2c);
 8001166:	f003 f969 	bl	800443c <HAL_I2C_ErrorCallback>
 800116a:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->State = HAL_I2C_STATE_READY;
 800116c:	2220      	movs	r2, #32
 800116e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001172:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8001176:	e7f6      	b.n	8001166 <I2C_DMAAbort+0x64>

08001178 <I2C_ITError>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001178:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800117c:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001180:	2b10      	cmp	r3, #16
{
 8001182:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001184:	b2d2      	uxtb	r2, r2
{
 8001186:	4604      	mov	r4, r0
 8001188:	6803      	ldr	r3, [r0, #0]
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800118a:	d105      	bne.n	8001198 <I2C_ITError+0x20>
 800118c:	2a22      	cmp	r2, #34	; 0x22
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800118e:	bf02      	ittt	eq
 8001190:	6819      	ldreq	r1, [r3, #0]
 8001192:	f421 6100 	biceq.w	r1, r1, #2048	; 0x800
 8001196:	6019      	streq	r1, [r3, #0]
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001198:	f002 0128 	and.w	r1, r2, #40	; 0x28
 800119c:	2928      	cmp	r1, #40	; 0x28
 800119e:	d13a      	bne.n	8001216 <I2C_ITError+0x9e>
    hi2c->PreviousState = I2C_STATE_NONE;
 80011a0:	2200      	movs	r2, #0
 80011a2:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80011a4:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80011a8:	685a      	ldr	r2, [r3, #4]
 80011aa:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 80011ae:	d059      	beq.n	8001264 <I2C_ITError+0xec>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80011b0:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80011b2:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80011b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80011b8:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80011ba:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80011be:	2b01      	cmp	r3, #1
 80011c0:	4b3c      	ldr	r3, [pc, #240]	; (80012b4 <I2C_ITError+0x13c>)
 80011c2:	d035      	beq.n	8001230 <I2C_ITError+0xb8>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80011c4:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80011c6:	f7ff fa7b 	bl	80006c0 <HAL_DMA_Abort_IT>
 80011ca:	b150      	cbz	r0, 80011e2 <I2C_ITError+0x6a>
        __HAL_I2C_DISABLE(hi2c);
 80011cc:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80011ce:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 80011d0:	6813      	ldr	r3, [r2, #0]
 80011d2:	f023 0301 	bic.w	r3, r3, #1
 80011d6:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80011d8:	2320      	movs	r3, #32
 80011da:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80011de:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80011e0:	4798      	blx	r3
  CurrentState = hi2c->State;
 80011e2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80011e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80011e8:	0752      	lsls	r2, r2, #29
  CurrentState = hi2c->State;
 80011ea:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80011ec:	d512      	bpl.n	8001214 <I2C_ITError+0x9c>
 80011ee:	2b28      	cmp	r3, #40	; 0x28
 80011f0:	d110      	bne.n	8001214 <I2C_ITError+0x9c>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80011f2:	6822      	ldr	r2, [r4, #0]
 80011f4:	6853      	ldr	r3, [r2, #4]
 80011f6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011fa:	6053      	str	r3, [r2, #4]
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80011fc:	4b2e      	ldr	r3, [pc, #184]	; (80012b8 <I2C_ITError+0x140>)
 80011fe:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 8001200:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001202:	2300      	movs	r3, #0
 8001204:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8001206:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8001208:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800120c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8001210:	f003 f90a 	bl	8004428 <HAL_I2C_ListenCpltCallback>
 8001214:	bd10      	pop	{r4, pc}
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8001216:	6859      	ldr	r1, [r3, #4]
 8001218:	0509      	lsls	r1, r1, #20
 800121a:	d404      	bmi.n	8001226 <I2C_ITError+0xae>
 800121c:	2a60      	cmp	r2, #96	; 0x60
      hi2c->State = HAL_I2C_STATE_READY;
 800121e:	bf1c      	itt	ne
 8001220:	2220      	movne	r2, #32
 8001222:	f884 203d 	strbne.w	r2, [r4, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8001226:	2200      	movs	r2, #0
 8001228:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800122a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 800122e:	e7bb      	b.n	80011a8 <I2C_ITError+0x30>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001230:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001232:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001234:	f7ff fa44 	bl	80006c0 <HAL_DMA_Abort_IT>
 8001238:	2800      	cmp	r0, #0
 800123a:	d0d2      	beq.n	80011e2 <I2C_ITError+0x6a>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800123c:	6823      	ldr	r3, [r4, #0]
 800123e:	695a      	ldr	r2, [r3, #20]
 8001240:	0652      	lsls	r2, r2, #25
 8001242:	d505      	bpl.n	8001250 <I2C_ITError+0xd8>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001244:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001246:	691b      	ldr	r3, [r3, #16]
 8001248:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 800124a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800124c:	3301      	adds	r3, #1
 800124e:	6263      	str	r3, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8001250:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001252:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8001254:	6813      	ldr	r3, [r2, #0]
 8001256:	f023 0301 	bic.w	r3, r3, #1
 800125a:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 800125c:	2320      	movs	r3, #32
 800125e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8001262:	e7bc      	b.n	80011de <I2C_ITError+0x66>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001264:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8001268:	2960      	cmp	r1, #96	; 0x60
 800126a:	d115      	bne.n	8001298 <I2C_ITError+0x120>
    hi2c->State = HAL_I2C_STATE_READY;
 800126c:	2120      	movs	r1, #32
 800126e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001272:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8001274:	695a      	ldr	r2, [r3, #20]
 8001276:	0650      	lsls	r0, r2, #25
 8001278:	d505      	bpl.n	8001286 <I2C_ITError+0x10e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800127a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800127c:	691b      	ldr	r3, [r3, #16]
 800127e:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8001280:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001282:	3301      	adds	r3, #1
 8001284:	6263      	str	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8001286:	6822      	ldr	r2, [r4, #0]
 8001288:	6813      	ldr	r3, [r2, #0]
 800128a:	f023 0301 	bic.w	r3, r3, #1
 800128e:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8001290:	4620      	mov	r0, r4
 8001292:	f003 f8cb 	bl	800442c <HAL_I2C_AbortCpltCallback>
 8001296:	e7a4      	b.n	80011e2 <I2C_ITError+0x6a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8001298:	695a      	ldr	r2, [r3, #20]
 800129a:	0651      	lsls	r1, r2, #25
 800129c:	d505      	bpl.n	80012aa <I2C_ITError+0x132>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800129e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80012a0:	691b      	ldr	r3, [r3, #16]
 80012a2:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80012a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80012a6:	3301      	adds	r3, #1
 80012a8:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 80012aa:	4620      	mov	r0, r4
 80012ac:	f003 f8c6 	bl	800443c <HAL_I2C_ErrorCallback>
 80012b0:	e797      	b.n	80011e2 <I2C_ITError+0x6a>
 80012b2:	bf00      	nop
 80012b4:	08001103 	.word	0x08001103
 80012b8:	ffff0000 	.word	0xffff0000

080012bc <HAL_I2C_EV_IRQHandler>:
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80012bc:	6803      	ldr	r3, [r0, #0]
{
 80012be:	b530      	push	{r4, r5, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80012c0:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80012c2:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80012c4:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
{
 80012c8:	4604      	mov	r4, r0
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80012ca:	b2c9      	uxtb	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80012cc:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80012d0:	2910      	cmp	r1, #16
{
 80012d2:	b08d      	sub	sp, #52	; 0x34
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80012d4:	b2c0      	uxtb	r0, r0
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80012d6:	d002      	beq.n	80012de <HAL_I2C_EV_IRQHandler+0x22>
 80012d8:	2940      	cmp	r1, #64	; 0x40
 80012da:	f040 82b6 	bne.w	800184a <HAL_I2C_EV_IRQHandler+0x58e>
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80012de:	6998      	ldr	r0, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80012e0:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80012e2:	f011 0f01 	tst.w	r1, #1
 80012e6:	d107      	bne.n	80012f8 <HAL_I2C_EV_IRQHandler+0x3c>
 80012e8:	f5b5 0f2a 	cmp.w	r5, #11141120	; 0xaa0000
 80012ec:	d002      	beq.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
 80012ee:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 80012f2:	d152      	bne.n	800139a <HAL_I2C_EV_IRQHandler+0xde>
}
 80012f4:	b00d      	add	sp, #52	; 0x34
 80012f6:	bd30      	pop	{r4, r5, pc}
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80012f8:	0595      	lsls	r5, r2, #22
 80012fa:	d54e      	bpl.n	800139a <HAL_I2C_EV_IRQHandler+0xde>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80012fc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80012fe:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8001302:	d10c      	bne.n	800131e <HAL_I2C_EV_IRQHandler+0x62>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8001304:	2201      	movs	r2, #1
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8001306:	62e2      	str	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001308:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 800130c:	2a40      	cmp	r2, #64	; 0x40
 800130e:	d111      	bne.n	8001334 <HAL_I2C_EV_IRQHandler+0x78>
    if (hi2c->EventCount == 0U)
 8001310:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001312:	b952      	cbnz	r2, 800132a <HAL_I2C_EV_IRQHandler+0x6e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8001314:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001316:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800131a:	611a      	str	r2, [r3, #16]
 800131c:	e7ea      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800131e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001320:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
 8001324:	d1f0      	bne.n	8001308 <HAL_I2C_EV_IRQHandler+0x4c>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8001326:	2208      	movs	r2, #8
 8001328:	e7ed      	b.n	8001306 <HAL_I2C_EV_IRQHandler+0x4a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800132a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800132c:	f042 0201 	orr.w	r2, r2, #1
 8001330:	b2d2      	uxtb	r2, r2
 8001332:	e7f2      	b.n	800131a <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001334:	6922      	ldr	r2, [r4, #16]
 8001336:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800133a:	d11b      	bne.n	8001374 <HAL_I2C_EV_IRQHandler+0xb8>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800133c:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001340:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8001342:	6c62      	ldr	r2, [r4, #68]	; 0x44
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001344:	d112      	bne.n	800136c <HAL_I2C_EV_IRQHandler+0xb0>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8001346:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800134a:	611a      	str	r2, [r3, #16]
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 800134c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800134e:	b912      	cbnz	r2, 8001356 <HAL_I2C_EV_IRQHandler+0x9a>
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8001350:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001352:	2900      	cmp	r1, #0
 8001354:	d0ce      	beq.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8001356:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001358:	b91a      	cbnz	r2, 8001362 <HAL_I2C_EV_IRQHandler+0xa6>
 800135a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800135c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800135e:	2a00      	cmp	r2, #0
 8001360:	d0c8      	beq.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001362:	685a      	ldr	r2, [r3, #4]
 8001364:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	e7c3      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800136c:	f042 0201 	orr.w	r2, r2, #1
 8001370:	b2d2      	uxtb	r2, r2
 8001372:	e7ea      	b.n	800134a <HAL_I2C_EV_IRQHandler+0x8e>
      if (hi2c->EventCount == 0U)
 8001374:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001376:	b932      	cbnz	r2, 8001386 <HAL_I2C_EV_IRQHandler+0xca>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8001378:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800137a:	11d2      	asrs	r2, r2, #7
 800137c:	f002 0206 	and.w	r2, r2, #6
 8001380:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8001384:	e7c9      	b.n	800131a <HAL_I2C_EV_IRQHandler+0x5e>
      else if (hi2c->EventCount == 1U)
 8001386:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001388:	2a01      	cmp	r2, #1
 800138a:	d1b3      	bne.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800138c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800138e:	11d2      	asrs	r2, r2, #7
 8001390:	f002 0206 	and.w	r2, r2, #6
 8001394:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 8001398:	e7bf      	b.n	800131a <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800139a:	070d      	lsls	r5, r1, #28
 800139c:	d503      	bpl.n	80013a6 <HAL_I2C_EV_IRQHandler+0xea>
 800139e:	0595      	lsls	r5, r2, #22
 80013a0:	d501      	bpl.n	80013a6 <HAL_I2C_EV_IRQHandler+0xea>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80013a2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80013a4:	e7e4      	b.n	8001370 <HAL_I2C_EV_IRQHandler+0xb4>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80013a6:	078d      	lsls	r5, r1, #30
 80013a8:	f140 80e1 	bpl.w	800156e <HAL_I2C_EV_IRQHandler+0x2b2>
 80013ac:	0595      	lsls	r5, r2, #22
 80013ae:	f140 80de 	bpl.w	800156e <HAL_I2C_EV_IRQHandler+0x2b2>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80013b2:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80013b6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 80013b8:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80013ba:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 80013be:	2822      	cmp	r0, #34	; 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80013c0:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80013c2:	f040 80cc 	bne.w	800155e <HAL_I2C_EV_IRQHandler+0x2a2>
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80013c6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80013c8:	b940      	cbnz	r0, 80013dc <HAL_I2C_EV_IRQHandler+0x120>
 80013ca:	2940      	cmp	r1, #64	; 0x40
 80013cc:	d106      	bne.n	80013dc <HAL_I2C_EV_IRQHandler+0x120>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80013ce:	9001      	str	r0, [sp, #4]
 80013d0:	695a      	ldr	r2, [r3, #20]
 80013d2:	9201      	str	r2, [sp, #4]
 80013d4:	699b      	ldr	r3, [r3, #24]
 80013d6:	9301      	str	r3, [sp, #4]
 80013d8:	9b01      	ldr	r3, [sp, #4]
 80013da:	e78b      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80013dc:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80013de:	b981      	cbnz	r1, 8001402 <HAL_I2C_EV_IRQHandler+0x146>
 80013e0:	6920      	ldr	r0, [r4, #16]
 80013e2:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 80013e6:	d10c      	bne.n	8001402 <HAL_I2C_EV_IRQHandler+0x146>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80013e8:	9102      	str	r1, [sp, #8]
 80013ea:	695a      	ldr	r2, [r3, #20]
 80013ec:	9202      	str	r2, [sp, #8]
 80013ee:	699a      	ldr	r2, [r3, #24]
 80013f0:	9202      	str	r2, [sp, #8]
 80013f2:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80013fa:	601a      	str	r2, [r3, #0]
            hi2c->EventCount++;
 80013fc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80013fe:	3301      	adds	r3, #1
 8001400:	e028      	b.n	8001454 <HAL_I2C_EV_IRQHandler+0x198>
      if (hi2c->XferCount == 0U)
 8001402:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8001404:	b289      	uxth	r1, r1
 8001406:	b951      	cbnz	r1, 800141e <HAL_I2C_EV_IRQHandler+0x162>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001408:	9103      	str	r1, [sp, #12]
 800140a:	695a      	ldr	r2, [r3, #20]
 800140c:	9203      	str	r2, [sp, #12]
 800140e:	699a      	ldr	r2, [r3, #24]
 8001410:	9203      	str	r2, [sp, #12]
 8001412:	9a03      	ldr	r2, [sp, #12]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	e019      	b.n	8001452 <HAL_I2C_EV_IRQHandler+0x196>
      else if (hi2c->XferCount == 1U)
 800141e:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8001420:	b289      	uxth	r1, r1
 8001422:	2901      	cmp	r1, #1
 8001424:	d14a      	bne.n	80014bc <HAL_I2C_EV_IRQHandler+0x200>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8001426:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 800142a:	d11c      	bne.n	8001466 <HAL_I2C_EV_IRQHandler+0x1aa>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001432:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001434:	685a      	ldr	r2, [r3, #4]
 8001436:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 800143a:	d00d      	beq.n	8001458 <HAL_I2C_EV_IRQHandler+0x19c>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001442:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001444:	2200      	movs	r2, #0
 8001446:	9204      	str	r2, [sp, #16]
 8001448:	695a      	ldr	r2, [r3, #20]
 800144a:	9204      	str	r2, [sp, #16]
 800144c:	699b      	ldr	r3, [r3, #24]
 800144e:	9304      	str	r3, [sp, #16]
 8001450:	9b04      	ldr	r3, [sp, #16]
      hi2c->EventCount = 0U;
 8001452:	2300      	movs	r3, #0
 8001454:	6523      	str	r3, [r4, #80]	; 0x50
 8001456:	e74d      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001458:	9205      	str	r2, [sp, #20]
 800145a:	695a      	ldr	r2, [r3, #20]
 800145c:	9205      	str	r2, [sp, #20]
 800145e:	699a      	ldr	r2, [r3, #24]
 8001460:	9205      	str	r2, [sp, #20]
 8001462:	9a05      	ldr	r2, [sp, #20]
 8001464:	e7d6      	b.n	8001414 <HAL_I2C_EV_IRQHandler+0x158>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8001466:	2a08      	cmp	r2, #8
 8001468:	d01c      	beq.n	80014a4 <HAL_I2C_EV_IRQHandler+0x1e8>
 800146a:	2a20      	cmp	r2, #32
 800146c:	d01a      	beq.n	80014a4 <HAL_I2C_EV_IRQHandler+0x1e8>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800146e:	2d12      	cmp	r5, #18
 8001470:	d10d      	bne.n	800148e <HAL_I2C_EV_IRQHandler+0x1d2>
 8001472:	2a01      	cmp	r2, #1
 8001474:	d116      	bne.n	80014a4 <HAL_I2C_EV_IRQHandler+0x1e8>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800147c:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800147e:	2200      	movs	r2, #0
 8001480:	9206      	str	r2, [sp, #24]
 8001482:	695a      	ldr	r2, [r3, #20]
 8001484:	9206      	str	r2, [sp, #24]
 8001486:	699b      	ldr	r3, [r3, #24]
 8001488:	9306      	str	r3, [sp, #24]
 800148a:	9b06      	ldr	r3, [sp, #24]
 800148c:	e7e1      	b.n	8001452 <HAL_I2C_EV_IRQHandler+0x196>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800148e:	2a10      	cmp	r2, #16
 8001490:	d8f1      	bhi.n	8001476 <HAL_I2C_EV_IRQHandler+0x1ba>
 8001492:	498e      	ldr	r1, [pc, #568]	; (80016cc <HAL_I2C_EV_IRQHandler+0x410>)
 8001494:	fa21 f202 	lsr.w	r2, r1, r2
 8001498:	07d0      	lsls	r0, r2, #31
 800149a:	d5ec      	bpl.n	8001476 <HAL_I2C_EV_IRQHandler+0x1ba>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80014a2:	e7eb      	b.n	800147c <HAL_I2C_EV_IRQHandler+0x1c0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80014aa:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80014ac:	2200      	movs	r2, #0
 80014ae:	9207      	str	r2, [sp, #28]
 80014b0:	695a      	ldr	r2, [r3, #20]
 80014b2:	9207      	str	r2, [sp, #28]
 80014b4:	699a      	ldr	r2, [r3, #24]
 80014b6:	9207      	str	r2, [sp, #28]
 80014b8:	9a07      	ldr	r2, [sp, #28]
 80014ba:	e7ab      	b.n	8001414 <HAL_I2C_EV_IRQHandler+0x158>
      else if (hi2c->XferCount == 2U)
 80014bc:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80014be:	b289      	uxth	r1, r1
 80014c0:	2902      	cmp	r1, #2
 80014c2:	d12c      	bne.n	800151e <HAL_I2C_EV_IRQHandler+0x262>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80014c4:	2a10      	cmp	r2, #16
 80014c6:	d803      	bhi.n	80014d0 <HAL_I2C_EV_IRQHandler+0x214>
 80014c8:	4980      	ldr	r1, [pc, #512]	; (80016cc <HAL_I2C_EV_IRQHandler+0x410>)
 80014ca:	40d1      	lsrs	r1, r2
 80014cc:	07c9      	lsls	r1, r1, #31
 80014ce:	d422      	bmi.n	8001516 <HAL_I2C_EV_IRQHandler+0x25a>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80014d0:	6819      	ldr	r1, [r3, #0]
 80014d2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80014d6:	6019      	str	r1, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80014d8:	6819      	ldr	r1, [r3, #0]
 80014da:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80014de:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80014e0:	6859      	ldr	r1, [r3, #4]
 80014e2:	050d      	lsls	r5, r1, #20
 80014e4:	d50f      	bpl.n	8001506 <HAL_I2C_EV_IRQHandler+0x24a>
 80014e6:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80014ea:	d008      	beq.n	80014fe <HAL_I2C_EV_IRQHandler+0x242>
 80014ec:	1e51      	subs	r1, r2, #1
 80014ee:	291f      	cmp	r1, #31
 80014f0:	bf9d      	ittte	ls
 80014f2:	4a77      	ldrls	r2, [pc, #476]	; (80016d0 <HAL_I2C_EV_IRQHandler+0x414>)
 80014f4:	40ca      	lsrls	r2, r1
 80014f6:	43d2      	mvnls	r2, r2
 80014f8:	2201      	movhi	r2, #1
 80014fa:	07d0      	lsls	r0, r2, #31
 80014fc:	d403      	bmi.n	8001506 <HAL_I2C_EV_IRQHandler+0x24a>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80014fe:	685a      	ldr	r2, [r3, #4]
 8001500:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001504:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001506:	2200      	movs	r2, #0
 8001508:	9208      	str	r2, [sp, #32]
 800150a:	695a      	ldr	r2, [r3, #20]
 800150c:	9208      	str	r2, [sp, #32]
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	9308      	str	r3, [sp, #32]
 8001512:	9b08      	ldr	r3, [sp, #32]
 8001514:	e79d      	b.n	8001452 <HAL_I2C_EV_IRQHandler+0x196>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001516:	6819      	ldr	r1, [r3, #0]
 8001518:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 800151c:	e7df      	b.n	80014de <HAL_I2C_EV_IRQHandler+0x222>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800151e:	6819      	ldr	r1, [r3, #0]
 8001520:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8001524:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8001526:	6859      	ldr	r1, [r3, #4]
 8001528:	0509      	lsls	r1, r1, #20
 800152a:	d510      	bpl.n	800154e <HAL_I2C_EV_IRQHandler+0x292>
 800152c:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001530:	d009      	beq.n	8001546 <HAL_I2C_EV_IRQHandler+0x28a>
 8001532:	3a01      	subs	r2, #1
 8001534:	2a1f      	cmp	r2, #31
 8001536:	bf9d      	ittte	ls
 8001538:	4965      	ldrls	r1, [pc, #404]	; (80016d0 <HAL_I2C_EV_IRQHandler+0x414>)
 800153a:	fa21 f202 	lsrls.w	r2, r1, r2
 800153e:	43d2      	mvnls	r2, r2
 8001540:	2201      	movhi	r2, #1
 8001542:	07d2      	lsls	r2, r2, #31
 8001544:	d403      	bmi.n	800154e <HAL_I2C_EV_IRQHandler+0x292>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8001546:	685a      	ldr	r2, [r3, #4]
 8001548:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800154c:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800154e:	2200      	movs	r2, #0
 8001550:	9209      	str	r2, [sp, #36]	; 0x24
 8001552:	695a      	ldr	r2, [r3, #20]
 8001554:	9209      	str	r2, [sp, #36]	; 0x24
 8001556:	699b      	ldr	r3, [r3, #24]
 8001558:	9309      	str	r3, [sp, #36]	; 0x24
 800155a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800155c:	e779      	b.n	8001452 <HAL_I2C_EV_IRQHandler+0x196>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800155e:	2200      	movs	r2, #0
 8001560:	920a      	str	r2, [sp, #40]	; 0x28
 8001562:	695a      	ldr	r2, [r3, #20]
 8001564:	920a      	str	r2, [sp, #40]	; 0x28
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	930a      	str	r3, [sp, #40]	; 0x28
 800156a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800156c:	e6c2      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800156e:	f010 0f04 	tst.w	r0, #4
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001572:	6858      	ldr	r0, [r3, #4]
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8001574:	f000 80ae 	beq.w	80016d4 <HAL_I2C_EV_IRQHandler+0x418>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001578:	0505      	lsls	r5, r0, #20
 800157a:	f53f aebb 	bmi.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800157e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001582:	f001 0104 	and.w	r1, r1, #4
 8001586:	d069      	beq.n	800165c <HAL_I2C_EV_IRQHandler+0x3a0>
 8001588:	0550      	lsls	r0, r2, #21
 800158a:	d567      	bpl.n	800165c <HAL_I2C_EV_IRQHandler+0x3a0>
 800158c:	2900      	cmp	r1, #0
 800158e:	d165      	bne.n	800165c <HAL_I2C_EV_IRQHandler+0x3a0>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001590:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001594:	8d25      	ldrh	r5, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001596:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800159a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800159c:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800159e:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80015a0:	b9c5      	cbnz	r5, 80015d4 <HAL_I2C_EV_IRQHandler+0x318>
 80015a2:	2a21      	cmp	r2, #33	; 0x21
 80015a4:	d118      	bne.n	80015d8 <HAL_I2C_EV_IRQHandler+0x31c>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80015a6:	2808      	cmp	r0, #8
 80015a8:	d078      	beq.n	800169c <HAL_I2C_EV_IRQHandler+0x3e0>
 80015aa:	2820      	cmp	r0, #32
 80015ac:	d076      	beq.n	800169c <HAL_I2C_EV_IRQHandler+0x3e0>
 80015ae:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 80015b2:	d073      	beq.n	800169c <HAL_I2C_EV_IRQHandler+0x3e0>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80015b4:	685a      	ldr	r2, [r3, #4]
 80015b6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80015ba:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80015bc:	2311      	movs	r3, #17
 80015be:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80015c0:	2300      	movs	r3, #0
 80015c2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80015c6:	2320      	movs	r3, #32
 80015c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80015cc:	4620      	mov	r0, r4
 80015ce:	f002 febf 	bl	8004350 <HAL_I2C_MasterTxCpltCallback>
 80015d2:	e68f      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80015d4:	2a21      	cmp	r2, #33	; 0x21
 80015d6:	d005      	beq.n	80015e4 <HAL_I2C_EV_IRQHandler+0x328>
 80015d8:	2940      	cmp	r1, #64	; 0x40
 80015da:	f47f ae8b 	bne.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80015de:	2a22      	cmp	r2, #34	; 0x22
 80015e0:	f47f ae88 	bne.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount == 0U)
 80015e4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80015e6:	b292      	uxth	r2, r2
 80015e8:	b91a      	cbnz	r2, 80015f2 <HAL_I2C_EV_IRQHandler+0x336>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80015ea:	685a      	ldr	r2, [r3, #4]
 80015ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80015f0:	e6ba      	b.n	8001368 <HAL_I2C_EV_IRQHandler+0xac>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80015f2:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80015f6:	2a40      	cmp	r2, #64	; 0x40
 80015f8:	d126      	bne.n	8001648 <HAL_I2C_EV_IRQHandler+0x38c>
        if (hi2c->EventCount == 0U)
 80015fa:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80015fc:	b962      	cbnz	r2, 8001618 <HAL_I2C_EV_IRQHandler+0x35c>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80015fe:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8001600:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001602:	6ca2      	ldr	r2, [r4, #72]	; 0x48
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8001604:	d104      	bne.n	8001610 <HAL_I2C_EV_IRQHandler+0x354>
 8001606:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001608:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2U;
 800160a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800160c:	3302      	adds	r3, #2
 800160e:	e721      	b.n	8001454 <HAL_I2C_EV_IRQHandler+0x198>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8001610:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001614:	611a      	str	r2, [r3, #16]
 8001616:	e6f1      	b.n	80013fc <HAL_I2C_EV_IRQHandler+0x140>
        else if (hi2c->EventCount == 1U)
 8001618:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800161a:	2a01      	cmp	r2, #1
 800161c:	d102      	bne.n	8001624 <HAL_I2C_EV_IRQHandler+0x368>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800161e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001620:	b2d2      	uxtb	r2, r2
 8001622:	e7f7      	b.n	8001614 <HAL_I2C_EV_IRQHandler+0x358>
        else if (hi2c->EventCount == 2U)
 8001624:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001626:	2a02      	cmp	r2, #2
 8001628:	f47f ae64 	bne.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800162c:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001630:	2a22      	cmp	r2, #34	; 0x22
 8001632:	d104      	bne.n	800163e <HAL_I2C_EV_IRQHandler+0x382>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	e65a      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800163e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001642:	2a21      	cmp	r2, #33	; 0x21
 8001644:	f47f ae56 	bne.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001648:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800164a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800164e:	6119      	str	r1, [r3, #16]
    hi2c->pBuffPtr++;
 8001650:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8001652:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001654:	3b01      	subs	r3, #1
 8001656:	b29b      	uxth	r3, r3
 8001658:	8563      	strh	r3, [r4, #42]	; 0x2a
 800165a:	e64b      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800165c:	2900      	cmp	r1, #0
 800165e:	f43f ae49 	beq.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
 8001662:	0592      	lsls	r2, r2, #22
 8001664:	f57f ae46 	bpl.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001668:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800166a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800166e:	2a21      	cmp	r2, #33	; 0x21
 8001670:	f47f ae40 	bne.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount != 0U)
 8001674:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001676:	b292      	uxth	r2, r2
 8001678:	2a00      	cmp	r2, #0
 800167a:	d1e5      	bne.n	8001648 <HAL_I2C_EV_IRQHandler+0x38c>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800167c:	2908      	cmp	r1, #8
 800167e:	d00d      	beq.n	800169c <HAL_I2C_EV_IRQHandler+0x3e0>
 8001680:	2920      	cmp	r1, #32
 8001682:	d00b      	beq.n	800169c <HAL_I2C_EV_IRQHandler+0x3e0>
 8001684:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8001688:	d008      	beq.n	800169c <HAL_I2C_EV_IRQHandler+0x3e0>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800168a:	6859      	ldr	r1, [r3, #4]
 800168c:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8001690:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001692:	2311      	movs	r3, #17
 8001694:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001696:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 800169a:	e794      	b.n	80015c6 <HAL_I2C_EV_IRQHandler+0x30a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800169c:	685a      	ldr	r2, [r3, #4]
 800169e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80016a2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016aa:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80016ac:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 80016ae:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80016b0:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80016b2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80016b6:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80016ba:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80016be:	2a40      	cmp	r2, #64	; 0x40
          HAL_I2C_MemTxCpltCallback(hi2c);
 80016c0:	4620      	mov	r0, r4
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80016c2:	d184      	bne.n	80015ce <HAL_I2C_EV_IRQHandler+0x312>
          HAL_I2C_MemTxCpltCallback(hi2c);
 80016c4:	f002 fe74 	bl	80043b0 <HAL_I2C_MemTxCpltCallback>
 80016c8:	e614      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
 80016ca:	bf00      	nop
 80016cc:	00010014 	.word	0x00010014
 80016d0:	80008081 	.word	0x80008081
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80016d4:	0505      	lsls	r5, r0, #20
 80016d6:	f53f ae0d 	bmi.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80016da:	f011 0f40 	tst.w	r1, #64	; 0x40
 80016de:	f001 0104 	and.w	r1, r1, #4
 80016e2:	d048      	beq.n	8001776 <HAL_I2C_EV_IRQHandler+0x4ba>
 80016e4:	0550      	lsls	r0, r2, #21
 80016e6:	d546      	bpl.n	8001776 <HAL_I2C_EV_IRQHandler+0x4ba>
 80016e8:	2900      	cmp	r1, #0
 80016ea:	d144      	bne.n	8001776 <HAL_I2C_EV_IRQHandler+0x4ba>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80016ec:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80016f0:	2a22      	cmp	r2, #34	; 0x22
 80016f2:	f47f adff 	bne.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    tmp = hi2c->XferCount;
 80016f6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80016f8:	b292      	uxth	r2, r2
    if (tmp > 3U)
 80016fa:	2a03      	cmp	r2, #3
 80016fc:	d914      	bls.n	8001728 <HAL_I2C_EV_IRQHandler+0x46c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80016fe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001700:	691b      	ldr	r3, [r3, #16]
 8001702:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8001704:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001706:	3301      	adds	r3, #1
 8001708:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800170a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800170c:	3b01      	subs	r3, #1
 800170e:	b29b      	uxth	r3, r3
 8001710:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8001712:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001714:	b29b      	uxth	r3, r3
 8001716:	2b03      	cmp	r3, #3
 8001718:	f47f adec 	bne.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800171c:	6822      	ldr	r2, [r4, #0]
 800171e:	6853      	ldr	r3, [r2, #4]
 8001720:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001724:	6053      	str	r3, [r2, #4]
 8001726:	e5e5      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8001728:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800172a:	2802      	cmp	r0, #2
 800172c:	f43f ade2 	beq.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
 8001730:	2a01      	cmp	r2, #1
 8001732:	f63f addf 	bhi.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800173c:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800173e:	685a      	ldr	r2, [r3, #4]
 8001740:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001744:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001746:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001748:	691b      	ldr	r3, [r3, #16]
 800174a:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 800174c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800174e:	3301      	adds	r3, #1
 8001750:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001752:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001754:	3b01      	subs	r3, #1
 8001756:	b29b      	uxth	r3, r3
 8001758:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 800175a:	2320      	movs	r3, #32
 800175c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001760:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001764:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001768:	2b40      	cmp	r3, #64	; 0x40
 800176a:	d168      	bne.n	800183e <HAL_I2C_EV_IRQHandler+0x582>
        hi2c->PreviousState = I2C_STATE_NONE;
 800176c:	6321      	str	r1, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800176e:	4620      	mov	r0, r4
 8001770:	f002 fe34 	bl	80043dc <HAL_I2C_MemRxCpltCallback>
 8001774:	e5be      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001776:	2900      	cmp	r1, #0
 8001778:	f43f adbc 	beq.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
 800177c:	0592      	lsls	r2, r2, #22
 800177e:	f57f adb9 	bpl.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001782:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 8001784:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8001786:	b289      	uxth	r1, r1
 8001788:	2904      	cmp	r1, #4
 800178a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800178c:	d109      	bne.n	80017a2 <HAL_I2C_EV_IRQHandler+0x4e6>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800178e:	685a      	ldr	r2, [r3, #4]
 8001790:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001794:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001796:	691b      	ldr	r3, [r3, #16]
 8001798:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 800179a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800179c:	3301      	adds	r3, #1
 800179e:	6263      	str	r3, [r4, #36]	; 0x24
 80017a0:	e757      	b.n	8001652 <HAL_I2C_EV_IRQHandler+0x396>
  else if (hi2c->XferCount == 3U)
 80017a2:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 80017a4:	b280      	uxth	r0, r0
 80017a6:	2803      	cmp	r0, #3
 80017a8:	d10c      	bne.n	80017c4 <HAL_I2C_EV_IRQHandler+0x508>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80017aa:	6858      	ldr	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80017ac:	2a04      	cmp	r2, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80017ae:	f420 6080 	bic.w	r0, r0, #1024	; 0x400
 80017b2:	6058      	str	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80017b4:	d0ef      	beq.n	8001796 <HAL_I2C_EV_IRQHandler+0x4da>
 80017b6:	2a02      	cmp	r2, #2
 80017b8:	d0ed      	beq.n	8001796 <HAL_I2C_EV_IRQHandler+0x4da>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	e7e8      	b.n	8001796 <HAL_I2C_EV_IRQHandler+0x4da>
  else if (hi2c->XferCount == 2U)
 80017c4:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 80017c6:	b280      	uxth	r0, r0
 80017c8:	2802      	cmp	r0, #2
 80017ca:	d1e4      	bne.n	8001796 <HAL_I2C_EV_IRQHandler+0x4da>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80017cc:	2a01      	cmp	r2, #1
 80017ce:	d001      	beq.n	80017d4 <HAL_I2C_EV_IRQHandler+0x518>
 80017d0:	2a10      	cmp	r2, #16
 80017d2:	d128      	bne.n	8001826 <HAL_I2C_EV_IRQHandler+0x56a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017da:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80017dc:	691b      	ldr	r3, [r3, #16]
 80017de:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 80017e0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80017e2:	1c53      	adds	r3, r2, #1
 80017e4:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80017e6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80017e8:	3b01      	subs	r3, #1
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80017ee:	6823      	ldr	r3, [r4, #0]
 80017f0:	691b      	ldr	r3, [r3, #16]
 80017f2:	7053      	strb	r3, [r2, #1]
    hi2c->pBuffPtr++;
 80017f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80017f6:	6822      	ldr	r2, [r4, #0]
    hi2c->pBuffPtr++;
 80017f8:	3301      	adds	r3, #1
 80017fa:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80017fc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80017fe:	3b01      	subs	r3, #1
 8001800:	b29b      	uxth	r3, r3
 8001802:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8001804:	6853      	ldr	r3, [r2, #4]
 8001806:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800180a:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800180c:	2320      	movs	r3, #32
 800180e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001812:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8001816:	2b40      	cmp	r3, #64	; 0x40
 8001818:	f04f 0300 	mov.w	r3, #0
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800181c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001820:	d10d      	bne.n	800183e <HAL_I2C_EV_IRQHandler+0x582>
      hi2c->PreviousState = I2C_STATE_NONE;
 8001822:	6323      	str	r3, [r4, #48]	; 0x30
 8001824:	e7a3      	b.n	800176e <HAL_I2C_EV_IRQHandler+0x4b2>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8001826:	2a04      	cmp	r2, #4
 8001828:	d001      	beq.n	800182e <HAL_I2C_EV_IRQHandler+0x572>
 800182a:	2a02      	cmp	r2, #2
 800182c:	d103      	bne.n	8001836 <HAL_I2C_EV_IRQHandler+0x57a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001834:	e7d1      	b.n	80017da <HAL_I2C_EV_IRQHandler+0x51e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800183c:	e7cd      	b.n	80017da <HAL_I2C_EV_IRQHandler+0x51e>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800183e:	2312      	movs	r3, #18
 8001840:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8001842:	4620      	mov	r0, r4
 8001844:	f002 fdc8 	bl	80043d8 <HAL_I2C_MasterRxCpltCallback>
 8001848:	e554      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800184a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800184c:	b321      	cbz	r1, 8001898 <HAL_I2C_EV_IRQHandler+0x5dc>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800184e:	6959      	ldr	r1, [r3, #20]
  uint32_t sr2itflags               = 0U;
 8001850:	2500      	movs	r5, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001852:	f011 0f02 	tst.w	r1, #2
 8001856:	d029      	beq.n	80018ac <HAL_I2C_EV_IRQHandler+0x5f0>
 8001858:	f412 7f00 	tst.w	r2, #512	; 0x200
 800185c:	d026      	beq.n	80018ac <HAL_I2C_EV_IRQHandler+0x5f0>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800185e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001860:	b102      	cbz	r2, 8001864 <HAL_I2C_EV_IRQHandler+0x5a8>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001862:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001864:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8001868:	f002 0228 	and.w	r2, r2, #40	; 0x28
 800186c:	2a28      	cmp	r2, #40	; 0x28
 800186e:	d116      	bne.n	800189e <HAL_I2C_EV_IRQHandler+0x5e2>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8001870:	685a      	ldr	r2, [r3, #4]
 8001872:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001876:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8001878:	f085 0104 	eor.w	r1, r5, #4
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800187c:	062b      	lsls	r3, r5, #24
    __HAL_UNLOCK(hi2c);
 800187e:	f04f 0300 	mov.w	r3, #0
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8001882:	f3c1 0180 	ubfx	r1, r1, #2, #1
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8001886:	bf54      	ite	pl
 8001888:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800188a:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 800188c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8001890:	4620      	mov	r0, r4
 8001892:	f002 fdb9 	bl	8004408 <HAL_I2C_AddrCallback>
 8001896:	e52d      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001898:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800189a:	6959      	ldr	r1, [r3, #20]
 800189c:	e7d9      	b.n	8001852 <HAL_I2C_EV_IRQHandler+0x596>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800189e:	f06f 0202 	mvn.w	r2, #2
 80018a2:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 80018a4:	2300      	movs	r3, #0
 80018a6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 80018aa:	e523      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80018ac:	06cd      	lsls	r5, r1, #27
 80018ae:	f140 80af 	bpl.w	8001a10 <HAL_I2C_EV_IRQHandler+0x754>
 80018b2:	0595      	lsls	r5, r2, #22
 80018b4:	f140 80ac 	bpl.w	8001a10 <HAL_I2C_EV_IRQHandler+0x754>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80018b8:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80018bc:	685a      	ldr	r2, [r3, #4]
 80018be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80018c2:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80018c4:	2200      	movs	r2, #0
 80018c6:	920b      	str	r2, [sp, #44]	; 0x2c
 80018c8:	695a      	ldr	r2, [r3, #20]
 80018ca:	920b      	str	r2, [sp, #44]	; 0x2c
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	f042 0201 	orr.w	r2, r2, #1
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018dc:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80018de:	685a      	ldr	r2, [r3, #4]
 80018e0:	0511      	lsls	r1, r2, #20
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80018e2:	b2ed      	uxtb	r5, r5
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80018e4:	d520      	bpl.n	8001928 <HAL_I2C_EV_IRQHandler+0x66c>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80018e6:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 80018ea:	2a22      	cmp	r2, #34	; 0x22
 80018ec:	d148      	bne.n	8001980 <HAL_I2C_EV_IRQHandler+0x6c4>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80018ee:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80018f0:	6802      	ldr	r2, [r0, #0]
 80018f2:	6852      	ldr	r2, [r2, #4]
 80018f4:	b292      	uxth	r2, r2
 80018f6:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 80018f8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80018fa:	b292      	uxth	r2, r2
 80018fc:	b11a      	cbz	r2, 8001906 <HAL_I2C_EV_IRQHandler+0x64a>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80018fe:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001900:	f042 0204 	orr.w	r2, r2, #4
 8001904:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001906:	685a      	ldr	r2, [r3, #4]
 8001908:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800190c:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800190e:	f7fe fee9 	bl	80006e4 <HAL_DMA_GetState>
 8001912:	2801      	cmp	r0, #1
 8001914:	d008      	beq.n	8001928 <HAL_I2C_EV_IRQHandler+0x66c>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001916:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001918:	4b78      	ldr	r3, [pc, #480]	; (8001afc <HAL_I2C_EV_IRQHandler+0x840>)
 800191a:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800191c:	f7fe fed0 	bl	80006c0 <HAL_DMA_Abort_IT>
 8001920:	b110      	cbz	r0, 8001928 <HAL_I2C_EV_IRQHandler+0x66c>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001922:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001924:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001926:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8001928:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800192a:	b29b      	uxth	r3, r3
 800192c:	b313      	cbz	r3, 8001974 <HAL_I2C_EV_IRQHandler+0x6b8>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800192e:	6823      	ldr	r3, [r4, #0]
 8001930:	695a      	ldr	r2, [r3, #20]
 8001932:	0752      	lsls	r2, r2, #29
 8001934:	d509      	bpl.n	800194a <HAL_I2C_EV_IRQHandler+0x68e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001936:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001938:	691b      	ldr	r3, [r3, #16]
 800193a:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 800193c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800193e:	3301      	adds	r3, #1
 8001940:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001942:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001944:	3b01      	subs	r3, #1
 8001946:	b29b      	uxth	r3, r3
 8001948:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800194a:	6823      	ldr	r3, [r4, #0]
 800194c:	695a      	ldr	r2, [r3, #20]
 800194e:	0650      	lsls	r0, r2, #25
 8001950:	d509      	bpl.n	8001966 <HAL_I2C_EV_IRQHandler+0x6aa>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001952:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001954:	691b      	ldr	r3, [r3, #16]
 8001956:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8001958:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800195a:	3301      	adds	r3, #1
 800195c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800195e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001960:	3b01      	subs	r3, #1
 8001962:	b29b      	uxth	r3, r3
 8001964:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 8001966:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001968:	b29b      	uxth	r3, r3
 800196a:	b11b      	cbz	r3, 8001974 <HAL_I2C_EV_IRQHandler+0x6b8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800196c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800196e:	f043 0304 	orr.w	r3, r3, #4
 8001972:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001974:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001976:	b303      	cbz	r3, 80019ba <HAL_I2C_EV_IRQHandler+0x6fe>
    I2C_ITError(hi2c);
 8001978:	4620      	mov	r0, r4
 800197a:	f7ff fbfd 	bl	8001178 <I2C_ITError>
 800197e:	e4b9      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8001980:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001982:	6802      	ldr	r2, [r0, #0]
 8001984:	6852      	ldr	r2, [r2, #4]
 8001986:	b292      	uxth	r2, r2
 8001988:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 800198a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800198c:	b292      	uxth	r2, r2
 800198e:	b11a      	cbz	r2, 8001998 <HAL_I2C_EV_IRQHandler+0x6dc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001990:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001992:	f042 0204 	orr.w	r2, r2, #4
 8001996:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8001998:	685a      	ldr	r2, [r3, #4]
 800199a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800199e:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80019a0:	f7fe fea0 	bl	80006e4 <HAL_DMA_GetState>
 80019a4:	2801      	cmp	r0, #1
 80019a6:	d0bf      	beq.n	8001928 <HAL_I2C_EV_IRQHandler+0x66c>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80019a8:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80019aa:	4b54      	ldr	r3, [pc, #336]	; (8001afc <HAL_I2C_EV_IRQHandler+0x840>)
 80019ac:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80019ae:	f7fe fe87 	bl	80006c0 <HAL_DMA_Abort_IT>
 80019b2:	2800      	cmp	r0, #0
 80019b4:	d0b8      	beq.n	8001928 <HAL_I2C_EV_IRQHandler+0x66c>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80019b6:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80019b8:	e7b4      	b.n	8001924 <HAL_I2C_EV_IRQHandler+0x668>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80019ba:	2d2a      	cmp	r5, #42	; 0x2a
 80019bc:	d106      	bne.n	80019cc <HAL_I2C_EV_IRQHandler+0x710>
      hi2c->PreviousState = I2C_STATE_NONE;
 80019be:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80019c0:	2328      	movs	r3, #40	; 0x28
 80019c2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80019c6:	4620      	mov	r0, r4
 80019c8:	f002 fd36 	bl	8004438 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80019cc:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80019d0:	2b28      	cmp	r3, #40	; 0x28
 80019d2:	d10c      	bne.n	80019ee <HAL_I2C_EV_IRQHandler+0x732>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80019d4:	4b4a      	ldr	r3, [pc, #296]	; (8001b00 <HAL_I2C_EV_IRQHandler+0x844>)
 80019d6:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 80019d8:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 80019da:	2300      	movs	r3, #0
 80019dc:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 80019de:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 80019e0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80019e4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80019e8:	f002 fd1e 	bl	8004428 <HAL_I2C_ListenCpltCallback>
 80019ec:	e482      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80019ee:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80019f0:	2b22      	cmp	r3, #34	; 0x22
 80019f2:	d002      	beq.n	80019fa <HAL_I2C_EV_IRQHandler+0x73e>
 80019f4:	2d22      	cmp	r5, #34	; 0x22
 80019f6:	f47f ac7d 	bne.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->PreviousState = I2C_STATE_NONE;
 80019fa:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 80019fc:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80019fe:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8001a00:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a04:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001a08:	4620      	mov	r0, r4
 8001a0a:	f002 fd15 	bl	8004438 <HAL_I2C_SlaveRxCpltCallback>
 8001a0e:	e471      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001a10:	f000 00f7 	and.w	r0, r0, #247	; 0xf7
 8001a14:	2821      	cmp	r0, #33	; 0x21
 8001a16:	f001 0504 	and.w	r5, r1, #4
 8001a1a:	d135      	bne.n	8001a88 <HAL_I2C_EV_IRQHandler+0x7cc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001a1c:	0609      	lsls	r1, r1, #24
 8001a1e:	d527      	bpl.n	8001a70 <HAL_I2C_EV_IRQHandler+0x7b4>
 8001a20:	0551      	lsls	r1, r2, #21
 8001a22:	d525      	bpl.n	8001a70 <HAL_I2C_EV_IRQHandler+0x7b4>
 8001a24:	bb25      	cbnz	r5, 8001a70 <HAL_I2C_EV_IRQHandler+0x7b4>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001a26:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8001a2a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001a2c:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001a2e:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 8001a30:	2a00      	cmp	r2, #0
 8001a32:	f43f ac5f 	beq.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a36:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001a38:	f812 5b01 	ldrb.w	r5, [r2], #1
 8001a3c:	611d      	str	r5, [r3, #16]
    hi2c->pBuffPtr++;
 8001a3e:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8001a40:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001a42:	3a01      	subs	r2, #1
 8001a44:	b292      	uxth	r2, r2
 8001a46:	8562      	strh	r2, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001a48:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001a4a:	b292      	uxth	r2, r2
 8001a4c:	2a00      	cmp	r2, #0
 8001a4e:	f47f ac51 	bne.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
 8001a52:	2929      	cmp	r1, #41	; 0x29
 8001a54:	f47f ac4e 	bne.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001a58:	685a      	ldr	r2, [r3, #4]
 8001a5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a5e:	605a      	str	r2, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001a60:	2328      	movs	r3, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001a62:	6320      	str	r0, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001a64:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001a68:	4620      	mov	r0, r4
 8001a6a:	f002 fce6 	bl	800443a <HAL_I2C_SlaveTxCpltCallback>
 8001a6e:	e441      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001a70:	2d00      	cmp	r5, #0
 8001a72:	f43f ac3f 	beq.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
 8001a76:	0595      	lsls	r5, r2, #22
 8001a78:	f57f ac3c 	bpl.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 8001a7c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001a7e:	b292      	uxth	r2, r2
 8001a80:	2a00      	cmp	r2, #0
 8001a82:	f47f ade1 	bne.w	8001648 <HAL_I2C_EV_IRQHandler+0x38c>
 8001a86:	e435      	b.n	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001a88:	0648      	lsls	r0, r1, #25
 8001a8a:	d527      	bpl.n	8001adc <HAL_I2C_EV_IRQHandler+0x820>
 8001a8c:	0551      	lsls	r1, r2, #21
 8001a8e:	d525      	bpl.n	8001adc <HAL_I2C_EV_IRQHandler+0x820>
 8001a90:	bb25      	cbnz	r5, 8001adc <HAL_I2C_EV_IRQHandler+0x820>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001a92:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8001a96:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8001a98:	b289      	uxth	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001a9a:	b2d2      	uxtb	r2, r2
  if (hi2c->XferCount != 0U)
 8001a9c:	2900      	cmp	r1, #0
 8001a9e:	f43f ac29 	beq.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001aa2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8001aa8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001aaa:	3301      	adds	r3, #1
 8001aac:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8001aae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001ab6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	f47f ac1a 	bne.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
 8001ac0:	2a2a      	cmp	r2, #42	; 0x2a
 8001ac2:	f47f ac17 	bne.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001ac6:	6822      	ldr	r2, [r4, #0]
 8001ac8:	6853      	ldr	r3, [r2, #4]
 8001aca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ace:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001ad0:	2322      	movs	r3, #34	; 0x22
 8001ad2:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001ad4:	2328      	movs	r3, #40	; 0x28
 8001ad6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8001ada:	e795      	b.n	8001a08 <HAL_I2C_EV_IRQHandler+0x74c>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001adc:	2d00      	cmp	r5, #0
 8001ade:	f43f ac09 	beq.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
 8001ae2:	0592      	lsls	r2, r2, #22
 8001ae4:	f57f ac06 	bpl.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 8001ae8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001aea:	b292      	uxth	r2, r2
 8001aec:	2a00      	cmp	r2, #0
 8001aee:	f43f ac01 	beq.w	80012f4 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001af2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	7013      	strb	r3, [r2, #0]
 8001af8:	e64f      	b.n	800179a <HAL_I2C_EV_IRQHandler+0x4de>
 8001afa:	bf00      	nop
 8001afc:	08001103 	.word	0x08001103
 8001b00:	ffff0000 	.word	0xffff0000

08001b04 <HAL_I2C_ER_IRQHandler>:
{
 8001b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8001b06:	6803      	ldr	r3, [r0, #0]
 8001b08:	695f      	ldr	r7, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8001b0a:	685e      	ldr	r6, [r3, #4]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001b0c:	f417 7580 	ands.w	r5, r7, #256	; 0x100
{
 8001b10:	4604      	mov	r4, r0
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001b12:	d006      	beq.n	8001b22 <HAL_I2C_ER_IRQHandler+0x1e>
 8001b14:	f416 7580 	ands.w	r5, r6, #256	; 0x100
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001b18:	bf1e      	ittt	ne
 8001b1a:	f46f 7280 	mvnne.w	r2, #256	; 0x100
 8001b1e:	615a      	strne	r2, [r3, #20]
    error |= HAL_I2C_ERROR_BERR;
 8001b20:	2501      	movne	r5, #1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001b22:	05b9      	lsls	r1, r7, #22
 8001b24:	d506      	bpl.n	8001b34 <HAL_I2C_ER_IRQHandler+0x30>
 8001b26:	05f2      	lsls	r2, r6, #23
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001b28:	bf42      	ittt	mi
 8001b2a:	f46f 7200 	mvnmi.w	r2, #512	; 0x200
    error |= HAL_I2C_ERROR_ARLO;
 8001b2e:	f045 0502 	orrmi.w	r5, r5, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001b32:	615a      	strmi	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001b34:	0578      	lsls	r0, r7, #21
 8001b36:	d537      	bpl.n	8001ba8 <HAL_I2C_ER_IRQHandler+0xa4>
 8001b38:	05f1      	lsls	r1, r6, #23
 8001b3a:	d535      	bpl.n	8001ba8 <HAL_I2C_ER_IRQHandler+0xa4>
    tmp1 = hi2c->Mode;
 8001b3c:	f894 e03e 	ldrb.w	lr, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 8001b40:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 8001b42:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 8001b46:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001b48:	f1be 0f20 	cmp.w	lr, #32
    tmp2 = hi2c->XferCount;
 8001b4c:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 8001b4e:	b2d2      	uxtb	r2, r2
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001b50:	d15a      	bne.n	8001c08 <HAL_I2C_ER_IRQHandler+0x104>
 8001b52:	2900      	cmp	r1, #0
 8001b54:	d158      	bne.n	8001c08 <HAL_I2C_ER_IRQHandler+0x104>
 8001b56:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 8001b5a:	2921      	cmp	r1, #33	; 0x21
 8001b5c:	d003      	beq.n	8001b66 <HAL_I2C_ER_IRQHandler+0x62>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8001b5e:	2a28      	cmp	r2, #40	; 0x28
 8001b60:	d152      	bne.n	8001c08 <HAL_I2C_ER_IRQHandler+0x104>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8001b62:	2821      	cmp	r0, #33	; 0x21
 8001b64:	d150      	bne.n	8001c08 <HAL_I2C_ER_IRQHandler+0x104>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001b66:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001b6a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8001b6c:	2908      	cmp	r1, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001b6e:	b2d2      	uxtb	r2, r2
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8001b70:	d001      	beq.n	8001b76 <HAL_I2C_ER_IRQHandler+0x72>
 8001b72:	2920      	cmp	r1, #32
 8001b74:	d12a      	bne.n	8001bcc <HAL_I2C_ER_IRQHandler+0xc8>
 8001b76:	2a28      	cmp	r2, #40	; 0x28
 8001b78:	d128      	bne.n	8001bcc <HAL_I2C_ER_IRQHandler+0xc8>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b7a:	4a2c      	ldr	r2, [pc, #176]	; (8001c2c <HAL_I2C_ER_IRQHandler+0x128>)
 8001b7c:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001b7e:	685a      	ldr	r2, [r3, #4]
 8001b80:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001b84:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b86:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001b8a:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b92:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001b94:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8001b96:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001b98:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8001b9a:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8001b9c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001ba0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8001ba4:	f002 fc40 	bl	8004428 <HAL_I2C_ListenCpltCallback>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001ba8:	053a      	lsls	r2, r7, #20
 8001baa:	d53c      	bpl.n	8001c26 <HAL_I2C_ER_IRQHandler+0x122>
 8001bac:	05f3      	lsls	r3, r6, #23
 8001bae:	d53a      	bpl.n	8001c26 <HAL_I2C_ER_IRQHandler+0x122>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001bb0:	6823      	ldr	r3, [r4, #0]
 8001bb2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
    error |= HAL_I2C_ERROR_OVR;
 8001bb6:	f045 0508 	orr.w	r5, r5, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001bba:	615a      	str	r2, [r3, #20]
    hi2c->ErrorCode |= error;
 8001bbc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001bbe:	431d      	orrs	r5, r3
 8001bc0:	6425      	str	r5, [r4, #64]	; 0x40
    I2C_ITError(hi2c);
 8001bc2:	4620      	mov	r0, r4
}
 8001bc4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 8001bc8:	f7ff bad6 	b.w	8001178 <I2C_ITError>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8001bcc:	2a21      	cmp	r2, #33	; 0x21
 8001bce:	d117      	bne.n	8001c00 <HAL_I2C_ER_IRQHandler+0xfc>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001bd0:	4916      	ldr	r1, [pc, #88]	; (8001c2c <HAL_I2C_ER_IRQHandler+0x128>)
 8001bd2:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001bd4:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8001bd6:	2220      	movs	r2, #32
 8001bd8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001be2:	685a      	ldr	r2, [r3, #4]
 8001be4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001be8:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001bea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001bee:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bf6:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001bf8:	4620      	mov	r0, r4
 8001bfa:	f002 fc1e 	bl	800443a <HAL_I2C_SlaveTxCpltCallback>
 8001bfe:	e7d3      	b.n	8001ba8 <HAL_I2C_ER_IRQHandler+0xa4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c00:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001c04:	615a      	str	r2, [r3, #20]
 8001c06:	e7cf      	b.n	8001ba8 <HAL_I2C_ER_IRQHandler+0xa4>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c08:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001c0c:	615a      	str	r2, [r3, #20]
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 8001c0e:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8001c12:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c14:	bf04      	itt	eq
 8001c16:	681a      	ldreq	r2, [r3, #0]
 8001c18:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
      error |= HAL_I2C_ERROR_AF;
 8001c1c:	f045 0504 	orr.w	r5, r5, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c20:	bf08      	it	eq
 8001c22:	601a      	streq	r2, [r3, #0]
 8001c24:	e7c0      	b.n	8001ba8 <HAL_I2C_ER_IRQHandler+0xa4>
  if (error != HAL_I2C_ERROR_NONE)
 8001c26:	2d00      	cmp	r5, #0
 8001c28:	d1c8      	bne.n	8001bbc <HAL_I2C_ER_IRQHandler+0xb8>
 8001c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c2c:	ffff0000 	.word	0xffff0000

08001c30 <HAL_I2C_GetState>:
  return hi2c->State;
 8001c30:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 8001c34:	4770      	bx	lr
	...

08001c38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c38:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c3c:	4604      	mov	r4, r0
 8001c3e:	b918      	cbnz	r0, 8001c48 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001c40:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001c42:	b002      	add	sp, #8
 8001c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8001c48:	6803      	ldr	r3, [r0, #0]
 8001c4a:	2b0f      	cmp	r3, #15
 8001c4c:	d903      	bls.n	8001c56 <HAL_RCC_OscConfig+0x1e>
 8001c4e:	21e8      	movs	r1, #232	; 0xe8
 8001c50:	48a2      	ldr	r0, [pc, #648]	; (8001edc <HAL_RCC_OscConfig+0x2a4>)
 8001c52:	f002 fd4f 	bl	80046f4 <assert_failed>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c56:	6823      	ldr	r3, [r4, #0]
 8001c58:	07d8      	lsls	r0, r3, #31
 8001c5a:	d418      	bmi.n	8001c8e <HAL_RCC_OscConfig+0x56>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c5c:	6823      	ldr	r3, [r4, #0]
 8001c5e:	0799      	lsls	r1, r3, #30
 8001c60:	d46b      	bmi.n	8001d3a <HAL_RCC_OscConfig+0x102>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c62:	6823      	ldr	r3, [r4, #0]
 8001c64:	0719      	lsls	r1, r3, #28
 8001c66:	f100 80be 	bmi.w	8001de6 <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c6a:	6823      	ldr	r3, [r4, #0]
 8001c6c:	075a      	lsls	r2, r3, #29
 8001c6e:	f100 80e4 	bmi.w	8001e3a <HAL_RCC_OscConfig+0x202>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8001c72:	69a3      	ldr	r3, [r4, #24]
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d904      	bls.n	8001c82 <HAL_RCC_OscConfig+0x4a>
 8001c78:	f240 11cf 	movw	r1, #463	; 0x1cf
 8001c7c:	4897      	ldr	r0, [pc, #604]	; (8001edc <HAL_RCC_OscConfig+0x2a4>)
 8001c7e:	f002 fd39 	bl	80046f4 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c82:	69a2      	ldr	r2, [r4, #24]
 8001c84:	2a00      	cmp	r2, #0
 8001c86:	f040 8151 	bne.w	8001f2c <HAL_RCC_OscConfig+0x2f4>
  return HAL_OK;
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	e7d9      	b.n	8001c42 <HAL_RCC_OscConfig+0xa>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8001c8e:	6863      	ldr	r3, [r4, #4]
 8001c90:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8001c94:	d006      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x6c>
 8001c96:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c9a:	d003      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x6c>
 8001c9c:	21ed      	movs	r1, #237	; 0xed
 8001c9e:	488f      	ldr	r0, [pc, #572]	; (8001edc <HAL_RCC_OscConfig+0x2a4>)
 8001ca0:	f002 fd28 	bl	80046f4 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ca4:	4b8e      	ldr	r3, [pc, #568]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	f002 020c 	and.w	r2, r2, #12
 8001cac:	2a04      	cmp	r2, #4
 8001cae:	d007      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x88>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cb0:	689a      	ldr	r2, [r3, #8]
 8001cb2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001cb6:	2a08      	cmp	r2, #8
 8001cb8:	d10a      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	025a      	lsls	r2, r3, #9
 8001cbe:	d507      	bpl.n	8001cd0 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cc0:	4b87      	ldr	r3, [pc, #540]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	039b      	lsls	r3, r3, #14
 8001cc6:	d5c9      	bpl.n	8001c5c <HAL_RCC_OscConfig+0x24>
 8001cc8:	6863      	ldr	r3, [r4, #4]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d1c6      	bne.n	8001c5c <HAL_RCC_OscConfig+0x24>
 8001cce:	e7b7      	b.n	8001c40 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cd0:	6863      	ldr	r3, [r4, #4]
 8001cd2:	4d83      	ldr	r5, [pc, #524]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
 8001cd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cd8:	d111      	bne.n	8001cfe <HAL_RCC_OscConfig+0xc6>
 8001cda:	682b      	ldr	r3, [r5, #0]
 8001cdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ce0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001ce2:	f7fe fc73 	bl	80005cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ce6:	4d7e      	ldr	r5, [pc, #504]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
        tickstart = HAL_GetTick();
 8001ce8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cea:	682b      	ldr	r3, [r5, #0]
 8001cec:	039f      	lsls	r7, r3, #14
 8001cee:	d4b5      	bmi.n	8001c5c <HAL_RCC_OscConfig+0x24>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cf0:	f7fe fc6c 	bl	80005cc <HAL_GetTick>
 8001cf4:	1b80      	subs	r0, r0, r6
 8001cf6:	2864      	cmp	r0, #100	; 0x64
 8001cf8:	d9f7      	bls.n	8001cea <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 8001cfa:	2003      	movs	r0, #3
 8001cfc:	e7a1      	b.n	8001c42 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cfe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d02:	d104      	bne.n	8001d0e <HAL_RCC_OscConfig+0xd6>
 8001d04:	682b      	ldr	r3, [r5, #0]
 8001d06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d0a:	602b      	str	r3, [r5, #0]
 8001d0c:	e7e5      	b.n	8001cda <HAL_RCC_OscConfig+0xa2>
 8001d0e:	682a      	ldr	r2, [r5, #0]
 8001d10:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001d14:	602a      	str	r2, [r5, #0]
 8001d16:	682a      	ldr	r2, [r5, #0]
 8001d18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d1c:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d1df      	bne.n	8001ce2 <HAL_RCC_OscConfig+0xaa>
        tickstart = HAL_GetTick();
 8001d22:	f7fe fc53 	bl	80005cc <HAL_GetTick>
 8001d26:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d28:	682b      	ldr	r3, [r5, #0]
 8001d2a:	0398      	lsls	r0, r3, #14
 8001d2c:	d596      	bpl.n	8001c5c <HAL_RCC_OscConfig+0x24>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d2e:	f7fe fc4d 	bl	80005cc <HAL_GetTick>
 8001d32:	1b80      	subs	r0, r0, r6
 8001d34:	2864      	cmp	r0, #100	; 0x64
 8001d36:	d9f7      	bls.n	8001d28 <HAL_RCC_OscConfig+0xf0>
 8001d38:	e7df      	b.n	8001cfa <HAL_RCC_OscConfig+0xc2>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8001d3a:	68e3      	ldr	r3, [r4, #12]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d904      	bls.n	8001d4a <HAL_RCC_OscConfig+0x112>
 8001d40:	f240 111f 	movw	r1, #287	; 0x11f
 8001d44:	4865      	ldr	r0, [pc, #404]	; (8001edc <HAL_RCC_OscConfig+0x2a4>)
 8001d46:	f002 fcd5 	bl	80046f4 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8001d4a:	6923      	ldr	r3, [r4, #16]
 8001d4c:	2b1f      	cmp	r3, #31
 8001d4e:	d904      	bls.n	8001d5a <HAL_RCC_OscConfig+0x122>
 8001d50:	f44f 7190 	mov.w	r1, #288	; 0x120
 8001d54:	4861      	ldr	r0, [pc, #388]	; (8001edc <HAL_RCC_OscConfig+0x2a4>)
 8001d56:	f002 fccd 	bl	80046f4 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d5a:	4b61      	ldr	r3, [pc, #388]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
 8001d5c:	689a      	ldr	r2, [r3, #8]
 8001d5e:	f012 0f0c 	tst.w	r2, #12
 8001d62:	d007      	beq.n	8001d74 <HAL_RCC_OscConfig+0x13c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d64:	689a      	ldr	r2, [r3, #8]
 8001d66:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d6a:	2a08      	cmp	r2, #8
 8001d6c:	d112      	bne.n	8001d94 <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	0259      	lsls	r1, r3, #9
 8001d72:	d40f      	bmi.n	8001d94 <HAL_RCC_OscConfig+0x15c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d74:	4b5a      	ldr	r3, [pc, #360]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	0792      	lsls	r2, r2, #30
 8001d7a:	d503      	bpl.n	8001d84 <HAL_RCC_OscConfig+0x14c>
 8001d7c:	68e2      	ldr	r2, [r4, #12]
 8001d7e:	2a01      	cmp	r2, #1
 8001d80:	f47f af5e 	bne.w	8001c40 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	6921      	ldr	r1, [r4, #16]
 8001d88:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001d8c:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001d90:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d92:	e766      	b.n	8001c62 <HAL_RCC_OscConfig+0x2a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d94:	68e2      	ldr	r2, [r4, #12]
 8001d96:	4b53      	ldr	r3, [pc, #332]	; (8001ee4 <HAL_RCC_OscConfig+0x2ac>)
 8001d98:	b1b2      	cbz	r2, 8001dc8 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001d9e:	f7fe fc15 	bl	80005cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001da2:	4d4f      	ldr	r5, [pc, #316]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
        tickstart = HAL_GetTick();
 8001da4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001da6:	682b      	ldr	r3, [r5, #0]
 8001da8:	079f      	lsls	r7, r3, #30
 8001daa:	d507      	bpl.n	8001dbc <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dac:	682b      	ldr	r3, [r5, #0]
 8001dae:	6922      	ldr	r2, [r4, #16]
 8001db0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001db4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001db8:	602b      	str	r3, [r5, #0]
 8001dba:	e752      	b.n	8001c62 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dbc:	f7fe fc06 	bl	80005cc <HAL_GetTick>
 8001dc0:	1b80      	subs	r0, r0, r6
 8001dc2:	2802      	cmp	r0, #2
 8001dc4:	d9ef      	bls.n	8001da6 <HAL_RCC_OscConfig+0x16e>
 8001dc6:	e798      	b.n	8001cfa <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 8001dc8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001dca:	f7fe fbff 	bl	80005cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dce:	4d44      	ldr	r5, [pc, #272]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
        tickstart = HAL_GetTick();
 8001dd0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dd2:	682b      	ldr	r3, [r5, #0]
 8001dd4:	0798      	lsls	r0, r3, #30
 8001dd6:	f57f af44 	bpl.w	8001c62 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dda:	f7fe fbf7 	bl	80005cc <HAL_GetTick>
 8001dde:	1b80      	subs	r0, r0, r6
 8001de0:	2802      	cmp	r0, #2
 8001de2:	d9f6      	bls.n	8001dd2 <HAL_RCC_OscConfig+0x19a>
 8001de4:	e789      	b.n	8001cfa <HAL_RCC_OscConfig+0xc2>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8001de6:	6963      	ldr	r3, [r4, #20]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d904      	bls.n	8001df6 <HAL_RCC_OscConfig+0x1be>
 8001dec:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8001df0:	483a      	ldr	r0, [pc, #232]	; (8001edc <HAL_RCC_OscConfig+0x2a4>)
 8001df2:	f002 fc7f 	bl	80046f4 <assert_failed>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001df6:	6962      	ldr	r2, [r4, #20]
 8001df8:	4b3b      	ldr	r3, [pc, #236]	; (8001ee8 <HAL_RCC_OscConfig+0x2b0>)
 8001dfa:	b17a      	cbz	r2, 8001e1c <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_LSI_ENABLE();
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001e00:	f7fe fbe4 	bl	80005cc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e04:	4d36      	ldr	r5, [pc, #216]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
      tickstart = HAL_GetTick();
 8001e06:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e08:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001e0a:	079b      	lsls	r3, r3, #30
 8001e0c:	f53f af2d 	bmi.w	8001c6a <HAL_RCC_OscConfig+0x32>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e10:	f7fe fbdc 	bl	80005cc <HAL_GetTick>
 8001e14:	1b80      	subs	r0, r0, r6
 8001e16:	2802      	cmp	r0, #2
 8001e18:	d9f6      	bls.n	8001e08 <HAL_RCC_OscConfig+0x1d0>
 8001e1a:	e76e      	b.n	8001cfa <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 8001e1c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001e1e:	f7fe fbd5 	bl	80005cc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e22:	4d2f      	ldr	r5, [pc, #188]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
      tickstart = HAL_GetTick();
 8001e24:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e26:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001e28:	079f      	lsls	r7, r3, #30
 8001e2a:	f57f af1e 	bpl.w	8001c6a <HAL_RCC_OscConfig+0x32>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e2e:	f7fe fbcd 	bl	80005cc <HAL_GetTick>
 8001e32:	1b80      	subs	r0, r0, r6
 8001e34:	2802      	cmp	r0, #2
 8001e36:	d9f6      	bls.n	8001e26 <HAL_RCC_OscConfig+0x1ee>
 8001e38:	e75f      	b.n	8001cfa <HAL_RCC_OscConfig+0xc2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8001e3a:	68a3      	ldr	r3, [r4, #8]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d906      	bls.n	8001e4e <HAL_RCC_OscConfig+0x216>
 8001e40:	2b05      	cmp	r3, #5
 8001e42:	d004      	beq.n	8001e4e <HAL_RCC_OscConfig+0x216>
 8001e44:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8001e48:	4824      	ldr	r0, [pc, #144]	; (8001edc <HAL_RCC_OscConfig+0x2a4>)
 8001e4a:	f002 fc53 	bl	80046f4 <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e4e:	4b24      	ldr	r3, [pc, #144]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
 8001e50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e52:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001e56:	d128      	bne.n	8001eaa <HAL_RCC_OscConfig+0x272>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e58:	9201      	str	r2, [sp, #4]
 8001e5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e5c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001e60:	641a      	str	r2, [r3, #64]	; 0x40
 8001e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e68:	9301      	str	r3, [sp, #4]
 8001e6a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001e6c:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e6e:	4d1f      	ldr	r5, [pc, #124]	; (8001eec <HAL_RCC_OscConfig+0x2b4>)
 8001e70:	682b      	ldr	r3, [r5, #0]
 8001e72:	05d8      	lsls	r0, r3, #23
 8001e74:	d51b      	bpl.n	8001eae <HAL_RCC_OscConfig+0x276>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e76:	68a3      	ldr	r3, [r4, #8]
 8001e78:	4d19      	ldr	r5, [pc, #100]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d127      	bne.n	8001ece <HAL_RCC_OscConfig+0x296>
 8001e7e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001e86:	f7fe fba1 	bl	80005cc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e8a:	4d15      	ldr	r5, [pc, #84]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
      tickstart = HAL_GetTick();
 8001e8c:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e8e:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e92:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001e94:	079a      	lsls	r2, r3, #30
 8001e96:	d543      	bpl.n	8001f20 <HAL_RCC_OscConfig+0x2e8>
    if(pwrclkchanged == SET)
 8001e98:	2e00      	cmp	r6, #0
 8001e9a:	f43f aeea 	beq.w	8001c72 <HAL_RCC_OscConfig+0x3a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e9e:	4a10      	ldr	r2, [pc, #64]	; (8001ee0 <HAL_RCC_OscConfig+0x2a8>)
 8001ea0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001ea2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ea6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea8:	e6e3      	b.n	8001c72 <HAL_RCC_OscConfig+0x3a>
    FlagStatus       pwrclkchanged = RESET;
 8001eaa:	2600      	movs	r6, #0
 8001eac:	e7df      	b.n	8001e6e <HAL_RCC_OscConfig+0x236>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eae:	682b      	ldr	r3, [r5, #0]
 8001eb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eb4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001eb6:	f7fe fb89 	bl	80005cc <HAL_GetTick>
 8001eba:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ebc:	682b      	ldr	r3, [r5, #0]
 8001ebe:	05d9      	lsls	r1, r3, #23
 8001ec0:	d4d9      	bmi.n	8001e76 <HAL_RCC_OscConfig+0x23e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ec2:	f7fe fb83 	bl	80005cc <HAL_GetTick>
 8001ec6:	1bc0      	subs	r0, r0, r7
 8001ec8:	2802      	cmp	r0, #2
 8001eca:	d9f7      	bls.n	8001ebc <HAL_RCC_OscConfig+0x284>
 8001ecc:	e715      	b.n	8001cfa <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ece:	2b05      	cmp	r3, #5
 8001ed0:	d10e      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x2b8>
 8001ed2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001ed4:	f043 0304 	orr.w	r3, r3, #4
 8001ed8:	672b      	str	r3, [r5, #112]	; 0x70
 8001eda:	e7d0      	b.n	8001e7e <HAL_RCC_OscConfig+0x246>
 8001edc:	08005e68 	.word	0x08005e68
 8001ee0:	40023800 	.word	0x40023800
 8001ee4:	42470000 	.word	0x42470000
 8001ee8:	42470e80 	.word	0x42470e80
 8001eec:	40007000 	.word	0x40007000
 8001ef0:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001ef2:	f022 0201 	bic.w	r2, r2, #1
 8001ef6:	672a      	str	r2, [r5, #112]	; 0x70
 8001ef8:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001efa:	f022 0204 	bic.w	r2, r2, #4
 8001efe:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1c0      	bne.n	8001e86 <HAL_RCC_OscConfig+0x24e>
      tickstart = HAL_GetTick();
 8001f04:	f7fe fb62 	bl	80005cc <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f08:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001f0c:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f0e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001f10:	079b      	lsls	r3, r3, #30
 8001f12:	d5c1      	bpl.n	8001e98 <HAL_RCC_OscConfig+0x260>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f14:	f7fe fb5a 	bl	80005cc <HAL_GetTick>
 8001f18:	1bc0      	subs	r0, r0, r7
 8001f1a:	4540      	cmp	r0, r8
 8001f1c:	d9f7      	bls.n	8001f0e <HAL_RCC_OscConfig+0x2d6>
 8001f1e:	e6ec      	b.n	8001cfa <HAL_RCC_OscConfig+0xc2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f20:	f7fe fb54 	bl	80005cc <HAL_GetTick>
 8001f24:	1bc0      	subs	r0, r0, r7
 8001f26:	4540      	cmp	r0, r8
 8001f28:	d9b3      	bls.n	8001e92 <HAL_RCC_OscConfig+0x25a>
 8001f2a:	e6e6      	b.n	8001cfa <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f2c:	4e3b      	ldr	r6, [pc, #236]	; (800201c <HAL_RCC_OscConfig+0x3e4>)
 8001f2e:	68b3      	ldr	r3, [r6, #8]
 8001f30:	f003 030c 	and.w	r3, r3, #12
 8001f34:	2b08      	cmp	r3, #8
 8001f36:	f43f ae83 	beq.w	8001c40 <HAL_RCC_OscConfig+0x8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f3a:	2a02      	cmp	r2, #2
 8001f3c:	4d38      	ldr	r5, [pc, #224]	; (8002020 <HAL_RCC_OscConfig+0x3e8>)
 8001f3e:	d15e      	bne.n	8001ffe <HAL_RCC_OscConfig+0x3c6>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8001f40:	69e3      	ldr	r3, [r4, #28]
 8001f42:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8001f46:	d004      	beq.n	8001f52 <HAL_RCC_OscConfig+0x31a>
 8001f48:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8001f4c:	4835      	ldr	r0, [pc, #212]	; (8002024 <HAL_RCC_OscConfig+0x3ec>)
 8001f4e:	f002 fbd1 	bl	80046f4 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8001f52:	6a23      	ldr	r3, [r4, #32]
 8001f54:	2b3f      	cmp	r3, #63	; 0x3f
 8001f56:	d904      	bls.n	8001f62 <HAL_RCC_OscConfig+0x32a>
 8001f58:	f240 11d9 	movw	r1, #473	; 0x1d9
 8001f5c:	4831      	ldr	r0, [pc, #196]	; (8002024 <HAL_RCC_OscConfig+0x3ec>)
 8001f5e:	f002 fbc9 	bl	80046f4 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8001f62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f64:	3b32      	subs	r3, #50	; 0x32
 8001f66:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 8001f6a:	d904      	bls.n	8001f76 <HAL_RCC_OscConfig+0x33e>
 8001f6c:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8001f70:	482c      	ldr	r0, [pc, #176]	; (8002024 <HAL_RCC_OscConfig+0x3ec>)
 8001f72:	f002 fbbf 	bl	80046f4 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8001f76:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001f78:	2a08      	cmp	r2, #8
 8001f7a:	d804      	bhi.n	8001f86 <HAL_RCC_OscConfig+0x34e>
 8001f7c:	f44f 73aa 	mov.w	r3, #340	; 0x154
 8001f80:	40d3      	lsrs	r3, r2
 8001f82:	07d8      	lsls	r0, r3, #31
 8001f84:	d404      	bmi.n	8001f90 <HAL_RCC_OscConfig+0x358>
 8001f86:	f240 11db 	movw	r1, #475	; 0x1db
 8001f8a:	4826      	ldr	r0, [pc, #152]	; (8002024 <HAL_RCC_OscConfig+0x3ec>)
 8001f8c:	f002 fbb2 	bl	80046f4 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8001f90:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f92:	3b02      	subs	r3, #2
 8001f94:	2b0d      	cmp	r3, #13
 8001f96:	d904      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x36a>
 8001f98:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8001f9c:	4821      	ldr	r0, [pc, #132]	; (8002024 <HAL_RCC_OscConfig+0x3ec>)
 8001f9e:	f002 fba9 	bl	80046f4 <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001fa6:	f7fe fb11 	bl	80005cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001faa:	4e1c      	ldr	r6, [pc, #112]	; (800201c <HAL_RCC_OscConfig+0x3e4>)
        tickstart = HAL_GetTick();
 8001fac:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fae:	6833      	ldr	r3, [r6, #0]
 8001fb0:	0199      	lsls	r1, r3, #6
 8001fb2:	d41e      	bmi.n	8001ff2 <HAL_RCC_OscConfig+0x3ba>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fb4:	6a22      	ldr	r2, [r4, #32]
 8001fb6:	69e3      	ldr	r3, [r4, #28]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001fbc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001fc0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001fc2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001fc6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fc8:	4c14      	ldr	r4, [pc, #80]	; (800201c <HAL_RCC_OscConfig+0x3e4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fca:	0852      	lsrs	r2, r2, #1
 8001fcc:	3a01      	subs	r2, #1
 8001fce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001fd2:	6073      	str	r3, [r6, #4]
        __HAL_RCC_PLL_ENABLE();
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001fd8:	f7fe faf8 	bl	80005cc <HAL_GetTick>
 8001fdc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fde:	6823      	ldr	r3, [r4, #0]
 8001fe0:	019a      	lsls	r2, r3, #6
 8001fe2:	f53f ae52 	bmi.w	8001c8a <HAL_RCC_OscConfig+0x52>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fe6:	f7fe faf1 	bl	80005cc <HAL_GetTick>
 8001fea:	1b40      	subs	r0, r0, r5
 8001fec:	2802      	cmp	r0, #2
 8001fee:	d9f6      	bls.n	8001fde <HAL_RCC_OscConfig+0x3a6>
 8001ff0:	e683      	b.n	8001cfa <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ff2:	f7fe faeb 	bl	80005cc <HAL_GetTick>
 8001ff6:	1bc0      	subs	r0, r0, r7
 8001ff8:	2802      	cmp	r0, #2
 8001ffa:	d9d8      	bls.n	8001fae <HAL_RCC_OscConfig+0x376>
 8001ffc:	e67d      	b.n	8001cfa <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_PLL_DISABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002002:	f7fe fae3 	bl	80005cc <HAL_GetTick>
 8002006:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002008:	6833      	ldr	r3, [r6, #0]
 800200a:	019b      	lsls	r3, r3, #6
 800200c:	f57f ae3d 	bpl.w	8001c8a <HAL_RCC_OscConfig+0x52>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002010:	f7fe fadc 	bl	80005cc <HAL_GetTick>
 8002014:	1b00      	subs	r0, r0, r4
 8002016:	2802      	cmp	r0, #2
 8002018:	d9f6      	bls.n	8002008 <HAL_RCC_OscConfig+0x3d0>
 800201a:	e66e      	b.n	8001cfa <HAL_RCC_OscConfig+0xc2>
 800201c:	40023800 	.word	0x40023800
 8002020:	42470060 	.word	0x42470060
 8002024:	08005e68 	.word	0x08005e68

08002028 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002028:	4913      	ldr	r1, [pc, #76]	; (8002078 <HAL_RCC_GetSysClockFreq+0x50>)
{
 800202a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800202c:	688b      	ldr	r3, [r1, #8]
 800202e:	f003 030c 	and.w	r3, r3, #12
 8002032:	2b04      	cmp	r3, #4
 8002034:	d003      	beq.n	800203e <HAL_RCC_GetSysClockFreq+0x16>
 8002036:	2b08      	cmp	r3, #8
 8002038:	d003      	beq.n	8002042 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800203a:	4810      	ldr	r0, [pc, #64]	; (800207c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800203c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800203e:	4810      	ldr	r0, [pc, #64]	; (8002080 <HAL_RCC_GetSysClockFreq+0x58>)
 8002040:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002042:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002044:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002046:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002048:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800204c:	bf14      	ite	ne
 800204e:	480c      	ldrne	r0, [pc, #48]	; (8002080 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002050:	480a      	ldreq	r0, [pc, #40]	; (800207c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002052:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002056:	bf18      	it	ne
 8002058:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800205a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800205e:	fba1 0100 	umull	r0, r1, r1, r0
 8002062:	f7fe f905 	bl	8000270 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002066:	4b04      	ldr	r3, [pc, #16]	; (8002078 <HAL_RCC_GetSysClockFreq+0x50>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800206e:	3301      	adds	r3, #1
 8002070:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8002072:	fbb0 f0f3 	udiv	r0, r0, r3
 8002076:	bd08      	pop	{r3, pc}
 8002078:	40023800 	.word	0x40023800
 800207c:	00f42400 	.word	0x00f42400
 8002080:	007a1200 	.word	0x007a1200

08002084 <HAL_RCC_ClockConfig>:
{
 8002084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002088:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800208a:	4604      	mov	r4, r0
 800208c:	b910      	cbnz	r0, 8002094 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800208e:	2001      	movs	r0, #1
 8002090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8002094:	6803      	ldr	r3, [r0, #0]
 8002096:	3b01      	subs	r3, #1
 8002098:	2b0e      	cmp	r3, #14
 800209a:	d904      	bls.n	80020a6 <HAL_RCC_ClockConfig+0x22>
 800209c:	f44f 7110 	mov.w	r1, #576	; 0x240
 80020a0:	486d      	ldr	r0, [pc, #436]	; (8002258 <HAL_RCC_ClockConfig+0x1d4>)
 80020a2:	f002 fb27 	bl	80046f4 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80020a6:	2d07      	cmp	r5, #7
 80020a8:	d904      	bls.n	80020b4 <HAL_RCC_ClockConfig+0x30>
 80020aa:	f240 2141 	movw	r1, #577	; 0x241
 80020ae:	486a      	ldr	r0, [pc, #424]	; (8002258 <HAL_RCC_ClockConfig+0x1d4>)
 80020b0:	f002 fb20 	bl	80046f4 <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020b4:	4b69      	ldr	r3, [pc, #420]	; (800225c <HAL_RCC_ClockConfig+0x1d8>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	f002 020f 	and.w	r2, r2, #15
 80020bc:	4295      	cmp	r5, r2
 80020be:	d83d      	bhi.n	800213c <HAL_RCC_ClockConfig+0xb8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020c0:	6822      	ldr	r2, [r4, #0]
 80020c2:	0796      	lsls	r6, r2, #30
 80020c4:	d442      	bmi.n	800214c <HAL_RCC_ClockConfig+0xc8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020c6:	6823      	ldr	r3, [r4, #0]
 80020c8:	07d9      	lsls	r1, r3, #31
 80020ca:	d46c      	bmi.n	80021a6 <HAL_RCC_ClockConfig+0x122>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020cc:	4b63      	ldr	r3, [pc, #396]	; (800225c <HAL_RCC_ClockConfig+0x1d8>)
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	f002 020f 	and.w	r2, r2, #15
 80020d4:	4295      	cmp	r5, r2
 80020d6:	f0c0 809c 	bcc.w	8002212 <HAL_RCC_ClockConfig+0x18e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020da:	6823      	ldr	r3, [r4, #0]
 80020dc:	075a      	lsls	r2, r3, #29
 80020de:	f100 80a1 	bmi.w	8002224 <HAL_RCC_ClockConfig+0x1a0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020e2:	6823      	ldr	r3, [r4, #0]
 80020e4:	071b      	lsls	r3, r3, #28
 80020e6:	d518      	bpl.n	800211a <HAL_RCC_ClockConfig+0x96>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80020e8:	6923      	ldr	r3, [r4, #16]
 80020ea:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 80020ee:	d00c      	beq.n	800210a <HAL_RCC_ClockConfig+0x86>
 80020f0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80020f4:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 80020f8:	d007      	beq.n	800210a <HAL_RCC_ClockConfig+0x86>
 80020fa:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80020fe:	d004      	beq.n	800210a <HAL_RCC_ClockConfig+0x86>
 8002100:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 8002104:	4854      	ldr	r0, [pc, #336]	; (8002258 <HAL_RCC_ClockConfig+0x1d4>)
 8002106:	f002 faf5 	bl	80046f4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800210a:	4a55      	ldr	r2, [pc, #340]	; (8002260 <HAL_RCC_ClockConfig+0x1dc>)
 800210c:	6921      	ldr	r1, [r4, #16]
 800210e:	6893      	ldr	r3, [r2, #8]
 8002110:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002114:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002118:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800211a:	f7ff ff85 	bl	8002028 <HAL_RCC_GetSysClockFreq>
 800211e:	4b50      	ldr	r3, [pc, #320]	; (8002260 <HAL_RCC_ClockConfig+0x1dc>)
 8002120:	4a50      	ldr	r2, [pc, #320]	; (8002264 <HAL_RCC_ClockConfig+0x1e0>)
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002128:	5cd3      	ldrb	r3, [r2, r3]
 800212a:	40d8      	lsrs	r0, r3
 800212c:	4b4e      	ldr	r3, [pc, #312]	; (8002268 <HAL_RCC_ClockConfig+0x1e4>)
 800212e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002130:	2000      	movs	r0, #0
 8002132:	f002 fb95 	bl	8004860 <HAL_InitTick>
  return HAL_OK;
 8002136:	2000      	movs	r0, #0
 8002138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800213c:	b2ea      	uxtb	r2, r5
 800213e:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 030f 	and.w	r3, r3, #15
 8002146:	429d      	cmp	r5, r3
 8002148:	d1a1      	bne.n	800208e <HAL_RCC_ClockConfig+0xa>
 800214a:	e7b9      	b.n	80020c0 <HAL_RCC_ClockConfig+0x3c>
 800214c:	4b44      	ldr	r3, [pc, #272]	; (8002260 <HAL_RCC_ClockConfig+0x1dc>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800214e:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002152:	bf1e      	ittt	ne
 8002154:	6899      	ldrne	r1, [r3, #8]
 8002156:	f441 51e0 	orrne.w	r1, r1, #7168	; 0x1c00
 800215a:	6099      	strne	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800215c:	0710      	lsls	r0, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800215e:	bf42      	ittt	mi
 8002160:	689a      	ldrmi	r2, [r3, #8]
 8002162:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002166:	609a      	strmi	r2, [r3, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8002168:	68a3      	ldr	r3, [r4, #8]
 800216a:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 800216e:	d012      	beq.n	8002196 <HAL_RCC_ClockConfig+0x112>
 8002170:	f023 0220 	bic.w	r2, r3, #32
 8002174:	2a90      	cmp	r2, #144	; 0x90
 8002176:	d00e      	beq.n	8002196 <HAL_RCC_ClockConfig+0x112>
 8002178:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800217c:	2aa0      	cmp	r2, #160	; 0xa0
 800217e:	d00a      	beq.n	8002196 <HAL_RCC_ClockConfig+0x112>
 8002180:	f023 0210 	bic.w	r2, r3, #16
 8002184:	2ac0      	cmp	r2, #192	; 0xc0
 8002186:	d006      	beq.n	8002196 <HAL_RCC_ClockConfig+0x112>
 8002188:	2bf0      	cmp	r3, #240	; 0xf0
 800218a:	d004      	beq.n	8002196 <HAL_RCC_ClockConfig+0x112>
 800218c:	f44f 7119 	mov.w	r1, #612	; 0x264
 8002190:	4831      	ldr	r0, [pc, #196]	; (8002258 <HAL_RCC_ClockConfig+0x1d4>)
 8002192:	f002 faaf 	bl	80046f4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002196:	4a32      	ldr	r2, [pc, #200]	; (8002260 <HAL_RCC_ClockConfig+0x1dc>)
 8002198:	68a1      	ldr	r1, [r4, #8]
 800219a:	6893      	ldr	r3, [r2, #8]
 800219c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80021a0:	430b      	orrs	r3, r1
 80021a2:	6093      	str	r3, [r2, #8]
 80021a4:	e78f      	b.n	80020c6 <HAL_RCC_ClockConfig+0x42>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80021a6:	6863      	ldr	r3, [r4, #4]
 80021a8:	2b03      	cmp	r3, #3
 80021aa:	d904      	bls.n	80021b6 <HAL_RCC_ClockConfig+0x132>
 80021ac:	f240 216b 	movw	r1, #619	; 0x26b
 80021b0:	4829      	ldr	r0, [pc, #164]	; (8002258 <HAL_RCC_ClockConfig+0x1d4>)
 80021b2:	f002 fa9f 	bl	80046f4 <assert_failed>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021b6:	6862      	ldr	r2, [r4, #4]
 80021b8:	4b29      	ldr	r3, [pc, #164]	; (8002260 <HAL_RCC_ClockConfig+0x1dc>)
 80021ba:	2a01      	cmp	r2, #1
 80021bc:	d11f      	bne.n	80021fe <HAL_RCC_ClockConfig+0x17a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021c4:	f43f af63 	beq.w	800208e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021c8:	4e25      	ldr	r6, [pc, #148]	; (8002260 <HAL_RCC_ClockConfig+0x1dc>)
 80021ca:	68b3      	ldr	r3, [r6, #8]
 80021cc:	f023 0303 	bic.w	r3, r3, #3
 80021d0:	4313      	orrs	r3, r2
 80021d2:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80021d4:	f7fe f9fa 	bl	80005cc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021d8:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80021dc:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021de:	68b3      	ldr	r3, [r6, #8]
 80021e0:	6862      	ldr	r2, [r4, #4]
 80021e2:	f003 030c 	and.w	r3, r3, #12
 80021e6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80021ea:	f43f af6f 	beq.w	80020cc <HAL_RCC_ClockConfig+0x48>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021ee:	f7fe f9ed 	bl	80005cc <HAL_GetTick>
 80021f2:	1bc0      	subs	r0, r0, r7
 80021f4:	4540      	cmp	r0, r8
 80021f6:	d9f2      	bls.n	80021de <HAL_RCC_ClockConfig+0x15a>
        return HAL_TIMEOUT;
 80021f8:	2003      	movs	r0, #3
}
 80021fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021fe:	1e91      	subs	r1, r2, #2
 8002200:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002202:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002204:	d802      	bhi.n	800220c <HAL_RCC_ClockConfig+0x188>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002206:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800220a:	e7db      	b.n	80021c4 <HAL_RCC_ClockConfig+0x140>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800220c:	f013 0f02 	tst.w	r3, #2
 8002210:	e7d8      	b.n	80021c4 <HAL_RCC_ClockConfig+0x140>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002212:	b2ea      	uxtb	r2, r5
 8002214:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 030f 	and.w	r3, r3, #15
 800221c:	429d      	cmp	r5, r3
 800221e:	f47f af36 	bne.w	800208e <HAL_RCC_ClockConfig+0xa>
 8002222:	e75a      	b.n	80020da <HAL_RCC_ClockConfig+0x56>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8002224:	68e3      	ldr	r3, [r4, #12]
 8002226:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 800222a:	d00c      	beq.n	8002246 <HAL_RCC_ClockConfig+0x1c2>
 800222c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002230:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8002234:	d007      	beq.n	8002246 <HAL_RCC_ClockConfig+0x1c2>
 8002236:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800223a:	d004      	beq.n	8002246 <HAL_RCC_ClockConfig+0x1c2>
 800223c:	f240 21a9 	movw	r1, #681	; 0x2a9
 8002240:	4805      	ldr	r0, [pc, #20]	; (8002258 <HAL_RCC_ClockConfig+0x1d4>)
 8002242:	f002 fa57 	bl	80046f4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002246:	4a06      	ldr	r2, [pc, #24]	; (8002260 <HAL_RCC_ClockConfig+0x1dc>)
 8002248:	68e1      	ldr	r1, [r4, #12]
 800224a:	6893      	ldr	r3, [r2, #8]
 800224c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002250:	430b      	orrs	r3, r1
 8002252:	6093      	str	r3, [r2, #8]
 8002254:	e745      	b.n	80020e2 <HAL_RCC_ClockConfig+0x5e>
 8002256:	bf00      	nop
 8002258:	08005e68 	.word	0x08005e68
 800225c:	40023c00 	.word	0x40023c00
 8002260:	40023800 	.word	0x40023800
 8002264:	080060c5 	.word	0x080060c5
 8002268:	20000070 	.word	0x20000070

0800226c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800226c:	4b04      	ldr	r3, [pc, #16]	; (8002280 <HAL_RCC_GetPCLK1Freq+0x14>)
 800226e:	4a05      	ldr	r2, [pc, #20]	; (8002284 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002276:	5cd3      	ldrb	r3, [r2, r3]
 8002278:	4a03      	ldr	r2, [pc, #12]	; (8002288 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800227a:	6810      	ldr	r0, [r2, #0]
}
 800227c:	40d8      	lsrs	r0, r3
 800227e:	4770      	bx	lr
 8002280:	40023800 	.word	0x40023800
 8002284:	080060d5 	.word	0x080060d5
 8002288:	20000070 	.word	0x20000070

0800228c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800228c:	4b04      	ldr	r3, [pc, #16]	; (80022a0 <HAL_RCC_GetPCLK2Freq+0x14>)
 800228e:	4a05      	ldr	r2, [pc, #20]	; (80022a4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002296:	5cd3      	ldrb	r3, [r2, r3]
 8002298:	4a03      	ldr	r2, [pc, #12]	; (80022a8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800229a:	6810      	ldr	r0, [r2, #0]
}
 800229c:	40d8      	lsrs	r0, r3
 800229e:	4770      	bx	lr
 80022a0:	40023800 	.word	0x40023800
 80022a4:	080060d5 	.word	0x080060d5
 80022a8:	20000070 	.word	0x20000070

080022ac <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80022ac:	230f      	movs	r3, #15
 80022ae:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80022b0:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <HAL_RCC_GetClockConfig+0x34>)
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	f002 0203 	and.w	r2, r2, #3
 80022b8:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80022c0:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80022c2:	689a      	ldr	r2, [r3, #8]
 80022c4:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 80022c8:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	08db      	lsrs	r3, r3, #3
 80022ce:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80022d2:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80022d4:	4b03      	ldr	r3, [pc, #12]	; (80022e4 <HAL_RCC_GetClockConfig+0x38>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 030f 	and.w	r3, r3, #15
 80022dc:	600b      	str	r3, [r1, #0]
 80022de:	4770      	bx	lr
 80022e0:	40023800 	.word	0x40023800
 80022e4:	40023c00 	.word	0x40023c00

080022e8 <HAL_TIM_Base_MspInit>:
 80022e8:	4770      	bx	lr
	...

080022ec <HAL_TIM_Base_Start_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80022ec:	6803      	ldr	r3, [r0, #0]
 80022ee:	4a26      	ldr	r2, [pc, #152]	; (8002388 <HAL_TIM_Base_Start_IT+0x9c>)
 80022f0:	4293      	cmp	r3, r2
{
 80022f2:	b510      	push	{r4, lr}
 80022f4:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80022f6:	d037      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 80022f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022fc:	d034      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 80022fe:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002302:	4293      	cmp	r3, r2
 8002304:	d030      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 8002306:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800230a:	4293      	cmp	r3, r2
 800230c:	d02c      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 800230e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002312:	4293      	cmp	r3, r2
 8002314:	d028      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 8002316:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800231a:	4293      	cmp	r3, r2
 800231c:	d024      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 800231e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002322:	4293      	cmp	r3, r2
 8002324:	d020      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 8002326:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 800232a:	4293      	cmp	r3, r2
 800232c:	d01c      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 800232e:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8002332:	4293      	cmp	r3, r2
 8002334:	d018      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 8002336:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800233a:	4293      	cmp	r3, r2
 800233c:	d014      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 800233e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002342:	4293      	cmp	r3, r2
 8002344:	d010      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 8002346:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800234a:	4293      	cmp	r3, r2
 800234c:	d00c      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 800234e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002352:	4293      	cmp	r3, r2
 8002354:	d008      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 8002356:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800235a:	4293      	cmp	r3, r2
 800235c:	d004      	beq.n	8002368 <HAL_TIM_Base_Start_IT+0x7c>
 800235e:	f240 11b1 	movw	r1, #433	; 0x1b1
 8002362:	480a      	ldr	r0, [pc, #40]	; (800238c <HAL_TIM_Base_Start_IT+0xa0>)
 8002364:	f002 f9c6 	bl	80046f4 <assert_failed>

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002368:	6823      	ldr	r3, [r4, #0]
 800236a:	68da      	ldr	r2, [r3, #12]
 800236c:	f042 0201 	orr.w	r2, r2, #1
 8002370:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002378:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 800237a:	bf1e      	ittt	ne
 800237c:	681a      	ldrne	r2, [r3, #0]
 800237e:	f042 0201 	orrne.w	r2, r2, #1
 8002382:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8002384:	2000      	movs	r0, #0
 8002386:	bd10      	pop	{r4, pc}
 8002388:	40010000 	.word	0x40010000
 800238c:	08005ea0 	.word	0x08005ea0

08002390 <HAL_TIM_OC_DelayElapsedCallback>:
 8002390:	4770      	bx	lr

08002392 <HAL_TIM_IC_CaptureCallback>:
 8002392:	4770      	bx	lr

08002394 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002394:	4770      	bx	lr

08002396 <HAL_TIM_TriggerCallback>:
 8002396:	4770      	bx	lr

08002398 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002398:	6803      	ldr	r3, [r0, #0]
 800239a:	691a      	ldr	r2, [r3, #16]
 800239c:	0791      	lsls	r1, r2, #30
{
 800239e:	b510      	push	{r4, lr}
 80023a0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023a2:	d50e      	bpl.n	80023c2 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80023a4:	68da      	ldr	r2, [r3, #12]
 80023a6:	0792      	lsls	r2, r2, #30
 80023a8:	d50b      	bpl.n	80023c2 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80023aa:	f06f 0202 	mvn.w	r2, #2
 80023ae:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023b0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023b2:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023b4:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023b6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023b8:	d077      	beq.n	80024aa <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023ba:	f7ff ffea 	bl	8002392 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023be:	2300      	movs	r3, #0
 80023c0:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80023c2:	6823      	ldr	r3, [r4, #0]
 80023c4:	691a      	ldr	r2, [r3, #16]
 80023c6:	0750      	lsls	r0, r2, #29
 80023c8:	d510      	bpl.n	80023ec <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80023ca:	68da      	ldr	r2, [r3, #12]
 80023cc:	0751      	lsls	r1, r2, #29
 80023ce:	d50d      	bpl.n	80023ec <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80023d0:	f06f 0204 	mvn.w	r2, #4
 80023d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023d6:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023d8:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023da:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023de:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023e0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023e2:	d068      	beq.n	80024b6 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80023e4:	f7ff ffd5 	bl	8002392 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023e8:	2300      	movs	r3, #0
 80023ea:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80023ec:	6823      	ldr	r3, [r4, #0]
 80023ee:	691a      	ldr	r2, [r3, #16]
 80023f0:	0712      	lsls	r2, r2, #28
 80023f2:	d50f      	bpl.n	8002414 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80023f4:	68da      	ldr	r2, [r3, #12]
 80023f6:	0710      	lsls	r0, r2, #28
 80023f8:	d50c      	bpl.n	8002414 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80023fa:	f06f 0208 	mvn.w	r2, #8
 80023fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002400:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002402:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002404:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002406:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002408:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800240a:	d05a      	beq.n	80024c2 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800240c:	f7ff ffc1 	bl	8002392 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002410:	2300      	movs	r3, #0
 8002412:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002414:	6823      	ldr	r3, [r4, #0]
 8002416:	691a      	ldr	r2, [r3, #16]
 8002418:	06d2      	lsls	r2, r2, #27
 800241a:	d510      	bpl.n	800243e <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800241c:	68da      	ldr	r2, [r3, #12]
 800241e:	06d0      	lsls	r0, r2, #27
 8002420:	d50d      	bpl.n	800243e <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002422:	f06f 0210 	mvn.w	r2, #16
 8002426:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002428:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800242a:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800242c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002430:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002432:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002434:	d04b      	beq.n	80024ce <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002436:	f7ff ffac 	bl	8002392 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800243a:	2300      	movs	r3, #0
 800243c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800243e:	6823      	ldr	r3, [r4, #0]
 8002440:	691a      	ldr	r2, [r3, #16]
 8002442:	07d1      	lsls	r1, r2, #31
 8002444:	d508      	bpl.n	8002458 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002446:	68da      	ldr	r2, [r3, #12]
 8002448:	07d2      	lsls	r2, r2, #31
 800244a:	d505      	bpl.n	8002458 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800244c:	f06f 0201 	mvn.w	r2, #1
 8002450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002452:	4620      	mov	r0, r4
 8002454:	f002 f80e 	bl	8004474 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002458:	6823      	ldr	r3, [r4, #0]
 800245a:	691a      	ldr	r2, [r3, #16]
 800245c:	0610      	lsls	r0, r2, #24
 800245e:	d508      	bpl.n	8002472 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002460:	68da      	ldr	r2, [r3, #12]
 8002462:	0611      	lsls	r1, r2, #24
 8002464:	d505      	bpl.n	8002472 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002466:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800246a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800246c:	4620      	mov	r0, r4
 800246e:	f000 f91c 	bl	80026aa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002472:	6823      	ldr	r3, [r4, #0]
 8002474:	691a      	ldr	r2, [r3, #16]
 8002476:	0652      	lsls	r2, r2, #25
 8002478:	d508      	bpl.n	800248c <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800247a:	68da      	ldr	r2, [r3, #12]
 800247c:	0650      	lsls	r0, r2, #25
 800247e:	d505      	bpl.n	800248c <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002480:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002486:	4620      	mov	r0, r4
 8002488:	f7ff ff85 	bl	8002396 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800248c:	6823      	ldr	r3, [r4, #0]
 800248e:	691a      	ldr	r2, [r3, #16]
 8002490:	0691      	lsls	r1, r2, #26
 8002492:	d522      	bpl.n	80024da <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002494:	68da      	ldr	r2, [r3, #12]
 8002496:	0692      	lsls	r2, r2, #26
 8002498:	d51f      	bpl.n	80024da <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800249a:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800249e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024a0:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80024a6:	f000 b8ff 	b.w	80026a8 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024aa:	f7ff ff71 	bl	8002390 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024ae:	4620      	mov	r0, r4
 80024b0:	f7ff ff70 	bl	8002394 <HAL_TIM_PWM_PulseFinishedCallback>
 80024b4:	e783      	b.n	80023be <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024b6:	f7ff ff6b 	bl	8002390 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024ba:	4620      	mov	r0, r4
 80024bc:	f7ff ff6a 	bl	8002394 <HAL_TIM_PWM_PulseFinishedCallback>
 80024c0:	e792      	b.n	80023e8 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024c2:	f7ff ff65 	bl	8002390 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024c6:	4620      	mov	r0, r4
 80024c8:	f7ff ff64 	bl	8002394 <HAL_TIM_PWM_PulseFinishedCallback>
 80024cc:	e7a0      	b.n	8002410 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ce:	f7ff ff5f 	bl	8002390 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024d2:	4620      	mov	r0, r4
 80024d4:	f7ff ff5e 	bl	8002394 <HAL_TIM_PWM_PulseFinishedCallback>
 80024d8:	e7af      	b.n	800243a <HAL_TIM_IRQHandler+0xa2>
 80024da:	bd10      	pop	{r4, pc}

080024dc <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024dc:	4a30      	ldr	r2, [pc, #192]	; (80025a0 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 80024de:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024e0:	4290      	cmp	r0, r2
 80024e2:	d012      	beq.n	800250a <TIM_Base_SetConfig+0x2e>
 80024e4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80024e8:	d00f      	beq.n	800250a <TIM_Base_SetConfig+0x2e>
 80024ea:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80024ee:	4290      	cmp	r0, r2
 80024f0:	d00b      	beq.n	800250a <TIM_Base_SetConfig+0x2e>
 80024f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80024f6:	4290      	cmp	r0, r2
 80024f8:	d007      	beq.n	800250a <TIM_Base_SetConfig+0x2e>
 80024fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80024fe:	4290      	cmp	r0, r2
 8002500:	d003      	beq.n	800250a <TIM_Base_SetConfig+0x2e>
 8002502:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002506:	4290      	cmp	r0, r2
 8002508:	d119      	bne.n	800253e <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800250a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800250c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002510:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002512:	4a23      	ldr	r2, [pc, #140]	; (80025a0 <TIM_Base_SetConfig+0xc4>)
 8002514:	4290      	cmp	r0, r2
 8002516:	d029      	beq.n	800256c <TIM_Base_SetConfig+0x90>
 8002518:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800251c:	d026      	beq.n	800256c <TIM_Base_SetConfig+0x90>
 800251e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002522:	4290      	cmp	r0, r2
 8002524:	d022      	beq.n	800256c <TIM_Base_SetConfig+0x90>
 8002526:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800252a:	4290      	cmp	r0, r2
 800252c:	d01e      	beq.n	800256c <TIM_Base_SetConfig+0x90>
 800252e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002532:	4290      	cmp	r0, r2
 8002534:	d01a      	beq.n	800256c <TIM_Base_SetConfig+0x90>
 8002536:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800253a:	4290      	cmp	r0, r2
 800253c:	d016      	beq.n	800256c <TIM_Base_SetConfig+0x90>
 800253e:	4a19      	ldr	r2, [pc, #100]	; (80025a4 <TIM_Base_SetConfig+0xc8>)
 8002540:	4290      	cmp	r0, r2
 8002542:	d013      	beq.n	800256c <TIM_Base_SetConfig+0x90>
 8002544:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002548:	4290      	cmp	r0, r2
 800254a:	d00f      	beq.n	800256c <TIM_Base_SetConfig+0x90>
 800254c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002550:	4290      	cmp	r0, r2
 8002552:	d00b      	beq.n	800256c <TIM_Base_SetConfig+0x90>
 8002554:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002558:	4290      	cmp	r0, r2
 800255a:	d007      	beq.n	800256c <TIM_Base_SetConfig+0x90>
 800255c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002560:	4290      	cmp	r0, r2
 8002562:	d003      	beq.n	800256c <TIM_Base_SetConfig+0x90>
 8002564:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002568:	4290      	cmp	r0, r2
 800256a:	d103      	bne.n	8002574 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800256c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800256e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002572:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002574:	694a      	ldr	r2, [r1, #20]
 8002576:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800257a:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800257c:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800257e:	688b      	ldr	r3, [r1, #8]
 8002580:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002582:	680b      	ldr	r3, [r1, #0]
 8002584:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002586:	4b06      	ldr	r3, [pc, #24]	; (80025a0 <TIM_Base_SetConfig+0xc4>)
 8002588:	4298      	cmp	r0, r3
 800258a:	d003      	beq.n	8002594 <TIM_Base_SetConfig+0xb8>
 800258c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002590:	4298      	cmp	r0, r3
 8002592:	d101      	bne.n	8002598 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002594:	690b      	ldr	r3, [r1, #16]
 8002596:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002598:	2301      	movs	r3, #1
 800259a:	6143      	str	r3, [r0, #20]
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	40010000 	.word	0x40010000
 80025a4:	40014000 	.word	0x40014000

080025a8 <HAL_TIM_Base_Init>:
{
 80025a8:	b510      	push	{r4, lr}
  if (htim == NULL)
 80025aa:	4604      	mov	r4, r0
 80025ac:	2800      	cmp	r0, #0
 80025ae:	d075      	beq.n	800269c <HAL_TIM_Base_Init+0xf4>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80025b0:	6803      	ldr	r3, [r0, #0]
 80025b2:	4a3b      	ldr	r2, [pc, #236]	; (80026a0 <HAL_TIM_Base_Init+0xf8>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d037      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 80025b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025bc:	d034      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 80025be:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d030      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 80025c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d02c      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 80025ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d028      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 80025d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025da:	4293      	cmp	r3, r2
 80025dc:	d024      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 80025de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d020      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 80025e6:	f502 4270 	add.w	r2, r2, #61440	; 0xf000
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d01c      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 80025ee:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d018      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 80025f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d014      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 80025fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002602:	4293      	cmp	r3, r2
 8002604:	d010      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 8002606:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800260a:	4293      	cmp	r3, r2
 800260c:	d00c      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 800260e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002612:	4293      	cmp	r3, r2
 8002614:	d008      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 8002616:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800261a:	4293      	cmp	r3, r2
 800261c:	d004      	beq.n	8002628 <HAL_TIM_Base_Init+0x80>
 800261e:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8002622:	4820      	ldr	r0, [pc, #128]	; (80026a4 <HAL_TIM_Base_Init+0xfc>)
 8002624:	f002 f866 	bl	80046f4 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8002628:	68a3      	ldr	r3, [r4, #8]
 800262a:	f033 0210 	bics.w	r2, r3, #16
 800262e:	d00a      	beq.n	8002646 <HAL_TIM_Base_Init+0x9e>
 8002630:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002634:	2a20      	cmp	r2, #32
 8002636:	d006      	beq.n	8002646 <HAL_TIM_Base_Init+0x9e>
 8002638:	2b40      	cmp	r3, #64	; 0x40
 800263a:	d004      	beq.n	8002646 <HAL_TIM_Base_Init+0x9e>
 800263c:	f240 110b 	movw	r1, #267	; 0x10b
 8002640:	4818      	ldr	r0, [pc, #96]	; (80026a4 <HAL_TIM_Base_Init+0xfc>)
 8002642:	f002 f857 	bl	80046f4 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8002646:	6923      	ldr	r3, [r4, #16]
 8002648:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800264c:	d007      	beq.n	800265e <HAL_TIM_Base_Init+0xb6>
 800264e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002652:	d004      	beq.n	800265e <HAL_TIM_Base_Init+0xb6>
 8002654:	f44f 7186 	mov.w	r1, #268	; 0x10c
 8002658:	4812      	ldr	r0, [pc, #72]	; (80026a4 <HAL_TIM_Base_Init+0xfc>)
 800265a:	f002 f84b 	bl	80046f4 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800265e:	69a3      	ldr	r3, [r4, #24]
 8002660:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8002664:	d004      	beq.n	8002670 <HAL_TIM_Base_Init+0xc8>
 8002666:	f240 110d 	movw	r1, #269	; 0x10d
 800266a:	480e      	ldr	r0, [pc, #56]	; (80026a4 <HAL_TIM_Base_Init+0xfc>)
 800266c:	f002 f842 	bl	80046f4 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002670:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002674:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002678:	b923      	cbnz	r3, 8002684 <HAL_TIM_Base_Init+0xdc>
    htim->Lock = HAL_UNLOCKED;
 800267a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800267e:	4620      	mov	r0, r4
 8002680:	f7ff fe32 	bl	80022e8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002684:	2302      	movs	r3, #2
 8002686:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800268a:	6820      	ldr	r0, [r4, #0]
 800268c:	1d21      	adds	r1, r4, #4
 800268e:	f7ff ff25 	bl	80024dc <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002692:	2301      	movs	r3, #1
 8002694:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002698:	2000      	movs	r0, #0
 800269a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800269c:	2001      	movs	r0, #1
}
 800269e:	bd10      	pop	{r4, pc}
 80026a0:	40010000 	.word	0x40010000
 80026a4:	08005ea0 	.word	0x08005ea0

080026a8 <HAL_TIMEx_CommutCallback>:
 80026a8:	4770      	bx	lr

080026aa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026aa:	4770      	bx	lr

080026ac <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80026ac:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80026b0:	b113      	cbz	r3, 80026b8 <osKernelInitialize+0xc>
    stat = osErrorISR;
 80026b2:	f06f 0005 	mvn.w	r0, #5
 80026b6:	4770      	bx	lr
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026b8:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d1f8      	bne.n	80026b2 <osKernelInitialize+0x6>
 80026c0:	4b07      	ldr	r3, [pc, #28]	; (80026e0 <osKernelInitialize+0x34>)
 80026c2:	6818      	ldr	r0, [r3, #0]
 80026c4:	2802      	cmp	r0, #2
 80026c6:	d106      	bne.n	80026d6 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80026c8:	f3ef 8311 	mrs	r3, BASEPRI
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d1f0      	bne.n	80026b2 <osKernelInitialize+0x6>
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
      stat = osOK;
    } else {
      stat = osError;
 80026d0:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 80026d4:	4770      	bx	lr
    if (KernelState == osKernelInactive) {
 80026d6:	2800      	cmp	r0, #0
 80026d8:	d1fa      	bne.n	80026d0 <osKernelInitialize+0x24>
      KernelState = osKernelReady;
 80026da:	2201      	movs	r2, #1
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	4770      	bx	lr
 80026e0:	20000948 	.word	0x20000948

080026e4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80026e4:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80026e6:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80026ea:	b113      	cbz	r3, 80026f2 <osKernelStart+0xe>
    stat = osErrorISR;
 80026ec:	f06f 0005 	mvn.w	r0, #5
 80026f0:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026f2:	f3ef 8410 	mrs	r4, PRIMASK
  if (IS_IRQ()) {
 80026f6:	2c00      	cmp	r4, #0
 80026f8:	d1f8      	bne.n	80026ec <osKernelStart+0x8>
 80026fa:	4b09      	ldr	r3, [pc, #36]	; (8002720 <osKernelStart+0x3c>)
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	2a02      	cmp	r2, #2
 8002700:	d106      	bne.n	8002710 <osKernelStart+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002702:	f3ef 8311 	mrs	r3, BASEPRI
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1f0      	bne.n	80026ec <osKernelStart+0x8>
    if (KernelState == osKernelReady) {
      KernelState = osKernelRunning;
      vTaskStartScheduler();
      stat = osOK;
    } else {
      stat = osError;
 800270a:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 800270e:	bd10      	pop	{r4, pc}
    if (KernelState == osKernelReady) {
 8002710:	2a01      	cmp	r2, #1
 8002712:	d1fa      	bne.n	800270a <osKernelStart+0x26>
      KernelState = osKernelRunning;
 8002714:	2202      	movs	r2, #2
 8002716:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8002718:	f001 f824 	bl	8003764 <vTaskStartScheduler>
      stat = osOK;
 800271c:	4620      	mov	r0, r4
 800271e:	bd10      	pop	{r4, pc}
 8002720:	20000948 	.word	0x20000948

08002724 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002724:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002726:	b087      	sub	sp, #28
 8002728:	4614      	mov	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800272a:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800272c:	460b      	mov	r3, r1
  hTask = NULL;
 800272e:	9205      	str	r2, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002730:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8002734:	bb72      	cbnz	r2, 8002794 <osThreadNew+0x70>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002736:	f3ef 8210 	mrs	r2, PRIMASK
 800273a:	bb5a      	cbnz	r2, 8002794 <osThreadNew+0x70>
 800273c:	4a29      	ldr	r2, [pc, #164]	; (80027e4 <osThreadNew+0xc0>)
 800273e:	6812      	ldr	r2, [r2, #0]
 8002740:	2a02      	cmp	r2, #2
 8002742:	d102      	bne.n	800274a <osThreadNew+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002744:	f3ef 8211 	mrs	r2, BASEPRI
 8002748:	bb22      	cbnz	r2, 8002794 <osThreadNew+0x70>
 800274a:	b318      	cbz	r0, 8002794 <osThreadNew+0x70>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 800274c:	2200      	movs	r2, #0
 800274e:	f88d 2013 	strb.w	r2, [sp, #19]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 8002752:	2c00      	cmp	r4, #0
 8002754:	d03d      	beq.n	80027d2 <osThreadNew+0xae>
      if (attr->name != NULL) {
 8002756:	6821      	ldr	r1, [r4, #0]
 8002758:	b909      	cbnz	r1, 800275e <osThreadNew+0x3a>
    name  = &empty;
 800275a:	f10d 0113 	add.w	r1, sp, #19
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 800275e:	69a5      	ldr	r5, [r4, #24]
 8002760:	2d00      	cmp	r5, #0
 8002762:	bf08      	it	eq
 8002764:	2518      	moveq	r5, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002766:	1e6a      	subs	r2, r5, #1
 8002768:	2a37      	cmp	r2, #55	; 0x37
 800276a:	462f      	mov	r7, r5
 800276c:	d837      	bhi.n	80027de <osThreadNew+0xba>
 800276e:	6862      	ldr	r2, [r4, #4]
 8002770:	07d2      	lsls	r2, r2, #31
 8002772:	d434      	bmi.n	80027de <osThreadNew+0xba>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8002774:	6966      	ldr	r6, [r4, #20]
 8002776:	b186      	cbz	r6, 800279a <osThreadNew+0x76>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002778:	08b2      	lsrs	r2, r6, #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800277a:	f8d4 e008 	ldr.w	lr, [r4, #8]
 800277e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8002782:	f1be 0f00 	cmp.w	lr, #0
 8002786:	d00b      	beq.n	80027a0 <osThreadNew+0x7c>
 8002788:	f1bc 0f53 	cmp.w	ip, #83	; 0x53
 800278c:	d902      	bls.n	8002794 <osThreadNew+0x70>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800278e:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002790:	b104      	cbz	r4, 8002794 <osThreadNew+0x70>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002792:	b9b6      	cbnz	r6, 80027c2 <osThreadNew+0x9e>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002794:	9805      	ldr	r0, [sp, #20]
}
 8002796:	b007      	add	sp, #28
 8002798:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 800279a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800279e:	e7ec      	b.n	800277a <osThreadNew+0x56>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80027a0:	f1bc 0f00 	cmp.w	ip, #0
 80027a4:	d1f6      	bne.n	8002794 <osThreadNew+0x70>
      if (mem == 0) {
 80027a6:	6924      	ldr	r4, [r4, #16]
 80027a8:	2c00      	cmp	r4, #0
 80027aa:	d1f3      	bne.n	8002794 <osThreadNew+0x70>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80027ac:	ac05      	add	r4, sp, #20
 80027ae:	9401      	str	r4, [sp, #4]
 80027b0:	9700      	str	r7, [sp, #0]
 80027b2:	b292      	uxth	r2, r2
 80027b4:	f000 ffa9 	bl	800370a <xTaskCreate>
 80027b8:	2801      	cmp	r0, #1
          hTask = NULL;
 80027ba:	bf1c      	itt	ne
 80027bc:	2300      	movne	r3, #0
 80027be:	9305      	strne	r3, [sp, #20]
 80027c0:	e7e8      	b.n	8002794 <osThreadNew+0x70>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80027c2:	f8cd e008 	str.w	lr, [sp, #8]
 80027c6:	9401      	str	r4, [sp, #4]
 80027c8:	9500      	str	r5, [sp, #0]
 80027ca:	f000 ff67 	bl	800369c <xTaskCreateStatic>
 80027ce:	9005      	str	r0, [sp, #20]
 80027d0:	e7e0      	b.n	8002794 <osThreadNew+0x70>
    prio  = (UBaseType_t)osPriorityNormal;
 80027d2:	2718      	movs	r7, #24
    stack = configMINIMAL_STACK_SIZE;
 80027d4:	f44f 7200 	mov.w	r2, #512	; 0x200
    name  = &empty;
 80027d8:	f10d 0113 	add.w	r1, sp, #19
 80027dc:	e7e6      	b.n	80027ac <osThreadNew+0x88>
        return (NULL);
 80027de:	2000      	movs	r0, #0
 80027e0:	e7d9      	b.n	8002796 <osThreadNew+0x72>
 80027e2:	bf00      	nop
 80027e4:	20000948 	.word	0x20000948

080027e8 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80027e8:	4b03      	ldr	r3, [pc, #12]	; (80027f8 <vApplicationGetIdleTaskMemory+0x10>)
 80027ea:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80027ec:	4b03      	ldr	r3, [pc, #12]	; (80027fc <vApplicationGetIdleTaskMemory+0x14>)
 80027ee:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80027f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027f4:	6013      	str	r3, [r2, #0]
 80027f6:	4770      	bx	lr
 80027f8:	200008f4 	.word	0x200008f4
 80027fc:	200000f4 	.word	0x200000f4

08002800 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002800:	4b03      	ldr	r3, [pc, #12]	; (8002810 <vApplicationGetTimerTaskMemory+0x10>)
 8002802:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002804:	4b03      	ldr	r3, [pc, #12]	; (8002814 <vApplicationGetTimerTaskMemory+0x14>)
 8002806:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002808:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800280c:	6013      	str	r3, [r2, #0]
 800280e:	4770      	bx	lr
 8002810:	2000194c 	.word	0x2000194c
 8002814:	2000094c 	.word	0x2000094c

08002818 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002818:	f100 0308 	add.w	r3, r0, #8
 800281c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800281e:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002822:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002824:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002826:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002828:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800282a:	6003      	str	r3, [r0, #0]
 800282c:	4770      	bx	lr

0800282e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800282e:	2300      	movs	r3, #0
 8002830:	6103      	str	r3, [r0, #16]
 8002832:	4770      	bx	lr

08002834 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8002834:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002836:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002838:	689a      	ldr	r2, [r3, #8]
 800283a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800283c:	689a      	ldr	r2, [r3, #8]
 800283e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002840:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8002842:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002844:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8002846:	3301      	adds	r3, #1
 8002848:	6003      	str	r3, [r0, #0]
 800284a:	4770      	bx	lr

0800284c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800284c:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800284e:	1c53      	adds	r3, r2, #1
{
 8002850:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8002852:	d10a      	bne.n	800286a <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002854:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800285a:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800285c:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800285e:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8002860:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002862:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8002864:	3301      	adds	r3, #1
 8002866:	6003      	str	r3, [r0, #0]
 8002868:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800286a:	f100 0308 	add.w	r3, r0, #8
 800286e:	685c      	ldr	r4, [r3, #4]
 8002870:	6825      	ldr	r5, [r4, #0]
 8002872:	42aa      	cmp	r2, r5
 8002874:	d3ef      	bcc.n	8002856 <vListInsert+0xa>
 8002876:	4623      	mov	r3, r4
 8002878:	e7f9      	b.n	800286e <vListInsert+0x22>

0800287a <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800287a:	6841      	ldr	r1, [r0, #4]
 800287c:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800287e:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002880:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002882:	6882      	ldr	r2, [r0, #8]
 8002884:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002886:	6859      	ldr	r1, [r3, #4]
 8002888:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800288a:	bf08      	it	eq
 800288c:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800288e:	2200      	movs	r2, #0
 8002890:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	3a01      	subs	r2, #1
 8002896:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002898:	6818      	ldr	r0, [r3, #0]
}
 800289a:	4770      	bx	lr

0800289c <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800289c:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80028a2:	4b0d      	ldr	r3, [pc, #52]	; (80028d8 <prvTaskExitError+0x3c>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	3301      	adds	r3, #1
 80028a8:	d008      	beq.n	80028bc <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80028aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ae:	f383 8811 	msr	BASEPRI, r3
 80028b2:	f3bf 8f6f 	isb	sy
 80028b6:	f3bf 8f4f 	dsb	sy
 80028ba:	e7fe      	b.n	80028ba <prvTaskExitError+0x1e>
 80028bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028c0:	f383 8811 	msr	BASEPRI, r3
 80028c4:	f3bf 8f6f 	isb	sy
 80028c8:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80028cc:	9b01      	ldr	r3, [sp, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d0fc      	beq.n	80028cc <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80028d2:	b002      	add	sp, #8
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	20000004 	.word	0x20000004

080028dc <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80028dc:	4808      	ldr	r0, [pc, #32]	; (8002900 <prvPortStartFirstTask+0x24>)
 80028de:	6800      	ldr	r0, [r0, #0]
 80028e0:	6800      	ldr	r0, [r0, #0]
 80028e2:	f380 8808 	msr	MSP, r0
 80028e6:	f04f 0000 	mov.w	r0, #0
 80028ea:	f380 8814 	msr	CONTROL, r0
 80028ee:	b662      	cpsie	i
 80028f0:	b661      	cpsie	f
 80028f2:	f3bf 8f4f 	dsb	sy
 80028f6:	f3bf 8f6f 	isb	sy
 80028fa:	df00      	svc	0
 80028fc:	bf00      	nop
 80028fe:	0000      	.short	0x0000
 8002900:	e000ed08 	.word	0xe000ed08

08002904 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002904:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002914 <vPortEnableVFP+0x10>
 8002908:	6801      	ldr	r1, [r0, #0]
 800290a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800290e:	6001      	str	r1, [r0, #0]
 8002910:	4770      	bx	lr
 8002912:	0000      	.short	0x0000
 8002914:	e000ed88 	.word	0xe000ed88

08002918 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002918:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800291c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002920:	4b07      	ldr	r3, [pc, #28]	; (8002940 <pxPortInitialiseStack+0x28>)
 8002922:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002926:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800292a:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800292e:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002932:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002936:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800293a:	3844      	subs	r0, #68	; 0x44
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	0800289d 	.word	0x0800289d
	...

08002950 <SVC_Handler>:
	__asm volatile (
 8002950:	4b07      	ldr	r3, [pc, #28]	; (8002970 <pxCurrentTCBConst2>)
 8002952:	6819      	ldr	r1, [r3, #0]
 8002954:	6808      	ldr	r0, [r1, #0]
 8002956:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800295a:	f380 8809 	msr	PSP, r0
 800295e:	f3bf 8f6f 	isb	sy
 8002962:	f04f 0000 	mov.w	r0, #0
 8002966:	f380 8811 	msr	BASEPRI, r0
 800296a:	4770      	bx	lr
 800296c:	f3af 8000 	nop.w

08002970 <pxCurrentTCBConst2>:
 8002970:	200055c0 	.word	0x200055c0

08002974 <vPortEnterCritical>:
 8002974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002978:	f383 8811 	msr	BASEPRI, r3
 800297c:	f3bf 8f6f 	isb	sy
 8002980:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8002984:	4a0a      	ldr	r2, [pc, #40]	; (80029b0 <vPortEnterCritical+0x3c>)
 8002986:	6813      	ldr	r3, [r2, #0]
 8002988:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800298a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800298c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800298e:	d10d      	bne.n	80029ac <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002990:	4b08      	ldr	r3, [pc, #32]	; (80029b4 <vPortEnterCritical+0x40>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f013 0fff 	tst.w	r3, #255	; 0xff
 8002998:	d008      	beq.n	80029ac <vPortEnterCritical+0x38>
 800299a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800299e:	f383 8811 	msr	BASEPRI, r3
 80029a2:	f3bf 8f6f 	isb	sy
 80029a6:	f3bf 8f4f 	dsb	sy
 80029aa:	e7fe      	b.n	80029aa <vPortEnterCritical+0x36>
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	20000004 	.word	0x20000004
 80029b4:	e000ed04 	.word	0xe000ed04

080029b8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80029b8:	4a08      	ldr	r2, [pc, #32]	; (80029dc <vPortExitCritical+0x24>)
 80029ba:	6813      	ldr	r3, [r2, #0]
 80029bc:	b943      	cbnz	r3, 80029d0 <vPortExitCritical+0x18>
 80029be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029c2:	f383 8811 	msr	BASEPRI, r3
 80029c6:	f3bf 8f6f 	isb	sy
 80029ca:	f3bf 8f4f 	dsb	sy
 80029ce:	e7fe      	b.n	80029ce <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80029d0:	3b01      	subs	r3, #1
 80029d2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80029d4:	b90b      	cbnz	r3, 80029da <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80029d6:	f383 8811 	msr	BASEPRI, r3
 80029da:	4770      	bx	lr
 80029dc:	20000004 	.word	0x20000004

080029e0 <PendSV_Handler>:
	__asm volatile
 80029e0:	f3ef 8009 	mrs	r0, PSP
 80029e4:	f3bf 8f6f 	isb	sy
 80029e8:	4b15      	ldr	r3, [pc, #84]	; (8002a40 <pxCurrentTCBConst>)
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	f01e 0f10 	tst.w	lr, #16
 80029f0:	bf08      	it	eq
 80029f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80029f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029fa:	6010      	str	r0, [r2, #0]
 80029fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002a00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002a04:	f380 8811 	msr	BASEPRI, r0
 8002a08:	f3bf 8f4f 	dsb	sy
 8002a0c:	f3bf 8f6f 	isb	sy
 8002a10:	f001 f822 	bl	8003a58 <vTaskSwitchContext>
 8002a14:	f04f 0000 	mov.w	r0, #0
 8002a18:	f380 8811 	msr	BASEPRI, r0
 8002a1c:	bc09      	pop	{r0, r3}
 8002a1e:	6819      	ldr	r1, [r3, #0]
 8002a20:	6808      	ldr	r0, [r1, #0]
 8002a22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a26:	f01e 0f10 	tst.w	lr, #16
 8002a2a:	bf08      	it	eq
 8002a2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002a30:	f380 8809 	msr	PSP, r0
 8002a34:	f3bf 8f6f 	isb	sy
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop
 8002a3c:	f3af 8000 	nop.w

08002a40 <pxCurrentTCBConst>:
 8002a40:	200055c0 	.word	0x200055c0

08002a44 <SysTick_Handler>:
{
 8002a44:	b508      	push	{r3, lr}
	__asm volatile
 8002a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a4a:	f383 8811 	msr	BASEPRI, r3
 8002a4e:	f3bf 8f6f 	isb	sy
 8002a52:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8002a56:	f000 fed7 	bl	8003808 <xTaskIncrementTick>
 8002a5a:	b118      	cbz	r0, 8002a64 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002a5c:	4b03      	ldr	r3, [pc, #12]	; (8002a6c <SysTick_Handler+0x28>)
 8002a5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a62:	601a      	str	r2, [r3, #0]
	__asm volatile
 8002a64:	2300      	movs	r3, #0
 8002a66:	f383 8811 	msr	BASEPRI, r3
 8002a6a:	bd08      	pop	{r3, pc}
 8002a6c:	e000ed04 	.word	0xe000ed04

08002a70 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002a70:	4a08      	ldr	r2, [pc, #32]	; (8002a94 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002a72:	4909      	ldr	r1, [pc, #36]	; (8002a98 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002a74:	2300      	movs	r3, #0
 8002a76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002a78:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002a7a:	4b08      	ldr	r3, [pc, #32]	; (8002a9c <vPortSetupTimerInterrupt+0x2c>)
 8002a7c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a86:	4906      	ldr	r1, [pc, #24]	; (8002aa0 <vPortSetupTimerInterrupt+0x30>)
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002a8c:	2307      	movs	r3, #7
 8002a8e:	6013      	str	r3, [r2, #0]
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	e000e010 	.word	0xe000e010
 8002a98:	e000e018 	.word	0xe000e018
 8002a9c:	20000070 	.word	0x20000070
 8002aa0:	e000e014 	.word	0xe000e014

08002aa4 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002aa4:	4b39      	ldr	r3, [pc, #228]	; (8002b8c <xPortStartScheduler+0xe8>)
 8002aa6:	4a3a      	ldr	r2, [pc, #232]	; (8002b90 <xPortStartScheduler+0xec>)
{
 8002aa8:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002aaa:	6819      	ldr	r1, [r3, #0]
 8002aac:	4291      	cmp	r1, r2
 8002aae:	d108      	bne.n	8002ac2 <xPortStartScheduler+0x1e>
	__asm volatile
 8002ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ab4:	f383 8811 	msr	BASEPRI, r3
 8002ab8:	f3bf 8f6f 	isb	sy
 8002abc:	f3bf 8f4f 	dsb	sy
 8002ac0:	e7fe      	b.n	8002ac0 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	4b33      	ldr	r3, [pc, #204]	; (8002b94 <xPortStartScheduler+0xf0>)
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d108      	bne.n	8002adc <xPortStartScheduler+0x38>
 8002aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ace:	f383 8811 	msr	BASEPRI, r3
 8002ad2:	f3bf 8f6f 	isb	sy
 8002ad6:	f3bf 8f4f 	dsb	sy
 8002ada:	e7fe      	b.n	8002ada <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002adc:	4b2e      	ldr	r3, [pc, #184]	; (8002b98 <xPortStartScheduler+0xf4>)
 8002ade:	781a      	ldrb	r2, [r3, #0]
 8002ae0:	b2d2      	uxtb	r2, r2
 8002ae2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002ae4:	22ff      	movs	r2, #255	; 0xff
 8002ae6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002ae8:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002aea:	4a2c      	ldr	r2, [pc, #176]	; (8002b9c <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002af2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002af6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002afa:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002afc:	4b28      	ldr	r3, [pc, #160]	; (8002ba0 <xPortStartScheduler+0xfc>)
 8002afe:	2207      	movs	r2, #7
 8002b00:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002b02:	2100      	movs	r1, #0
 8002b04:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8002b08:	0600      	lsls	r0, r0, #24
 8002b0a:	f102 34ff 	add.w	r4, r2, #4294967295
 8002b0e:	d40d      	bmi.n	8002b2c <xPortStartScheduler+0x88>
 8002b10:	b101      	cbz	r1, 8002b14 <xPortStartScheduler+0x70>
 8002b12:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	2a03      	cmp	r2, #3
 8002b18:	d011      	beq.n	8002b3e <xPortStartScheduler+0x9a>
 8002b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b1e:	f383 8811 	msr	BASEPRI, r3
 8002b22:	f3bf 8f6f 	isb	sy
 8002b26:	f3bf 8f4f 	dsb	sy
 8002b2a:	e7fe      	b.n	8002b2a <xPortStartScheduler+0x86>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002b2c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8002b30:	0052      	lsls	r2, r2, #1
 8002b32:	b2d2      	uxtb	r2, r2
 8002b34:	f88d 2003 	strb.w	r2, [sp, #3]
 8002b38:	2101      	movs	r1, #1
 8002b3a:	4622      	mov	r2, r4
 8002b3c:	e7e2      	b.n	8002b04 <xPortStartScheduler+0x60>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002b3e:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002b40:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002b44:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002b46:	9b01      	ldr	r3, [sp, #4]
 8002b48:	4a13      	ldr	r2, [pc, #76]	; (8002b98 <xPortStartScheduler+0xf4>)
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002b4e:	4b15      	ldr	r3, [pc, #84]	; (8002ba4 <xPortStartScheduler+0x100>)
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002b56:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8002b5e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8002b60:	f7ff ff86 	bl	8002a70 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8002b64:	4b10      	ldr	r3, [pc, #64]	; (8002ba8 <xPortStartScheduler+0x104>)
 8002b66:	2400      	movs	r4, #0
 8002b68:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8002b6a:	f7ff fecb 	bl	8002904 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002b6e:	4a0f      	ldr	r2, [pc, #60]	; (8002bac <xPortStartScheduler+0x108>)
 8002b70:	6813      	ldr	r3, [r2, #0]
 8002b72:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002b76:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8002b78:	f7ff feb0 	bl	80028dc <prvPortStartFirstTask>
	vTaskSwitchContext();
 8002b7c:	f000 ff6c 	bl	8003a58 <vTaskSwitchContext>
	prvTaskExitError();
 8002b80:	f7ff fe8c 	bl	800289c <prvTaskExitError>
}
 8002b84:	4620      	mov	r0, r4
 8002b86:	b002      	add	sp, #8
 8002b88:	bd10      	pop	{r4, pc}
 8002b8a:	bf00      	nop
 8002b8c:	e000ed00 	.word	0xe000ed00
 8002b90:	410fc271 	.word	0x410fc271
 8002b94:	410fc270 	.word	0x410fc270
 8002b98:	e000e400 	.word	0xe000e400
 8002b9c:	200019a0 	.word	0x200019a0
 8002ba0:	200019a4 	.word	0x200019a4
 8002ba4:	e000ed20 	.word	0xe000ed20
 8002ba8:	20000004 	.word	0x20000004
 8002bac:	e000ef34 	.word	0xe000ef34

08002bb0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8002bb0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002bb4:	2b0f      	cmp	r3, #15
 8002bb6:	d90e      	bls.n	8002bd6 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8002bb8:	4a10      	ldr	r2, [pc, #64]	; (8002bfc <vPortValidateInterruptPriority+0x4c>)
 8002bba:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002bbc:	4a10      	ldr	r2, [pc, #64]	; (8002c00 <vPortValidateInterruptPriority+0x50>)
 8002bbe:	7812      	ldrb	r2, [r2, #0]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d908      	bls.n	8002bd6 <vPortValidateInterruptPriority+0x26>
 8002bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bc8:	f383 8811 	msr	BASEPRI, r3
 8002bcc:	f3bf 8f6f 	isb	sy
 8002bd0:	f3bf 8f4f 	dsb	sy
 8002bd4:	e7fe      	b.n	8002bd4 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8002bd6:	4b0b      	ldr	r3, [pc, #44]	; (8002c04 <vPortValidateInterruptPriority+0x54>)
 8002bd8:	4a0b      	ldr	r2, [pc, #44]	; (8002c08 <vPortValidateInterruptPriority+0x58>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	6812      	ldr	r2, [r2, #0]
 8002bde:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d908      	bls.n	8002bf8 <vPortValidateInterruptPriority+0x48>
 8002be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bea:	f383 8811 	msr	BASEPRI, r3
 8002bee:	f3bf 8f6f 	isb	sy
 8002bf2:	f3bf 8f4f 	dsb	sy
 8002bf6:	e7fe      	b.n	8002bf6 <vPortValidateInterruptPriority+0x46>
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	e000e3f0 	.word	0xe000e3f0
 8002c00:	200019a0 	.word	0x200019a0
 8002c04:	e000ed0c 	.word	0xe000ed0c
 8002c08:	200019a4 	.word	0x200019a4

08002c0c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002c0c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002c0e:	4b0f      	ldr	r3, [pc, #60]	; (8002c4c <prvInsertBlockIntoFreeList+0x40>)
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	4282      	cmp	r2, r0
 8002c14:	d318      	bcc.n	8002c48 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002c16:	685c      	ldr	r4, [r3, #4]
 8002c18:	1919      	adds	r1, r3, r4
 8002c1a:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002c1c:	bf01      	itttt	eq
 8002c1e:	6841      	ldreq	r1, [r0, #4]
 8002c20:	4618      	moveq	r0, r3
 8002c22:	1909      	addeq	r1, r1, r4
 8002c24:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002c26:	6844      	ldr	r4, [r0, #4]
 8002c28:	1901      	adds	r1, r0, r4
 8002c2a:	428a      	cmp	r2, r1
 8002c2c:	d107      	bne.n	8002c3e <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002c2e:	4908      	ldr	r1, [pc, #32]	; (8002c50 <prvInsertBlockIntoFreeList+0x44>)
 8002c30:	6809      	ldr	r1, [r1, #0]
 8002c32:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002c34:	bf1f      	itttt	ne
 8002c36:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002c38:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002c3a:	1909      	addne	r1, r1, r4
 8002c3c:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002c3e:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002c40:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002c42:	bf18      	it	ne
 8002c44:	6018      	strne	r0, [r3, #0]
 8002c46:	bd10      	pop	{r4, pc}
 8002c48:	4613      	mov	r3, r2
 8002c4a:	e7e1      	b.n	8002c10 <prvInsertBlockIntoFreeList+0x4>
 8002c4c:	200055b8 	.word	0x200055b8
 8002c50:	200019a8 	.word	0x200019a8

08002c54 <pvPortMalloc>:
{
 8002c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c58:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8002c5a:	f000 fdc7 	bl	80037ec <vTaskSuspendAll>
		if( pxEnd == NULL )
 8002c5e:	493e      	ldr	r1, [pc, #248]	; (8002d58 <pvPortMalloc+0x104>)
 8002c60:	4d3e      	ldr	r5, [pc, #248]	; (8002d5c <pvPortMalloc+0x108>)
 8002c62:	680b      	ldr	r3, [r1, #0]
 8002c64:	bb0b      	cbnz	r3, 8002caa <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8002c66:	4a3e      	ldr	r2, [pc, #248]	; (8002d60 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002c68:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002c6a:	bf1f      	itttt	ne
 8002c6c:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002c6e:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002c72:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 8002c76:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002c78:	bf14      	ite	ne
 8002c7a:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002c7c:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002c80:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8002c82:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002c84:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002c88:	4e36      	ldr	r6, [pc, #216]	; (8002d64 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 8002c8a:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002c8c:	2000      	movs	r0, #0
 8002c8e:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002c90:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8002c92:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002c94:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002c96:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002c98:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002c9a:	4b33      	ldr	r3, [pc, #204]	; (8002d68 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002c9c:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002c9e:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002ca0:	4b32      	ldr	r3, [pc, #200]	; (8002d6c <pvPortMalloc+0x118>)
 8002ca2:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002ca4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002ca8:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002caa:	682f      	ldr	r7, [r5, #0]
 8002cac:	4227      	tst	r7, r4
 8002cae:	d116      	bne.n	8002cde <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8002cb0:	2c00      	cmp	r4, #0
 8002cb2:	d041      	beq.n	8002d38 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8002cb4:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002cb8:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002cba:	bf1c      	itt	ne
 8002cbc:	f023 0307 	bicne.w	r3, r3, #7
 8002cc0:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002cc2:	b163      	cbz	r3, 8002cde <pvPortMalloc+0x8a>
 8002cc4:	4a29      	ldr	r2, [pc, #164]	; (8002d6c <pvPortMalloc+0x118>)
 8002cc6:	6816      	ldr	r6, [r2, #0]
 8002cc8:	42b3      	cmp	r3, r6
 8002cca:	4690      	mov	r8, r2
 8002ccc:	d807      	bhi.n	8002cde <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8002cce:	4a25      	ldr	r2, [pc, #148]	; (8002d64 <pvPortMalloc+0x110>)
 8002cd0:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002cd2:	6868      	ldr	r0, [r5, #4]
 8002cd4:	4283      	cmp	r3, r0
 8002cd6:	d804      	bhi.n	8002ce2 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8002cd8:	6809      	ldr	r1, [r1, #0]
 8002cda:	428d      	cmp	r5, r1
 8002cdc:	d107      	bne.n	8002cee <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8002cde:	2400      	movs	r4, #0
 8002ce0:	e02a      	b.n	8002d38 <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002ce2:	682c      	ldr	r4, [r5, #0]
 8002ce4:	2c00      	cmp	r4, #0
 8002ce6:	d0f7      	beq.n	8002cd8 <pvPortMalloc+0x84>
 8002ce8:	462a      	mov	r2, r5
 8002cea:	4625      	mov	r5, r4
 8002cec:	e7f1      	b.n	8002cd2 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002cee:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002cf0:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002cf2:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002cf4:	1ac2      	subs	r2, r0, r3
 8002cf6:	2a10      	cmp	r2, #16
 8002cf8:	d90f      	bls.n	8002d1a <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002cfa:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002cfc:	0741      	lsls	r1, r0, #29
 8002cfe:	d008      	beq.n	8002d12 <pvPortMalloc+0xbe>
 8002d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d04:	f383 8811 	msr	BASEPRI, r3
 8002d08:	f3bf 8f6f 	isb	sy
 8002d0c:	f3bf 8f4f 	dsb	sy
 8002d10:	e7fe      	b.n	8002d10 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002d12:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002d14:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002d16:	f7ff ff79 	bl	8002c0c <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002d1a:	4913      	ldr	r1, [pc, #76]	; (8002d68 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002d1c:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002d1e:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002d20:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002d22:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002d24:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8002d26:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002d2a:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002d2e:	bf38      	it	cc
 8002d30:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002d32:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002d34:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002d36:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8002d38:	f000 fdf6 	bl	8003928 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002d3c:	0763      	lsls	r3, r4, #29
 8002d3e:	d008      	beq.n	8002d52 <pvPortMalloc+0xfe>
 8002d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d44:	f383 8811 	msr	BASEPRI, r3
 8002d48:	f3bf 8f6f 	isb	sy
 8002d4c:	f3bf 8f4f 	dsb	sy
 8002d50:	e7fe      	b.n	8002d50 <pvPortMalloc+0xfc>
}
 8002d52:	4620      	mov	r0, r4
 8002d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d58:	200019a8 	.word	0x200019a8
 8002d5c:	200055ac 	.word	0x200055ac
 8002d60:	200019ac 	.word	0x200019ac
 8002d64:	200055b8 	.word	0x200055b8
 8002d68:	200055b4 	.word	0x200055b4
 8002d6c:	200055b0 	.word	0x200055b0

08002d70 <vPortFree>:
{
 8002d70:	b510      	push	{r4, lr}
	if( pv != NULL )
 8002d72:	4604      	mov	r4, r0
 8002d74:	b370      	cbz	r0, 8002dd4 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002d76:	4a18      	ldr	r2, [pc, #96]	; (8002dd8 <vPortFree+0x68>)
 8002d78:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8002d7c:	6812      	ldr	r2, [r2, #0]
 8002d7e:	4213      	tst	r3, r2
 8002d80:	d108      	bne.n	8002d94 <vPortFree+0x24>
 8002d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d86:	f383 8811 	msr	BASEPRI, r3
 8002d8a:	f3bf 8f6f 	isb	sy
 8002d8e:	f3bf 8f4f 	dsb	sy
 8002d92:	e7fe      	b.n	8002d92 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002d94:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8002d98:	b141      	cbz	r1, 8002dac <vPortFree+0x3c>
 8002d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d9e:	f383 8811 	msr	BASEPRI, r3
 8002da2:	f3bf 8f6f 	isb	sy
 8002da6:	f3bf 8f4f 	dsb	sy
 8002daa:	e7fe      	b.n	8002daa <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002dac:	ea23 0302 	bic.w	r3, r3, r2
 8002db0:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8002db4:	f000 fd1a 	bl	80037ec <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002db8:	4a08      	ldr	r2, [pc, #32]	; (8002ddc <vPortFree+0x6c>)
 8002dba:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8002dbe:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002dc0:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002dc4:	440b      	add	r3, r1
 8002dc6:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002dc8:	f7ff ff20 	bl	8002c0c <prvInsertBlockIntoFreeList>
}
 8002dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8002dd0:	f000 bdaa 	b.w	8003928 <xTaskResumeAll>
 8002dd4:	bd10      	pop	{r4, pc}
 8002dd6:	bf00      	nop
 8002dd8:	200055ac 	.word	0x200055ac
 8002ddc:	200055b0 	.word	0x200055b0

08002de0 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002de0:	b510      	push	{r4, lr}
 8002de2:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002de4:	f7ff fdc6 	bl	8002974 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002de8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8002dea:	f7ff fde5 	bl	80029b8 <vPortExitCritical>

	return xReturn;
}
 8002dee:	fab4 f084 	clz	r0, r4
 8002df2:	0940      	lsrs	r0, r0, #5
 8002df4:	bd10      	pop	{r4, pc}

08002df6 <prvCopyDataToQueue>:
{
 8002df6:	b570      	push	{r4, r5, r6, lr}
 8002df8:	4615      	mov	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002dfa:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002dfc:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 8002dfe:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002e00:	b942      	cbnz	r2, 8002e14 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002e02:	6805      	ldr	r5, [r0, #0]
 8002e04:	b99d      	cbnz	r5, 8002e2e <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002e06:	6840      	ldr	r0, [r0, #4]
 8002e08:	f000 ff38 	bl	8003c7c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8002e0c:	6065      	str	r5, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002e0e:	3601      	adds	r6, #1
 8002e10:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8002e12:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8002e14:	b96d      	cbnz	r5, 8002e32 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002e16:	6880      	ldr	r0, [r0, #8]
 8002e18:	f001 fe4c 	bl	8004ab4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002e1c:	68a3      	ldr	r3, [r4, #8]
 8002e1e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002e20:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e22:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002e24:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d301      	bcc.n	8002e2e <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002e2a:	6823      	ldr	r3, [r4, #0]
 8002e2c:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8002e2e:	2000      	movs	r0, #0
 8002e30:	e7ed      	b.n	8002e0e <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e32:	68c0      	ldr	r0, [r0, #12]
 8002e34:	f001 fe3e 	bl	8004ab4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002e38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002e3a:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e3c:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002e3e:	425b      	negs	r3, r3
 8002e40:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e42:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002e44:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8002e46:	bf3e      	ittt	cc
 8002e48:	6862      	ldrcc	r2, [r4, #4]
 8002e4a:	189b      	addcc	r3, r3, r2
 8002e4c:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8002e4e:	2d02      	cmp	r5, #2
 8002e50:	d1ed      	bne.n	8002e2e <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e52:	b10e      	cbz	r6, 8002e58 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8002e54:	3e01      	subs	r6, #1
 8002e56:	e7ea      	b.n	8002e2e <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8002e58:	4630      	mov	r0, r6
 8002e5a:	e7d8      	b.n	8002e0e <prvCopyDataToQueue+0x18>

08002e5c <prvCopyDataFromQueue>:
{
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002e60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8002e62:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002e64:	b162      	cbz	r2, 8002e80 <prvCopyDataFromQueue+0x24>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002e66:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002e68:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002e6a:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002e6c:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002e6e:	60d9      	str	r1, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002e70:	bf24      	itt	cs
 8002e72:	6819      	ldrcs	r1, [r3, #0]
 8002e74:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002e76:	68d9      	ldr	r1, [r3, #12]
}
 8002e78:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002e7c:	f001 be1a 	b.w	8004ab4 <memcpy>
}
 8002e80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e84:	4770      	bx	lr

08002e86 <prvUnlockQueue>:
{
 8002e86:	b570      	push	{r4, r5, r6, lr}
 8002e88:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8002e8a:	f7ff fd73 	bl	8002974 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8002e8e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e92:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8002e96:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e98:	2d00      	cmp	r5, #0
 8002e9a:	dc14      	bgt.n	8002ec6 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 8002e9c:	23ff      	movs	r3, #255	; 0xff
 8002e9e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8002ea2:	f7ff fd89 	bl	80029b8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8002ea6:	f7ff fd65 	bl	8002974 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8002eaa:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002eae:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8002eb2:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002eb4:	2d00      	cmp	r5, #0
 8002eb6:	dc12      	bgt.n	8002ede <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 8002eb8:	23ff      	movs	r3, #255	; 0xff
 8002eba:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 8002ebe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8002ec2:	f7ff bd79 	b.w	80029b8 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ec6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d0e7      	beq.n	8002e9c <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002ecc:	4630      	mov	r0, r6
 8002ece:	f000 fe37 	bl	8003b40 <xTaskRemoveFromEventList>
 8002ed2:	b108      	cbz	r0, 8002ed8 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8002ed4:	f000 febc 	bl	8003c50 <vTaskMissedYield>
 8002ed8:	3d01      	subs	r5, #1
 8002eda:	b26d      	sxtb	r5, r5
 8002edc:	e7dc      	b.n	8002e98 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ede:	6923      	ldr	r3, [r4, #16]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d0e9      	beq.n	8002eb8 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ee4:	4630      	mov	r0, r6
 8002ee6:	f000 fe2b 	bl	8003b40 <xTaskRemoveFromEventList>
 8002eea:	b108      	cbz	r0, 8002ef0 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8002eec:	f000 feb0 	bl	8003c50 <vTaskMissedYield>
 8002ef0:	3d01      	subs	r5, #1
 8002ef2:	b26d      	sxtb	r5, r5
 8002ef4:	e7de      	b.n	8002eb4 <prvUnlockQueue+0x2e>
	...

08002ef8 <xQueueGenericReset>:
{
 8002ef8:	b538      	push	{r3, r4, r5, lr}
 8002efa:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8002efc:	4604      	mov	r4, r0
 8002efe:	b940      	cbnz	r0, 8002f12 <xQueueGenericReset+0x1a>
 8002f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f04:	f383 8811 	msr	BASEPRI, r3
 8002f08:	f3bf 8f6f 	isb	sy
 8002f0c:	f3bf 8f4f 	dsb	sy
 8002f10:	e7fe      	b.n	8002f10 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8002f12:	f7ff fd2f 	bl	8002974 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002f16:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002f18:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002f1a:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f1c:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002f1e:	4343      	muls	r3, r0
 8002f20:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002f22:	1a1b      	subs	r3, r3, r0
 8002f24:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002f26:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002f28:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002f2a:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8002f2c:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002f2e:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8002f30:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002f34:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8002f38:	b995      	cbnz	r5, 8002f60 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f3a:	6923      	ldr	r3, [r4, #16]
 8002f3c:	b163      	cbz	r3, 8002f58 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f3e:	f104 0010 	add.w	r0, r4, #16
 8002f42:	f000 fdfd 	bl	8003b40 <xTaskRemoveFromEventList>
 8002f46:	b138      	cbz	r0, 8002f58 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8002f48:	4b0a      	ldr	r3, [pc, #40]	; (8002f74 <xQueueGenericReset+0x7c>)
 8002f4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f4e:	601a      	str	r2, [r3, #0]
 8002f50:	f3bf 8f4f 	dsb	sy
 8002f54:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8002f58:	f7ff fd2e 	bl	80029b8 <vPortExitCritical>
}
 8002f5c:	2001      	movs	r0, #1
 8002f5e:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002f60:	f104 0010 	add.w	r0, r4, #16
 8002f64:	f7ff fc58 	bl	8002818 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002f68:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002f6c:	f7ff fc54 	bl	8002818 <vListInitialise>
 8002f70:	e7f2      	b.n	8002f58 <xQueueGenericReset+0x60>
 8002f72:	bf00      	nop
 8002f74:	e000ed04 	.word	0xe000ed04

08002f78 <xQueueGenericCreateStatic>:
	{
 8002f78:	b513      	push	{r0, r1, r4, lr}
 8002f7a:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002f7c:	b940      	cbnz	r0, 8002f90 <xQueueGenericCreateStatic+0x18>
 8002f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f82:	f383 8811 	msr	BASEPRI, r3
 8002f86:	f3bf 8f6f 	isb	sy
 8002f8a:	f3bf 8f4f 	dsb	sy
 8002f8e:	e7fe      	b.n	8002f8e <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 8002f90:	b943      	cbnz	r3, 8002fa4 <xQueueGenericCreateStatic+0x2c>
 8002f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f96:	f383 8811 	msr	BASEPRI, r3
 8002f9a:	f3bf 8f6f 	isb	sy
 8002f9e:	f3bf 8f4f 	dsb	sy
 8002fa2:	e7fe      	b.n	8002fa2 <xQueueGenericCreateStatic+0x2a>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002fa4:	b14a      	cbz	r2, 8002fba <xQueueGenericCreateStatic+0x42>
 8002fa6:	b9d9      	cbnz	r1, 8002fe0 <xQueueGenericCreateStatic+0x68>
 8002fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fac:	f383 8811 	msr	BASEPRI, r3
 8002fb0:	f3bf 8f6f 	isb	sy
 8002fb4:	f3bf 8f4f 	dsb	sy
 8002fb8:	e7fe      	b.n	8002fb8 <xQueueGenericCreateStatic+0x40>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002fba:	b189      	cbz	r1, 8002fe0 <xQueueGenericCreateStatic+0x68>
 8002fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc0:	f383 8811 	msr	BASEPRI, r3
 8002fc4:	f3bf 8f6f 	isb	sy
 8002fc8:	f3bf 8f4f 	dsb	sy
 8002fcc:	e7fe      	b.n	8002fcc <xQueueGenericCreateStatic+0x54>
 8002fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd2:	f383 8811 	msr	BASEPRI, r3
 8002fd6:	f3bf 8f6f 	isb	sy
 8002fda:	f3bf 8f4f 	dsb	sy
 8002fde:	e7fe      	b.n	8002fde <xQueueGenericCreateStatic+0x66>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002fe0:	2348      	movs	r3, #72	; 0x48
 8002fe2:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002fe4:	9b01      	ldr	r3, [sp, #4]
 8002fe6:	2b48      	cmp	r3, #72	; 0x48
 8002fe8:	d1f1      	bne.n	8002fce <xQueueGenericCreateStatic+0x56>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002fea:	2301      	movs	r3, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002fec:	2900      	cmp	r1, #0
 8002fee:	bf08      	it	eq
 8002ff0:	4622      	moveq	r2, r4
	pxNewQueue->uxLength = uxQueueLength;
 8002ff2:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002ff4:	6421      	str	r1, [r4, #64]	; 0x40
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002ff6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002ffa:	6022      	str	r2, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	4620      	mov	r0, r4
 8003000:	f7ff ff7a 	bl	8002ef8 <xQueueGenericReset>
	}
 8003004:	4620      	mov	r0, r4
 8003006:	b002      	add	sp, #8
 8003008:	bd10      	pop	{r4, pc}
	...

0800300c <xQueueGenericSend>:
{
 800300c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003010:	4689      	mov	r9, r1
 8003012:	9201      	str	r2, [sp, #4]
 8003014:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8003016:	4604      	mov	r4, r0
 8003018:	b940      	cbnz	r0, 800302c <xQueueGenericSend+0x20>
 800301a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800301e:	f383 8811 	msr	BASEPRI, r3
 8003022:	f3bf 8f6f 	isb	sy
 8003026:	f3bf 8f4f 	dsb	sy
 800302a:	e7fe      	b.n	800302a <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800302c:	2900      	cmp	r1, #0
 800302e:	f040 8088 	bne.w	8003142 <xQueueGenericSend+0x136>
 8003032:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003034:	2b00      	cmp	r3, #0
 8003036:	f000 8084 	beq.w	8003142 <xQueueGenericSend+0x136>
 800303a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800303e:	f383 8811 	msr	BASEPRI, r3
 8003042:	f3bf 8f6f 	isb	sy
 8003046:	f3bf 8f4f 	dsb	sy
 800304a:	e7fe      	b.n	800304a <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800304c:	9e01      	ldr	r6, [sp, #4]
 800304e:	2e00      	cmp	r6, #0
 8003050:	f000 8082 	beq.w	8003158 <xQueueGenericSend+0x14c>
 8003054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003058:	f383 8811 	msr	BASEPRI, r3
 800305c:	f3bf 8f6f 	isb	sy
 8003060:	f3bf 8f4f 	dsb	sy
 8003064:	e7fe      	b.n	8003064 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 8003066:	9d01      	ldr	r5, [sp, #4]
 8003068:	b91d      	cbnz	r5, 8003072 <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 800306a:	f7ff fca5 	bl	80029b8 <vPortExitCritical>
			return errQUEUE_FULL;
 800306e:	2000      	movs	r0, #0
 8003070:	e058      	b.n	8003124 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 8003072:	b916      	cbnz	r6, 800307a <xQueueGenericSend+0x6e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003074:	a802      	add	r0, sp, #8
 8003076:	f000 fda3 	bl	8003bc0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 800307a:	f7ff fc9d 	bl	80029b8 <vPortExitCritical>
		vTaskSuspendAll();
 800307e:	f000 fbb5 	bl	80037ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003082:	f7ff fc77 	bl	8002974 <vPortEnterCritical>
 8003086:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800308a:	2bff      	cmp	r3, #255	; 0xff
 800308c:	bf08      	it	eq
 800308e:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8003092:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003096:	2bff      	cmp	r3, #255	; 0xff
 8003098:	bf08      	it	eq
 800309a:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 800309e:	f7ff fc8b 	bl	80029b8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030a2:	a901      	add	r1, sp, #4
 80030a4:	a802      	add	r0, sp, #8
 80030a6:	f000 fd97 	bl	8003bd8 <xTaskCheckForTimeOut>
 80030aa:	2800      	cmp	r0, #0
 80030ac:	d143      	bne.n	8003136 <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80030ae:	f7ff fc61 	bl	8002974 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80030b2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80030b4:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80030b6:	f7ff fc7f 	bl	80029b8 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80030ba:	42ae      	cmp	r6, r5
 80030bc:	d135      	bne.n	800312a <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80030be:	9901      	ldr	r1, [sp, #4]
 80030c0:	f104 0010 	add.w	r0, r4, #16
 80030c4:	f000 fd04 	bl	8003ad0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80030c8:	4620      	mov	r0, r4
 80030ca:	f7ff fedc 	bl	8002e86 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80030ce:	f000 fc2b 	bl	8003928 <xTaskResumeAll>
 80030d2:	b938      	cbnz	r0, 80030e4 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 80030d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80030d8:	f8ca 3000 	str.w	r3, [sl]
 80030dc:	f3bf 8f4f 	dsb	sy
 80030e0:	f3bf 8f6f 	isb	sy
 80030e4:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 80030e6:	f7ff fc45 	bl	8002974 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80030ea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80030ec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d301      	bcc.n	80030f6 <xQueueGenericSend+0xea>
 80030f2:	2f02      	cmp	r7, #2
 80030f4:	d1b7      	bne.n	8003066 <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80030f6:	463a      	mov	r2, r7
 80030f8:	4649      	mov	r1, r9
 80030fa:	4620      	mov	r0, r4
 80030fc:	f7ff fe7b 	bl	8002df6 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003100:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003102:	b11b      	cbz	r3, 800310c <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003104:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003108:	f000 fd1a 	bl	8003b40 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 800310c:	b138      	cbz	r0, 800311e <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 800310e:	4b19      	ldr	r3, [pc, #100]	; (8003174 <xQueueGenericSend+0x168>)
 8003110:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003114:	601a      	str	r2, [r3, #0]
 8003116:	f3bf 8f4f 	dsb	sy
 800311a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800311e:	f7ff fc4b 	bl	80029b8 <vPortExitCritical>
				return pdPASS;
 8003122:	2001      	movs	r0, #1
}
 8003124:	b004      	add	sp, #16
 8003126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 800312a:	4620      	mov	r0, r4
 800312c:	f7ff feab 	bl	8002e86 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003130:	f000 fbfa 	bl	8003928 <xTaskResumeAll>
 8003134:	e7d6      	b.n	80030e4 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 8003136:	4620      	mov	r0, r4
 8003138:	f7ff fea5 	bl	8002e86 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800313c:	f000 fbf4 	bl	8003928 <xTaskResumeAll>
 8003140:	e795      	b.n	800306e <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003142:	2f02      	cmp	r7, #2
 8003144:	d102      	bne.n	800314c <xQueueGenericSend+0x140>
 8003146:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003148:	2b01      	cmp	r3, #1
 800314a:	d10a      	bne.n	8003162 <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800314c:	f000 fd86 	bl	8003c5c <xTaskGetSchedulerState>
 8003150:	2800      	cmp	r0, #0
 8003152:	f43f af7b 	beq.w	800304c <xQueueGenericSend+0x40>
 8003156:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8003158:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 800315c:	f8df a014 	ldr.w	sl, [pc, #20]	; 8003174 <xQueueGenericSend+0x168>
 8003160:	e7c1      	b.n	80030e6 <xQueueGenericSend+0xda>
 8003162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003166:	f383 8811 	msr	BASEPRI, r3
 800316a:	f3bf 8f6f 	isb	sy
 800316e:	f3bf 8f4f 	dsb	sy
 8003172:	e7fe      	b.n	8003172 <xQueueGenericSend+0x166>
 8003174:	e000ed04 	.word	0xe000ed04

08003178 <xQueueGenericSendFromISR>:
{
 8003178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800317c:	4688      	mov	r8, r1
 800317e:	4691      	mov	r9, r2
 8003180:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8003182:	4604      	mov	r4, r0
 8003184:	b940      	cbnz	r0, 8003198 <xQueueGenericSendFromISR+0x20>
 8003186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800318a:	f383 8811 	msr	BASEPRI, r3
 800318e:	f3bf 8f6f 	isb	sy
 8003192:	f3bf 8f4f 	dsb	sy
 8003196:	e7fe      	b.n	8003196 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003198:	bb09      	cbnz	r1, 80031de <xQueueGenericSendFromISR+0x66>
 800319a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800319c:	b1fb      	cbz	r3, 80031de <xQueueGenericSendFromISR+0x66>
 800319e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031a2:	f383 8811 	msr	BASEPRI, r3
 80031a6:	f3bf 8f6f 	isb	sy
 80031aa:	f3bf 8f4f 	dsb	sy
 80031ae:	e7fe      	b.n	80031ae <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031b0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80031b4:	f000 fcc4 	bl	8003b40 <xTaskRemoveFromEventList>
 80031b8:	2800      	cmp	r0, #0
 80031ba:	d034      	beq.n	8003226 <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 80031bc:	f1b9 0f00 	cmp.w	r9, #0
 80031c0:	d031      	beq.n	8003226 <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80031c2:	2001      	movs	r0, #1
 80031c4:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 80031c8:	f386 8811 	msr	BASEPRI, r6
}
 80031cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80031d0:	3501      	adds	r5, #1
 80031d2:	b26d      	sxtb	r5, r5
 80031d4:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 80031d8:	e025      	b.n	8003226 <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 80031da:	2000      	movs	r0, #0
 80031dc:	e7f4      	b.n	80031c8 <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80031de:	2f02      	cmp	r7, #2
 80031e0:	d102      	bne.n	80031e8 <xQueueGenericSendFromISR+0x70>
 80031e2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d120      	bne.n	800322a <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80031e8:	f7ff fce2 	bl	8002bb0 <vPortValidateInterruptPriority>
	__asm volatile
 80031ec:	f3ef 8611 	mrs	r6, BASEPRI
 80031f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031f4:	f383 8811 	msr	BASEPRI, r3
 80031f8:	f3bf 8f6f 	isb	sy
 80031fc:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003200:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003202:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003204:	429a      	cmp	r2, r3
 8003206:	d301      	bcc.n	800320c <xQueueGenericSendFromISR+0x94>
 8003208:	2f02      	cmp	r7, #2
 800320a:	d1e6      	bne.n	80031da <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 800320c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003210:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 8003212:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003214:	4641      	mov	r1, r8
 8003216:	4620      	mov	r0, r4
 8003218:	f7ff fded 	bl	8002df6 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 800321c:	1c6b      	adds	r3, r5, #1
 800321e:	d1d7      	bne.n	80031d0 <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003220:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1c4      	bne.n	80031b0 <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 8003226:	2001      	movs	r0, #1
 8003228:	e7ce      	b.n	80031c8 <xQueueGenericSendFromISR+0x50>
	__asm volatile
 800322a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800322e:	f383 8811 	msr	BASEPRI, r3
 8003232:	f3bf 8f6f 	isb	sy
 8003236:	f3bf 8f4f 	dsb	sy
 800323a:	e7fe      	b.n	800323a <xQueueGenericSendFromISR+0xc2>

0800323c <xQueueReceive>:
{
 800323c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003240:	b085      	sub	sp, #20
 8003242:	4688      	mov	r8, r1
 8003244:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8003246:	4604      	mov	r4, r0
 8003248:	b940      	cbnz	r0, 800325c <xQueueReceive+0x20>
 800324a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800324e:	f383 8811 	msr	BASEPRI, r3
 8003252:	f3bf 8f6f 	isb	sy
 8003256:	f3bf 8f4f 	dsb	sy
 800325a:	e7fe      	b.n	800325a <xQueueReceive+0x1e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800325c:	2900      	cmp	r1, #0
 800325e:	f040 8086 	bne.w	800336e <xQueueReceive+0x132>
 8003262:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003264:	2b00      	cmp	r3, #0
 8003266:	f000 8082 	beq.w	800336e <xQueueReceive+0x132>
 800326a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800326e:	f383 8811 	msr	BASEPRI, r3
 8003272:	f3bf 8f6f 	isb	sy
 8003276:	f3bf 8f4f 	dsb	sy
 800327a:	e7fe      	b.n	800327a <xQueueReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800327c:	9e01      	ldr	r6, [sp, #4]
 800327e:	2e00      	cmp	r6, #0
 8003280:	d07a      	beq.n	8003378 <xQueueReceive+0x13c>
 8003282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003286:	f383 8811 	msr	BASEPRI, r3
 800328a:	f3bf 8f6f 	isb	sy
 800328e:	f3bf 8f4f 	dsb	sy
 8003292:	e7fe      	b.n	8003292 <xQueueReceive+0x56>
				if( xTicksToWait == ( TickType_t ) 0 )
 8003294:	9d01      	ldr	r5, [sp, #4]
 8003296:	b91d      	cbnz	r5, 80032a0 <xQueueReceive+0x64>
					taskEXIT_CRITICAL();
 8003298:	f7ff fb8e 	bl	80029b8 <vPortExitCritical>
				return errQUEUE_EMPTY;
 800329c:	2000      	movs	r0, #0
 800329e:	e052      	b.n	8003346 <xQueueReceive+0x10a>
				else if( xEntryTimeSet == pdFALSE )
 80032a0:	b916      	cbnz	r6, 80032a8 <xQueueReceive+0x6c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80032a2:	a802      	add	r0, sp, #8
 80032a4:	f000 fc8c 	bl	8003bc0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80032a8:	f7ff fb86 	bl	80029b8 <vPortExitCritical>
		vTaskSuspendAll();
 80032ac:	f000 fa9e 	bl	80037ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80032b0:	f7ff fb60 	bl	8002974 <vPortEnterCritical>
 80032b4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80032b8:	2bff      	cmp	r3, #255	; 0xff
 80032ba:	bf08      	it	eq
 80032bc:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 80032c0:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80032c4:	2bff      	cmp	r3, #255	; 0xff
 80032c6:	bf08      	it	eq
 80032c8:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 80032cc:	f7ff fb74 	bl	80029b8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032d0:	a901      	add	r1, sp, #4
 80032d2:	a802      	add	r0, sp, #8
 80032d4:	f000 fc80 	bl	8003bd8 <xTaskCheckForTimeOut>
 80032d8:	2800      	cmp	r0, #0
 80032da:	d13d      	bne.n	8003358 <xQueueReceive+0x11c>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032dc:	4620      	mov	r0, r4
 80032de:	f7ff fd7f 	bl	8002de0 <prvIsQueueEmpty>
 80032e2:	b398      	cbz	r0, 800334c <xQueueReceive+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80032e4:	9901      	ldr	r1, [sp, #4]
 80032e6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80032ea:	f000 fbf1 	bl	8003ad0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80032ee:	4620      	mov	r0, r4
 80032f0:	f7ff fdc9 	bl	8002e86 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80032f4:	f000 fb18 	bl	8003928 <xTaskResumeAll>
 80032f8:	b938      	cbnz	r0, 800330a <xQueueReceive+0xce>
					portYIELD_WITHIN_API();
 80032fa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80032fe:	f8c9 3000 	str.w	r3, [r9]
 8003302:	f3bf 8f4f 	dsb	sy
 8003306:	f3bf 8f6f 	isb	sy
 800330a:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 800330c:	f7ff fb32 	bl	8002974 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003310:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003312:	2d00      	cmp	r5, #0
 8003314:	d0be      	beq.n	8003294 <xQueueReceive+0x58>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003316:	4641      	mov	r1, r8
 8003318:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800331a:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800331c:	f7ff fd9e 	bl	8002e5c <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003320:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003322:	6923      	ldr	r3, [r4, #16]
 8003324:	b163      	cbz	r3, 8003340 <xQueueReceive+0x104>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003326:	f104 0010 	add.w	r0, r4, #16
 800332a:	f000 fc09 	bl	8003b40 <xTaskRemoveFromEventList>
 800332e:	b138      	cbz	r0, 8003340 <xQueueReceive+0x104>
						queueYIELD_IF_USING_PREEMPTION();
 8003330:	4b13      	ldr	r3, [pc, #76]	; (8003380 <xQueueReceive+0x144>)
 8003332:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003336:	601a      	str	r2, [r3, #0]
 8003338:	f3bf 8f4f 	dsb	sy
 800333c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8003340:	f7ff fb3a 	bl	80029b8 <vPortExitCritical>
				return pdPASS;
 8003344:	2001      	movs	r0, #1
}
 8003346:	b005      	add	sp, #20
 8003348:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				prvUnlockQueue( pxQueue );
 800334c:	4620      	mov	r0, r4
 800334e:	f7ff fd9a 	bl	8002e86 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003352:	f000 fae9 	bl	8003928 <xTaskResumeAll>
 8003356:	e7d8      	b.n	800330a <xQueueReceive+0xce>
			prvUnlockQueue( pxQueue );
 8003358:	4620      	mov	r0, r4
 800335a:	f7ff fd94 	bl	8002e86 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800335e:	f000 fae3 	bl	8003928 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003362:	4620      	mov	r0, r4
 8003364:	f7ff fd3c 	bl	8002de0 <prvIsQueueEmpty>
 8003368:	2800      	cmp	r0, #0
 800336a:	d0ce      	beq.n	800330a <xQueueReceive+0xce>
 800336c:	e796      	b.n	800329c <xQueueReceive+0x60>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800336e:	f000 fc75 	bl	8003c5c <xTaskGetSchedulerState>
 8003372:	2800      	cmp	r0, #0
 8003374:	d082      	beq.n	800327c <xQueueReceive+0x40>
 8003376:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8003378:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 800337a:	f8df 9004 	ldr.w	r9, [pc, #4]	; 8003380 <xQueueReceive+0x144>
 800337e:	e7c5      	b.n	800330c <xQueueReceive+0xd0>
 8003380:	e000ed04 	.word	0xe000ed04

08003384 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003384:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003386:	4a07      	ldr	r2, [pc, #28]	; (80033a4 <vQueueAddToRegistry+0x20>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003388:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800338a:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 800338e:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 8003392:	b91d      	cbnz	r5, 800339c <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003394:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003398:	6060      	str	r0, [r4, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800339a:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800339c:	3301      	adds	r3, #1
 800339e:	2b08      	cmp	r3, #8
 80033a0:	d1f3      	bne.n	800338a <vQueueAddToRegistry+0x6>
 80033a2:	bd30      	pop	{r4, r5, pc}
 80033a4:	20005bd0 	.word	0x20005bd0

080033a8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80033a8:	b570      	push	{r4, r5, r6, lr}
 80033aa:	4604      	mov	r4, r0
 80033ac:	460d      	mov	r5, r1
 80033ae:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80033b0:	f7ff fae0 	bl	8002974 <vPortEnterCritical>
 80033b4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80033b8:	2bff      	cmp	r3, #255	; 0xff
 80033ba:	bf04      	itt	eq
 80033bc:	2300      	moveq	r3, #0
 80033be:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 80033c2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80033c6:	2bff      	cmp	r3, #255	; 0xff
 80033c8:	bf04      	itt	eq
 80033ca:	2300      	moveq	r3, #0
 80033cc:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 80033d0:	f7ff faf2 	bl	80029b8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80033d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80033d6:	b92b      	cbnz	r3, 80033e4 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80033d8:	4632      	mov	r2, r6
 80033da:	4629      	mov	r1, r5
 80033dc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80033e0:	f000 fb90 	bl	8003b04 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80033e4:	4620      	mov	r0, r4
	}
 80033e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 80033ea:	f7ff bd4c 	b.w	8002e86 <prvUnlockQueue>
	...

080033f0 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80033f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033f4:	4606      	mov	r6, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80033f6:	f7ff fabd 	bl	8002974 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80033fa:	4b2d      	ldr	r3, [pc, #180]	; (80034b0 <prvAddNewTaskToReadyList+0xc0>)
		if( pxCurrentTCB == NULL )
 80033fc:	4c2d      	ldr	r4, [pc, #180]	; (80034b4 <prvAddNewTaskToReadyList+0xc4>)
		uxCurrentNumberOfTasks++;
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	4f2d      	ldr	r7, [pc, #180]	; (80034b8 <prvAddNewTaskToReadyList+0xc8>)
 8003402:	3201      	adds	r2, #1
 8003404:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8003406:	6825      	ldr	r5, [r4, #0]
 8003408:	2d00      	cmp	r5, #0
 800340a:	d146      	bne.n	800349a <prvAddNewTaskToReadyList+0xaa>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800340c:	6026      	str	r6, [r4, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d11d      	bne.n	8003450 <prvAddNewTaskToReadyList+0x60>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003414:	1978      	adds	r0, r7, r5
 8003416:	3514      	adds	r5, #20
 8003418:	f7ff f9fe 	bl	8002818 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800341c:	f5b5 6f8c 	cmp.w	r5, #1120	; 0x460
 8003420:	d1f8      	bne.n	8003414 <prvAddNewTaskToReadyList+0x24>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003422:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 80034e4 <prvAddNewTaskToReadyList+0xf4>
	vListInitialise( &xDelayedTaskList2 );
 8003426:	4d25      	ldr	r5, [pc, #148]	; (80034bc <prvAddNewTaskToReadyList+0xcc>)
	vListInitialise( &xDelayedTaskList1 );
 8003428:	4640      	mov	r0, r8
 800342a:	f7ff f9f5 	bl	8002818 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800342e:	4628      	mov	r0, r5
 8003430:	f7ff f9f2 	bl	8002818 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003434:	4822      	ldr	r0, [pc, #136]	; (80034c0 <prvAddNewTaskToReadyList+0xd0>)
 8003436:	f7ff f9ef 	bl	8002818 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800343a:	4822      	ldr	r0, [pc, #136]	; (80034c4 <prvAddNewTaskToReadyList+0xd4>)
 800343c:	f7ff f9ec 	bl	8002818 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003440:	4821      	ldr	r0, [pc, #132]	; (80034c8 <prvAddNewTaskToReadyList+0xd8>)
 8003442:	f7ff f9e9 	bl	8002818 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003446:	4b21      	ldr	r3, [pc, #132]	; (80034cc <prvAddNewTaskToReadyList+0xdc>)
 8003448:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800344c:	4b20      	ldr	r3, [pc, #128]	; (80034d0 <prvAddNewTaskToReadyList+0xe0>)
 800344e:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8003450:	4a20      	ldr	r2, [pc, #128]	; (80034d4 <prvAddNewTaskToReadyList+0xe4>)
 8003452:	6813      	ldr	r3, [r2, #0]
 8003454:	3301      	adds	r3, #1
 8003456:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8003458:	4a1f      	ldr	r2, [pc, #124]	; (80034d8 <prvAddNewTaskToReadyList+0xe8>)
 800345a:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800345c:	6811      	ldr	r1, [r2, #0]
 800345e:	2014      	movs	r0, #20
 8003460:	428b      	cmp	r3, r1
 8003462:	fb00 7003 	mla	r0, r0, r3, r7
 8003466:	f106 0104 	add.w	r1, r6, #4
 800346a:	bf88      	it	hi
 800346c:	6013      	strhi	r3, [r2, #0]
 800346e:	f7ff f9e1 	bl	8002834 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8003472:	f7ff faa1 	bl	80029b8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8003476:	4b19      	ldr	r3, [pc, #100]	; (80034dc <prvAddNewTaskToReadyList+0xec>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	b163      	cbz	r3, 8003496 <prvAddNewTaskToReadyList+0xa6>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800347c:	6823      	ldr	r3, [r4, #0]
 800347e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003480:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8003482:	429a      	cmp	r2, r3
 8003484:	d207      	bcs.n	8003496 <prvAddNewTaskToReadyList+0xa6>
			taskYIELD_IF_USING_PREEMPTION();
 8003486:	4b16      	ldr	r3, [pc, #88]	; (80034e0 <prvAddNewTaskToReadyList+0xf0>)
 8003488:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800348c:	601a      	str	r2, [r3, #0]
 800348e:	f3bf 8f4f 	dsb	sy
 8003492:	f3bf 8f6f 	isb	sy
 8003496:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 800349a:	4b10      	ldr	r3, [pc, #64]	; (80034dc <prvAddNewTaskToReadyList+0xec>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1d6      	bne.n	8003450 <prvAddNewTaskToReadyList+0x60>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80034a2:	6823      	ldr	r3, [r4, #0]
 80034a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034a6:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80034a8:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 80034aa:	bf98      	it	ls
 80034ac:	6026      	strls	r6, [r4, #0]
 80034ae:	e7cf      	b.n	8003450 <prvAddNewTaskToReadyList+0x60>
 80034b0:	20005a2c 	.word	0x20005a2c
 80034b4:	200055c0 	.word	0x200055c0
 80034b8:	200055cc 	.word	0x200055cc
 80034bc:	20005a58 	.word	0x20005a58
 80034c0:	20005a74 	.word	0x20005a74
 80034c4:	20005aa0 	.word	0x20005aa0
 80034c8:	20005a8c 	.word	0x20005a8c
 80034cc:	200055c4 	.word	0x200055c4
 80034d0:	200055c8 	.word	0x200055c8
 80034d4:	20005a3c 	.word	0x20005a3c
 80034d8:	20005a40 	.word	0x20005a40
 80034dc:	20005a88 	.word	0x20005a88
 80034e0:	e000ed04 	.word	0xe000ed04
 80034e4:	20005a44 	.word	0x20005a44

080034e8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034e8:	4a06      	ldr	r2, [pc, #24]	; (8003504 <prvResetNextTaskUnblockTime+0x1c>)
 80034ea:	6813      	ldr	r3, [r2, #0]
 80034ec:	6819      	ldr	r1, [r3, #0]
 80034ee:	4b06      	ldr	r3, [pc, #24]	; (8003508 <prvResetNextTaskUnblockTime+0x20>)
 80034f0:	b919      	cbnz	r1, 80034fa <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80034f2:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80034f6:	601a      	str	r2, [r3, #0]
 80034f8:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80034fa:	6812      	ldr	r2, [r2, #0]
 80034fc:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80034fe:	68d2      	ldr	r2, [r2, #12]
 8003500:	6852      	ldr	r2, [r2, #4]
 8003502:	e7f8      	b.n	80034f6 <prvResetNextTaskUnblockTime+0xe>
 8003504:	200055c4 	.word	0x200055c4
 8003508:	20005a6c 	.word	0x20005a6c

0800350c <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800350c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003510:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003512:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003516:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8003518:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800351c:	3a01      	subs	r2, #1
 800351e:	eb06 0682 	add.w	r6, r6, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8003522:	469a      	mov	sl, r3
 8003524:	4681      	mov	r9, r0
 8003526:	1e4b      	subs	r3, r1, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003528:	f026 0607 	bic.w	r6, r6, #7
 800352c:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8003530:	310f      	adds	r1, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003532:	7858      	ldrb	r0, [r3, #1]
 8003534:	f802 0b01 	strb.w	r0, [r2], #1
		if( pcName[ x ] == 0x00 )
 8003538:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 800353c:	b108      	cbz	r0, 8003542 <prvInitialiseNewTask.isra.2+0x36>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800353e:	428b      	cmp	r3, r1
 8003540:	d1f7      	bne.n	8003532 <prvInitialiseNewTask.isra.2+0x26>
 8003542:	9d08      	ldr	r5, [sp, #32]
 8003544:	2d37      	cmp	r5, #55	; 0x37
 8003546:	bf28      	it	cs
 8003548:	2537      	movcs	r5, #55	; 0x37
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800354a:	2700      	movs	r7, #0
	pxNewTCB->uxPriority = uxPriority;
 800354c:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800354e:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003550:	1d20      	adds	r0, r4, #4
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003552:	f884 7043 	strb.w	r7, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8003556:	64a7      	str	r7, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003558:	f7ff f969 	bl	800282e <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800355c:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003560:	f104 0018 	add.w	r0, r4, #24
 8003564:	f7ff f963 	bl	800282e <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8003568:	64e7      	str	r7, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800356a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800356c:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800356e:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003570:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003574:	4652      	mov	r2, sl
 8003576:	4649      	mov	r1, r9
 8003578:	4630      	mov	r0, r6
 800357a:	f7ff f9cd 	bl	8002918 <pxPortInitialiseStack>
 800357e:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8003580:	f1b8 0f00 	cmp.w	r8, #0
 8003584:	d001      	beq.n	800358a <prvInitialiseNewTask.isra.2+0x7e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003586:	f8c8 4000 	str.w	r4, [r8]
 800358a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800358e <prvDeleteTCB>:
	{
 800358e:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003590:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
	{
 8003594:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003596:	b93b      	cbnz	r3, 80035a8 <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 8003598:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800359a:	f7ff fbe9 	bl	8002d70 <vPortFree>
				vPortFree( pxTCB );
 800359e:	4620      	mov	r0, r4
	}
 80035a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 80035a4:	f7ff bbe4 	b.w	8002d70 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d0f9      	beq.n	80035a0 <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d008      	beq.n	80035c2 <prvDeleteTCB+0x34>
 80035b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035b4:	f383 8811 	msr	BASEPRI, r3
 80035b8:	f3bf 8f6f 	isb	sy
 80035bc:	f3bf 8f4f 	dsb	sy
 80035c0:	e7fe      	b.n	80035c0 <prvDeleteTCB+0x32>
 80035c2:	bd10      	pop	{r4, pc}

080035c4 <prvIdleTask>:
{
 80035c4:	b580      	push	{r7, lr}
				taskYIELD();
 80035c6:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8003624 <prvIdleTask+0x60>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80035ca:	4f12      	ldr	r7, [pc, #72]	; (8003614 <prvIdleTask+0x50>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80035cc:	4c12      	ldr	r4, [pc, #72]	; (8003618 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 80035ce:	4d13      	ldr	r5, [pc, #76]	; (800361c <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80035d0:	6823      	ldr	r3, [r4, #0]
 80035d2:	b963      	cbnz	r3, 80035ee <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80035d4:	4b12      	ldr	r3, [pc, #72]	; (8003620 <prvIdleTask+0x5c>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d9f8      	bls.n	80035ce <prvIdleTask+0xa>
				taskYIELD();
 80035dc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80035e0:	f8c8 3000 	str.w	r3, [r8]
 80035e4:	f3bf 8f4f 	dsb	sy
 80035e8:	f3bf 8f6f 	isb	sy
 80035ec:	e7ee      	b.n	80035cc <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 80035ee:	f7ff f9c1 	bl	8002974 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035f6:	1d30      	adds	r0, r6, #4
 80035f8:	f7ff f93f 	bl	800287a <uxListRemove>
				--uxCurrentNumberOfTasks;
 80035fc:	682b      	ldr	r3, [r5, #0]
 80035fe:	3b01      	subs	r3, #1
 8003600:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003602:	6823      	ldr	r3, [r4, #0]
 8003604:	3b01      	subs	r3, #1
 8003606:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8003608:	f7ff f9d6 	bl	80029b8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800360c:	4630      	mov	r0, r6
 800360e:	f7ff ffbe 	bl	800358e <prvDeleteTCB>
 8003612:	e7dd      	b.n	80035d0 <prvIdleTask+0xc>
 8003614:	20005aa0 	.word	0x20005aa0
 8003618:	20005a30 	.word	0x20005a30
 800361c:	20005a2c 	.word	0x20005a2c
 8003620:	200055cc 	.word	0x200055cc
 8003624:	e000ed04 	.word	0xe000ed04

08003628 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800362a:	4b16      	ldr	r3, [pc, #88]	; (8003684 <prvAddCurrentTaskToDelayedList+0x5c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800362c:	4d16      	ldr	r5, [pc, #88]	; (8003688 <prvAddCurrentTaskToDelayedList+0x60>)
const TickType_t xConstTickCount = xTickCount;
 800362e:	681e      	ldr	r6, [r3, #0]
{
 8003630:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003632:	6828      	ldr	r0, [r5, #0]
 8003634:	3004      	adds	r0, #4
{
 8003636:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003638:	f7ff f91f 	bl	800287a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800363c:	1c63      	adds	r3, r4, #1
 800363e:	462b      	mov	r3, r5
 8003640:	d107      	bne.n	8003652 <prvAddCurrentTaskToDelayedList+0x2a>
 8003642:	b137      	cbz	r7, 8003652 <prvAddCurrentTaskToDelayedList+0x2a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003644:	6829      	ldr	r1, [r5, #0]
 8003646:	4811      	ldr	r0, [pc, #68]	; (800368c <prvAddCurrentTaskToDelayedList+0x64>)
 8003648:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800364a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800364e:	f7ff b8f1 	b.w	8002834 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003652:	4434      	add	r4, r6
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003654:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 8003656:	42a6      	cmp	r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003658:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 800365a:	d907      	bls.n	800366c <prvAddCurrentTaskToDelayedList+0x44>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800365c:	4a0c      	ldr	r2, [pc, #48]	; (8003690 <prvAddCurrentTaskToDelayedList+0x68>)
 800365e:	6810      	ldr	r0, [r2, #0]
 8003660:	6819      	ldr	r1, [r3, #0]
}
 8003662:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003666:	3104      	adds	r1, #4
 8003668:	f7ff b8f0 	b.w	800284c <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800366c:	4a09      	ldr	r2, [pc, #36]	; (8003694 <prvAddCurrentTaskToDelayedList+0x6c>)
 800366e:	6810      	ldr	r0, [r2, #0]
 8003670:	6819      	ldr	r1, [r3, #0]
 8003672:	3104      	adds	r1, #4
 8003674:	f7ff f8ea 	bl	800284c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003678:	4b07      	ldr	r3, [pc, #28]	; (8003698 <prvAddCurrentTaskToDelayedList+0x70>)
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 800367e:	bf38      	it	cc
 8003680:	601c      	strcc	r4, [r3, #0]
 8003682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003684:	20005ab4 	.word	0x20005ab4
 8003688:	200055c0 	.word	0x200055c0
 800368c:	20005a8c 	.word	0x20005a8c
 8003690:	200055c8 	.word	0x200055c8
 8003694:	200055c4 	.word	0x200055c4
 8003698:	20005a6c 	.word	0x20005a6c

0800369c <xTaskCreateStatic>:
	{
 800369c:	b570      	push	{r4, r5, r6, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80036a2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 80036a4:	b945      	cbnz	r5, 80036b8 <xTaskCreateStatic+0x1c>
 80036a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036aa:	f383 8811 	msr	BASEPRI, r3
 80036ae:	f3bf 8f6f 	isb	sy
 80036b2:	f3bf 8f4f 	dsb	sy
 80036b6:	e7fe      	b.n	80036b6 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 80036b8:	b944      	cbnz	r4, 80036cc <xTaskCreateStatic+0x30>
 80036ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036be:	f383 8811 	msr	BASEPRI, r3
 80036c2:	f3bf 8f6f 	isb	sy
 80036c6:	f3bf 8f4f 	dsb	sy
 80036ca:	e7fe      	b.n	80036ca <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 80036cc:	2654      	movs	r6, #84	; 0x54
 80036ce:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80036d0:	9e04      	ldr	r6, [sp, #16]
 80036d2:	2e54      	cmp	r6, #84	; 0x54
 80036d4:	d008      	beq.n	80036e8 <xTaskCreateStatic+0x4c>
 80036d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036da:	f383 8811 	msr	BASEPRI, r3
 80036de:	f3bf 8f6f 	isb	sy
 80036e2:	f3bf 8f4f 	dsb	sy
 80036e6:	e7fe      	b.n	80036e6 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80036e8:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80036ea:	2502      	movs	r5, #2
 80036ec:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80036f0:	ad05      	add	r5, sp, #20
 80036f2:	9501      	str	r5, [sp, #4]
 80036f4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80036f6:	9402      	str	r4, [sp, #8]
 80036f8:	9500      	str	r5, [sp, #0]
 80036fa:	f7ff ff07 	bl	800350c <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 80036fe:	4620      	mov	r0, r4
 8003700:	f7ff fe76 	bl	80033f0 <prvAddNewTaskToReadyList>
	}
 8003704:	9805      	ldr	r0, [sp, #20]
 8003706:	b006      	add	sp, #24
 8003708:	bd70      	pop	{r4, r5, r6, pc}

0800370a <xTaskCreate>:
	{
 800370a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800370e:	4607      	mov	r7, r0
 8003710:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003712:	0090      	lsls	r0, r2, #2
	{
 8003714:	4688      	mov	r8, r1
 8003716:	4616      	mov	r6, r2
 8003718:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800371a:	f7ff fa9b 	bl	8002c54 <pvPortMalloc>
			if( pxStack != NULL )
 800371e:	4605      	mov	r5, r0
 8003720:	b1e8      	cbz	r0, 800375e <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003722:	2054      	movs	r0, #84	; 0x54
 8003724:	f7ff fa96 	bl	8002c54 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8003728:	4604      	mov	r4, r0
 800372a:	b1a8      	cbz	r0, 8003758 <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800372c:	2300      	movs	r3, #0
 800372e:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003732:	9b0d      	ldr	r3, [sp, #52]	; 0x34
					pxNewTCB->pxStack = pxStack;
 8003734:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003736:	9301      	str	r3, [sp, #4]
 8003738:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800373a:	9002      	str	r0, [sp, #8]
 800373c:	9300      	str	r3, [sp, #0]
 800373e:	4632      	mov	r2, r6
 8003740:	464b      	mov	r3, r9
 8003742:	4641      	mov	r1, r8
 8003744:	4638      	mov	r0, r7
 8003746:	f7ff fee1 	bl	800350c <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 800374a:	4620      	mov	r0, r4
 800374c:	f7ff fe50 	bl	80033f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003750:	2001      	movs	r0, #1
	}
 8003752:	b005      	add	sp, #20
 8003754:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8003758:	4628      	mov	r0, r5
 800375a:	f7ff fb09 	bl	8002d70 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800375e:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8003762:	e7f6      	b.n	8003752 <xTaskCreate+0x48>

08003764 <vTaskStartScheduler>:
{
 8003764:	b510      	push	{r4, lr}
 8003766:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003768:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800376a:	aa07      	add	r2, sp, #28
 800376c:	a906      	add	r1, sp, #24
 800376e:	a805      	add	r0, sp, #20
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003770:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003772:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003774:	f7ff f838 	bl	80027e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003778:	9b05      	ldr	r3, [sp, #20]
 800377a:	9302      	str	r3, [sp, #8]
 800377c:	9b06      	ldr	r3, [sp, #24]
 800377e:	9301      	str	r3, [sp, #4]
 8003780:	9400      	str	r4, [sp, #0]
 8003782:	4623      	mov	r3, r4
 8003784:	9a07      	ldr	r2, [sp, #28]
 8003786:	4914      	ldr	r1, [pc, #80]	; (80037d8 <vTaskStartScheduler+0x74>)
 8003788:	4814      	ldr	r0, [pc, #80]	; (80037dc <vTaskStartScheduler+0x78>)
 800378a:	f7ff ff87 	bl	800369c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800378e:	b9a0      	cbnz	r0, 80037ba <vTaskStartScheduler+0x56>
}
 8003790:	b008      	add	sp, #32
 8003792:	bd10      	pop	{r4, pc}
 8003794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003798:	f383 8811 	msr	BASEPRI, r3
 800379c:	f3bf 8f6f 	isb	sy
 80037a0:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 80037a4:	4b0e      	ldr	r3, [pc, #56]	; (80037e0 <vTaskStartScheduler+0x7c>)
 80037a6:	f04f 32ff 	mov.w	r2, #4294967295
 80037aa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80037ac:	4b0d      	ldr	r3, [pc, #52]	; (80037e4 <vTaskStartScheduler+0x80>)
 80037ae:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80037b0:	4b0d      	ldr	r3, [pc, #52]	; (80037e8 <vTaskStartScheduler+0x84>)
 80037b2:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80037b4:	f7ff f976 	bl	8002aa4 <xPortStartScheduler>
 80037b8:	e7ea      	b.n	8003790 <vTaskStartScheduler+0x2c>
			xReturn = xTimerCreateTimerTask();
 80037ba:	f000 faf3 	bl	8003da4 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 80037be:	2801      	cmp	r0, #1
 80037c0:	d0e8      	beq.n	8003794 <vTaskStartScheduler+0x30>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80037c2:	3001      	adds	r0, #1
 80037c4:	d1e4      	bne.n	8003790 <vTaskStartScheduler+0x2c>
 80037c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037ca:	f383 8811 	msr	BASEPRI, r3
 80037ce:	f3bf 8f6f 	isb	sy
 80037d2:	f3bf 8f4f 	dsb	sy
 80037d6:	e7fe      	b.n	80037d6 <vTaskStartScheduler+0x72>
 80037d8:	08005ed8 	.word	0x08005ed8
 80037dc:	080035c5 	.word	0x080035c5
 80037e0:	20005a6c 	.word	0x20005a6c
 80037e4:	20005a88 	.word	0x20005a88
 80037e8:	20005ab4 	.word	0x20005ab4

080037ec <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80037ec:	4a02      	ldr	r2, [pc, #8]	; (80037f8 <vTaskSuspendAll+0xc>)
 80037ee:	6813      	ldr	r3, [r2, #0]
 80037f0:	3301      	adds	r3, #1
 80037f2:	6013      	str	r3, [r2, #0]
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	20005a38 	.word	0x20005a38

080037fc <xTaskGetTickCount>:
		xTicks = xTickCount;
 80037fc:	4b01      	ldr	r3, [pc, #4]	; (8003804 <xTaskGetTickCount+0x8>)
 80037fe:	6818      	ldr	r0, [r3, #0]
}
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	20005ab4 	.word	0x20005ab4

08003808 <xTaskIncrementTick>:
{
 8003808:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800380c:	4b3b      	ldr	r3, [pc, #236]	; (80038fc <xTaskIncrementTick+0xf4>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d151      	bne.n	80038b8 <xTaskIncrementTick+0xb0>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003814:	4b3a      	ldr	r3, [pc, #232]	; (8003900 <xTaskIncrementTick+0xf8>)
 8003816:	681c      	ldr	r4, [r3, #0]
 8003818:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 800381a:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800381c:	b9bc      	cbnz	r4, 800384e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800381e:	4b39      	ldr	r3, [pc, #228]	; (8003904 <xTaskIncrementTick+0xfc>)
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	6812      	ldr	r2, [r2, #0]
 8003824:	b142      	cbz	r2, 8003838 <xTaskIncrementTick+0x30>
 8003826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800382a:	f383 8811 	msr	BASEPRI, r3
 800382e:	f3bf 8f6f 	isb	sy
 8003832:	f3bf 8f4f 	dsb	sy
 8003836:	e7fe      	b.n	8003836 <xTaskIncrementTick+0x2e>
 8003838:	4a33      	ldr	r2, [pc, #204]	; (8003908 <xTaskIncrementTick+0x100>)
 800383a:	6819      	ldr	r1, [r3, #0]
 800383c:	6810      	ldr	r0, [r2, #0]
 800383e:	6018      	str	r0, [r3, #0]
 8003840:	6011      	str	r1, [r2, #0]
 8003842:	4a32      	ldr	r2, [pc, #200]	; (800390c <xTaskIncrementTick+0x104>)
 8003844:	6813      	ldr	r3, [r2, #0]
 8003846:	3301      	adds	r3, #1
 8003848:	6013      	str	r3, [r2, #0]
 800384a:	f7ff fe4d 	bl	80034e8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800384e:	4d30      	ldr	r5, [pc, #192]	; (8003910 <xTaskIncrementTick+0x108>)
 8003850:	4f30      	ldr	r7, [pc, #192]	; (8003914 <xTaskIncrementTick+0x10c>)
 8003852:	682b      	ldr	r3, [r5, #0]
 8003854:	429c      	cmp	r4, r3
 8003856:	f04f 0b00 	mov.w	fp, #0
 800385a:	d33c      	bcc.n	80038d6 <xTaskIncrementTick+0xce>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800385c:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8003904 <xTaskIncrementTick+0xfc>
					prvAddTaskToReadyList( pxTCB );
 8003860:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 8003924 <xTaskIncrementTick+0x11c>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003864:	f8d8 2000 	ldr.w	r2, [r8]
 8003868:	6812      	ldr	r2, [r2, #0]
 800386a:	bb62      	cbnz	r2, 80038c6 <xTaskIncrementTick+0xbe>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800386c:	f04f 32ff 	mov.w	r2, #4294967295
 8003870:	602a      	str	r2, [r5, #0]
					break;
 8003872:	e030      	b.n	80038d6 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003874:	f106 0a04 	add.w	sl, r6, #4
 8003878:	4650      	mov	r0, sl
 800387a:	f7fe fffe 	bl	800287a <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800387e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8003880:	b119      	cbz	r1, 800388a <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003882:	f106 0018 	add.w	r0, r6, #24
 8003886:	f7fe fff8 	bl	800287a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800388a:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 800388c:	f8d9 1000 	ldr.w	r1, [r9]
 8003890:	4b21      	ldr	r3, [pc, #132]	; (8003918 <xTaskIncrementTick+0x110>)
 8003892:	4288      	cmp	r0, r1
 8003894:	f04f 0214 	mov.w	r2, #20
 8003898:	bf88      	it	hi
 800389a:	f8c9 0000 	strhi.w	r0, [r9]
 800389e:	4651      	mov	r1, sl
 80038a0:	fb02 3000 	mla	r0, r2, r0, r3
 80038a4:	f7fe ffc6 	bl	8002834 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80038a8:	6838      	ldr	r0, [r7, #0]
 80038aa:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 80038ac:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80038ae:	4291      	cmp	r1, r2
 80038b0:	bf28      	it	cs
 80038b2:	f04f 0b01 	movcs.w	fp, #1
 80038b6:	e7d5      	b.n	8003864 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 80038b8:	4a18      	ldr	r2, [pc, #96]	; (800391c <xTaskIncrementTick+0x114>)
 80038ba:	6813      	ldr	r3, [r2, #0]
 80038bc:	3301      	adds	r3, #1
 80038be:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80038c0:	f04f 0b00 	mov.w	fp, #0
 80038c4:	e011      	b.n	80038ea <xTaskIncrementTick+0xe2>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80038c6:	f8d8 2000 	ldr.w	r2, [r8]
 80038ca:	68d2      	ldr	r2, [r2, #12]
 80038cc:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80038ce:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 80038d0:	428c      	cmp	r4, r1
 80038d2:	d2cf      	bcs.n	8003874 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 80038d4:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	4b0f      	ldr	r3, [pc, #60]	; (8003918 <xTaskIncrementTick+0x110>)
 80038da:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80038dc:	2214      	movs	r2, #20
 80038de:	434a      	muls	r2, r1
 80038e0:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 80038e2:	2a02      	cmp	r2, #2
 80038e4:	bf28      	it	cs
 80038e6:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80038ea:	4a0d      	ldr	r2, [pc, #52]	; (8003920 <xTaskIncrementTick+0x118>)
 80038ec:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80038ee:	2a00      	cmp	r2, #0
 80038f0:	bf18      	it	ne
 80038f2:	f04f 0b01 	movne.w	fp, #1
}
 80038f6:	4658      	mov	r0, fp
 80038f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038fc:	20005a38 	.word	0x20005a38
 8003900:	20005ab4 	.word	0x20005ab4
 8003904:	200055c4 	.word	0x200055c4
 8003908:	200055c8 	.word	0x200055c8
 800390c:	20005a70 	.word	0x20005a70
 8003910:	20005a6c 	.word	0x20005a6c
 8003914:	200055c0 	.word	0x200055c0
 8003918:	200055cc 	.word	0x200055cc
 800391c:	20005a34 	.word	0x20005a34
 8003920:	20005ab8 	.word	0x20005ab8
 8003924:	20005a40 	.word	0x20005a40

08003928 <xTaskResumeAll>:
{
 8003928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 800392c:	4c2f      	ldr	r4, [pc, #188]	; (80039ec <xTaskResumeAll+0xc4>)
 800392e:	6823      	ldr	r3, [r4, #0]
 8003930:	b943      	cbnz	r3, 8003944 <xTaskResumeAll+0x1c>
 8003932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003936:	f383 8811 	msr	BASEPRI, r3
 800393a:	f3bf 8f6f 	isb	sy
 800393e:	f3bf 8f4f 	dsb	sy
 8003942:	e7fe      	b.n	8003942 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8003944:	f7ff f816 	bl	8002974 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8003948:	6823      	ldr	r3, [r4, #0]
 800394a:	3b01      	subs	r3, #1
 800394c:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800394e:	6824      	ldr	r4, [r4, #0]
 8003950:	b12c      	cbz	r4, 800395e <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8003952:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003954:	f7ff f830 	bl	80029b8 <vPortExitCritical>
}
 8003958:	4620      	mov	r0, r4
 800395a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800395e:	4b24      	ldr	r3, [pc, #144]	; (80039f0 <xTaskResumeAll+0xc8>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d0f5      	beq.n	8003952 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003966:	4e23      	ldr	r6, [pc, #140]	; (80039f4 <xTaskResumeAll+0xcc>)
					prvAddTaskToReadyList( pxTCB );
 8003968:	4f23      	ldr	r7, [pc, #140]	; (80039f8 <xTaskResumeAll+0xd0>)
 800396a:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8003a0c <xTaskResumeAll+0xe4>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800396e:	6833      	ldr	r3, [r6, #0]
 8003970:	b9e3      	cbnz	r3, 80039ac <xTaskResumeAll+0x84>
				if( pxTCB != NULL )
 8003972:	b10c      	cbz	r4, 8003978 <xTaskResumeAll+0x50>
					prvResetNextTaskUnblockTime();
 8003974:	f7ff fdb8 	bl	80034e8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003978:	4d20      	ldr	r5, [pc, #128]	; (80039fc <xTaskResumeAll+0xd4>)
 800397a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800397c:	b144      	cbz	r4, 8003990 <xTaskResumeAll+0x68>
								xYieldPending = pdTRUE;
 800397e:	4e20      	ldr	r6, [pc, #128]	; (8003a00 <xTaskResumeAll+0xd8>)
 8003980:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8003982:	f7ff ff41 	bl	8003808 <xTaskIncrementTick>
 8003986:	b100      	cbz	r0, 800398a <xTaskResumeAll+0x62>
								xYieldPending = pdTRUE;
 8003988:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800398a:	3c01      	subs	r4, #1
 800398c:	d1f9      	bne.n	8003982 <xTaskResumeAll+0x5a>
						uxPendedTicks = 0;
 800398e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8003990:	4b1b      	ldr	r3, [pc, #108]	; (8003a00 <xTaskResumeAll+0xd8>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0dc      	beq.n	8003952 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8003998:	4b1a      	ldr	r3, [pc, #104]	; (8003a04 <xTaskResumeAll+0xdc>)
 800399a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	f3bf 8f4f 	dsb	sy
 80039a4:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80039a8:	2401      	movs	r4, #1
 80039aa:	e7d3      	b.n	8003954 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80039ac:	68f3      	ldr	r3, [r6, #12]
 80039ae:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039b0:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80039b2:	f104 0018 	add.w	r0, r4, #24
 80039b6:	f7fe ff60 	bl	800287a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039ba:	4628      	mov	r0, r5
 80039bc:	f7fe ff5d 	bl	800287a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80039c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80039c2:	683a      	ldr	r2, [r7, #0]
 80039c4:	2014      	movs	r0, #20
 80039c6:	4293      	cmp	r3, r2
 80039c8:	fb00 8003 	mla	r0, r0, r3, r8
 80039cc:	4629      	mov	r1, r5
 80039ce:	bf88      	it	hi
 80039d0:	603b      	strhi	r3, [r7, #0]
 80039d2:	f7fe ff2f 	bl	8002834 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80039d6:	4b0c      	ldr	r3, [pc, #48]	; (8003a08 <xTaskResumeAll+0xe0>)
 80039d8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039de:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 80039e0:	bf22      	ittt	cs
 80039e2:	4b07      	ldrcs	r3, [pc, #28]	; (8003a00 <xTaskResumeAll+0xd8>)
 80039e4:	2201      	movcs	r2, #1
 80039e6:	601a      	strcs	r2, [r3, #0]
 80039e8:	e7c1      	b.n	800396e <xTaskResumeAll+0x46>
 80039ea:	bf00      	nop
 80039ec:	20005a38 	.word	0x20005a38
 80039f0:	20005a2c 	.word	0x20005a2c
 80039f4:	20005a74 	.word	0x20005a74
 80039f8:	20005a40 	.word	0x20005a40
 80039fc:	20005a34 	.word	0x20005a34
 8003a00:	20005ab8 	.word	0x20005ab8
 8003a04:	e000ed04 	.word	0xe000ed04
 8003a08:	200055c0 	.word	0x200055c0
 8003a0c:	200055cc 	.word	0x200055cc

08003a10 <vTaskDelay>:
	{
 8003a10:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003a12:	b940      	cbnz	r0, 8003a26 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8003a14:	4b0e      	ldr	r3, [pc, #56]	; (8003a50 <vTaskDelay+0x40>)
 8003a16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a1a:	601a      	str	r2, [r3, #0]
 8003a1c:	f3bf 8f4f 	dsb	sy
 8003a20:	f3bf 8f6f 	isb	sy
 8003a24:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8003a26:	4b0b      	ldr	r3, [pc, #44]	; (8003a54 <vTaskDelay+0x44>)
 8003a28:	6819      	ldr	r1, [r3, #0]
 8003a2a:	b141      	cbz	r1, 8003a3e <vTaskDelay+0x2e>
 8003a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a30:	f383 8811 	msr	BASEPRI, r3
 8003a34:	f3bf 8f6f 	isb	sy
 8003a38:	f3bf 8f4f 	dsb	sy
 8003a3c:	e7fe      	b.n	8003a3c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003a3e:	f7ff fed5 	bl	80037ec <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003a42:	f7ff fdf1 	bl	8003628 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8003a46:	f7ff ff6f 	bl	8003928 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8003a4a:	2800      	cmp	r0, #0
 8003a4c:	d0e2      	beq.n	8003a14 <vTaskDelay+0x4>
 8003a4e:	bd08      	pop	{r3, pc}
 8003a50:	e000ed04 	.word	0xe000ed04
 8003a54:	20005a38 	.word	0x20005a38

08003a58 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a58:	4b18      	ldr	r3, [pc, #96]	; (8003abc <vTaskSwitchContext+0x64>)
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	4b18      	ldr	r3, [pc, #96]	; (8003ac0 <vTaskSwitchContext+0x68>)
{
 8003a5e:	b5f0      	push	{r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a60:	b112      	cbz	r2, 8003a68 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8003a62:	2201      	movs	r2, #1
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003a68:	4d16      	ldr	r5, [pc, #88]	; (8003ac4 <vTaskSwitchContext+0x6c>)
		xYieldPending = pdFALSE;
 8003a6a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003a6c:	4a16      	ldr	r2, [pc, #88]	; (8003ac8 <vTaskSwitchContext+0x70>)
 8003a6e:	682b      	ldr	r3, [r5, #0]
 8003a70:	2714      	movs	r7, #20
 8003a72:	4616      	mov	r6, r2
 8003a74:	fb07 f103 	mul.w	r1, r7, r3
 8003a78:	1850      	adds	r0, r2, r1
 8003a7a:	5854      	ldr	r4, [r2, r1]
 8003a7c:	b18c      	cbz	r4, 8003aa2 <vTaskSwitchContext+0x4a>
 8003a7e:	6844      	ldr	r4, [r0, #4]
 8003a80:	3108      	adds	r1, #8
 8003a82:	6864      	ldr	r4, [r4, #4]
 8003a84:	6044      	str	r4, [r0, #4]
 8003a86:	440a      	add	r2, r1
 8003a88:	4294      	cmp	r4, r2
 8003a8a:	bf04      	itt	eq
 8003a8c:	6862      	ldreq	r2, [r4, #4]
 8003a8e:	6042      	streq	r2, [r0, #4]
 8003a90:	2214      	movs	r2, #20
 8003a92:	fb02 6203 	mla	r2, r2, r3, r6
 8003a96:	6852      	ldr	r2, [r2, #4]
 8003a98:	68d1      	ldr	r1, [r2, #12]
 8003a9a:	4a0c      	ldr	r2, [pc, #48]	; (8003acc <vTaskSwitchContext+0x74>)
 8003a9c:	6011      	str	r1, [r2, #0]
 8003a9e:	602b      	str	r3, [r5, #0]
 8003aa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003aa2:	b943      	cbnz	r3, 8003ab6 <vTaskSwitchContext+0x5e>
 8003aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa8:	f383 8811 	msr	BASEPRI, r3
 8003aac:	f3bf 8f6f 	isb	sy
 8003ab0:	f3bf 8f4f 	dsb	sy
 8003ab4:	e7fe      	b.n	8003ab4 <vTaskSwitchContext+0x5c>
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	e7dc      	b.n	8003a74 <vTaskSwitchContext+0x1c>
 8003aba:	bf00      	nop
 8003abc:	20005a38 	.word	0x20005a38
 8003ac0:	20005ab8 	.word	0x20005ab8
 8003ac4:	20005a40 	.word	0x20005a40
 8003ac8:	200055cc 	.word	0x200055cc
 8003acc:	200055c0 	.word	0x200055c0

08003ad0 <vTaskPlaceOnEventList>:
{
 8003ad0:	b510      	push	{r4, lr}
 8003ad2:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8003ad4:	b940      	cbnz	r0, 8003ae8 <vTaskPlaceOnEventList+0x18>
 8003ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ada:	f383 8811 	msr	BASEPRI, r3
 8003ade:	f3bf 8f6f 	isb	sy
 8003ae2:	f3bf 8f4f 	dsb	sy
 8003ae6:	e7fe      	b.n	8003ae6 <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003ae8:	4b05      	ldr	r3, [pc, #20]	; (8003b00 <vTaskPlaceOnEventList+0x30>)
 8003aea:	6819      	ldr	r1, [r3, #0]
 8003aec:	3118      	adds	r1, #24
 8003aee:	f7fe fead 	bl	800284c <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003af2:	4620      	mov	r0, r4
 8003af4:	2101      	movs	r1, #1
}
 8003af6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003afa:	f7ff bd95 	b.w	8003628 <prvAddCurrentTaskToDelayedList>
 8003afe:	bf00      	nop
 8003b00:	200055c0 	.word	0x200055c0

08003b04 <vTaskPlaceOnEventListRestricted>:
	{
 8003b04:	b538      	push	{r3, r4, r5, lr}
 8003b06:	460d      	mov	r5, r1
 8003b08:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 8003b0a:	b940      	cbnz	r0, 8003b1e <vTaskPlaceOnEventListRestricted+0x1a>
 8003b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b10:	f383 8811 	msr	BASEPRI, r3
 8003b14:	f3bf 8f6f 	isb	sy
 8003b18:	f3bf 8f4f 	dsb	sy
 8003b1c:	e7fe      	b.n	8003b1c <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b1e:	4b07      	ldr	r3, [pc, #28]	; (8003b3c <vTaskPlaceOnEventListRestricted+0x38>)
 8003b20:	6819      	ldr	r1, [r3, #0]
 8003b22:	3118      	adds	r1, #24
 8003b24:	f7fe fe86 	bl	8002834 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8003b28:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003b2a:	4621      	mov	r1, r4
 8003b2c:	bf0c      	ite	eq
 8003b2e:	4628      	moveq	r0, r5
 8003b30:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8003b34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003b38:	f7ff bd76 	b.w	8003628 <prvAddCurrentTaskToDelayedList>
 8003b3c:	200055c0 	.word	0x200055c0

08003b40 <xTaskRemoveFromEventList>:
{
 8003b40:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003b42:	68c3      	ldr	r3, [r0, #12]
 8003b44:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8003b46:	b944      	cbnz	r4, 8003b5a <xTaskRemoveFromEventList+0x1a>
 8003b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b4c:	f383 8811 	msr	BASEPRI, r3
 8003b50:	f3bf 8f6f 	isb	sy
 8003b54:	f3bf 8f4f 	dsb	sy
 8003b58:	e7fe      	b.n	8003b58 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003b5a:	f104 0518 	add.w	r5, r4, #24
 8003b5e:	4628      	mov	r0, r5
 8003b60:	f7fe fe8b 	bl	800287a <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b64:	4b10      	ldr	r3, [pc, #64]	; (8003ba8 <xTaskRemoveFromEventList+0x68>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	b9db      	cbnz	r3, 8003ba2 <xTaskRemoveFromEventList+0x62>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003b6a:	1d25      	adds	r5, r4, #4
 8003b6c:	4628      	mov	r0, r5
 8003b6e:	f7fe fe84 	bl	800287a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003b72:	4a0e      	ldr	r2, [pc, #56]	; (8003bac <xTaskRemoveFromEventList+0x6c>)
 8003b74:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003b76:	6811      	ldr	r1, [r2, #0]
 8003b78:	428b      	cmp	r3, r1
 8003b7a:	bf88      	it	hi
 8003b7c:	6013      	strhi	r3, [r2, #0]
 8003b7e:	4a0c      	ldr	r2, [pc, #48]	; (8003bb0 <xTaskRemoveFromEventList+0x70>)
 8003b80:	2014      	movs	r0, #20
 8003b82:	4629      	mov	r1, r5
 8003b84:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003b88:	f7fe fe54 	bl	8002834 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003b8c:	4b09      	ldr	r3, [pc, #36]	; (8003bb4 <xTaskRemoveFromEventList+0x74>)
 8003b8e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b94:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8003b96:	bf83      	ittte	hi
 8003b98:	4b07      	ldrhi	r3, [pc, #28]	; (8003bb8 <xTaskRemoveFromEventList+0x78>)
 8003b9a:	2001      	movhi	r0, #1
 8003b9c:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8003b9e:	2000      	movls	r0, #0
}
 8003ba0:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003ba2:	4629      	mov	r1, r5
 8003ba4:	4805      	ldr	r0, [pc, #20]	; (8003bbc <xTaskRemoveFromEventList+0x7c>)
 8003ba6:	e7ef      	b.n	8003b88 <xTaskRemoveFromEventList+0x48>
 8003ba8:	20005a38 	.word	0x20005a38
 8003bac:	20005a40 	.word	0x20005a40
 8003bb0:	200055cc 	.word	0x200055cc
 8003bb4:	200055c0 	.word	0x200055c0
 8003bb8:	20005ab8 	.word	0x20005ab8
 8003bbc:	20005a74 	.word	0x20005a74

08003bc0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003bc0:	4b03      	ldr	r3, [pc, #12]	; (8003bd0 <vTaskInternalSetTimeOutState+0x10>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003bc6:	4b03      	ldr	r3, [pc, #12]	; (8003bd4 <vTaskInternalSetTimeOutState+0x14>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	6043      	str	r3, [r0, #4]
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	20005a70 	.word	0x20005a70
 8003bd4:	20005ab4 	.word	0x20005ab4

08003bd8 <xTaskCheckForTimeOut>:
{
 8003bd8:	b570      	push	{r4, r5, r6, lr}
 8003bda:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8003bdc:	4605      	mov	r5, r0
 8003bde:	b940      	cbnz	r0, 8003bf2 <xTaskCheckForTimeOut+0x1a>
 8003be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003be4:	f383 8811 	msr	BASEPRI, r3
 8003be8:	f3bf 8f6f 	isb	sy
 8003bec:	f3bf 8f4f 	dsb	sy
 8003bf0:	e7fe      	b.n	8003bf0 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8003bf2:	b941      	cbnz	r1, 8003c06 <xTaskCheckForTimeOut+0x2e>
 8003bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bf8:	f383 8811 	msr	BASEPRI, r3
 8003bfc:	f3bf 8f6f 	isb	sy
 8003c00:	f3bf 8f4f 	dsb	sy
 8003c04:	e7fe      	b.n	8003c04 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 8003c06:	f7fe feb5 	bl	8002974 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8003c0a:	4b0f      	ldr	r3, [pc, #60]	; (8003c48 <xTaskCheckForTimeOut+0x70>)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003c0c:	6869      	ldr	r1, [r5, #4]
		const TickType_t xConstTickCount = xTickCount;
 8003c0e:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8003c10:	6823      	ldr	r3, [r4, #0]
 8003c12:	1c58      	adds	r0, r3, #1
 8003c14:	d00e      	beq.n	8003c34 <xTaskCheckForTimeOut+0x5c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003c16:	480d      	ldr	r0, [pc, #52]	; (8003c4c <xTaskCheckForTimeOut+0x74>)
 8003c18:	682e      	ldr	r6, [r5, #0]
 8003c1a:	6800      	ldr	r0, [r0, #0]
 8003c1c:	4286      	cmp	r6, r0
 8003c1e:	d001      	beq.n	8003c24 <xTaskCheckForTimeOut+0x4c>
 8003c20:	428a      	cmp	r2, r1
 8003c22:	d20e      	bcs.n	8003c42 <xTaskCheckForTimeOut+0x6a>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003c24:	1a52      	subs	r2, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d209      	bcs.n	8003c3e <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait -= xElapsedTime;
 8003c2a:	1a9b      	subs	r3, r3, r2
 8003c2c:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003c2e:	4628      	mov	r0, r5
 8003c30:	f7ff ffc6 	bl	8003bc0 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8003c34:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003c36:	f7fe febf 	bl	80029b8 <vPortExitCritical>
}
 8003c3a:	4620      	mov	r0, r4
 8003c3c:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8003c42:	2401      	movs	r4, #1
 8003c44:	e7f7      	b.n	8003c36 <xTaskCheckForTimeOut+0x5e>
 8003c46:	bf00      	nop
 8003c48:	20005ab4 	.word	0x20005ab4
 8003c4c:	20005a70 	.word	0x20005a70

08003c50 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8003c50:	4b01      	ldr	r3, [pc, #4]	; (8003c58 <vTaskMissedYield+0x8>)
 8003c52:	2201      	movs	r2, #1
 8003c54:	601a      	str	r2, [r3, #0]
 8003c56:	4770      	bx	lr
 8003c58:	20005ab8 	.word	0x20005ab8

08003c5c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8003c5c:	4b05      	ldr	r3, [pc, #20]	; (8003c74 <xTaskGetSchedulerState+0x18>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	b133      	cbz	r3, 8003c70 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c62:	4b05      	ldr	r3, [pc, #20]	; (8003c78 <xTaskGetSchedulerState+0x1c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8003c68:	bf0c      	ite	eq
 8003c6a:	2002      	moveq	r0, #2
 8003c6c:	2000      	movne	r0, #0
 8003c6e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003c70:	2001      	movs	r0, #1
	}
 8003c72:	4770      	bx	lr
 8003c74:	20005a88 	.word	0x20005a88
 8003c78:	20005a38 	.word	0x20005a38

08003c7c <xTaskPriorityDisinherit>:
	{
 8003c7c:	b538      	push	{r3, r4, r5, lr}
		if( pxMutexHolder != NULL )
 8003c7e:	4604      	mov	r4, r0
 8003c80:	b908      	cbnz	r0, 8003c86 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8003c82:	2000      	movs	r0, #0
 8003c84:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8003c86:	4b1b      	ldr	r3, [pc, #108]	; (8003cf4 <xTaskPriorityDisinherit+0x78>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4298      	cmp	r0, r3
 8003c8c:	d008      	beq.n	8003ca0 <xTaskPriorityDisinherit+0x24>
 8003c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c92:	f383 8811 	msr	BASEPRI, r3
 8003c96:	f3bf 8f6f 	isb	sy
 8003c9a:	f3bf 8f4f 	dsb	sy
 8003c9e:	e7fe      	b.n	8003c9e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8003ca0:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8003ca2:	b943      	cbnz	r3, 8003cb6 <xTaskPriorityDisinherit+0x3a>
 8003ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ca8:	f383 8811 	msr	BASEPRI, r3
 8003cac:	f3bf 8f6f 	isb	sy
 8003cb0:	f3bf 8f4f 	dsb	sy
 8003cb4:	e7fe      	b.n	8003cb4 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003cb6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003cb8:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8003cba:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003cbc:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8003cbe:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003cc0:	d0df      	beq.n	8003c82 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1dd      	bne.n	8003c82 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003cc6:	1d05      	adds	r5, r0, #4
 8003cc8:	4628      	mov	r0, r5
 8003cca:	f7fe fdd6 	bl	800287a <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003cce:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003cd0:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cd2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003cd6:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8003cd8:	4a07      	ldr	r2, [pc, #28]	; (8003cf8 <xTaskPriorityDisinherit+0x7c>)
 8003cda:	6811      	ldr	r1, [r2, #0]
 8003cdc:	428b      	cmp	r3, r1
 8003cde:	bf88      	it	hi
 8003ce0:	6013      	strhi	r3, [r2, #0]
 8003ce2:	4a06      	ldr	r2, [pc, #24]	; (8003cfc <xTaskPriorityDisinherit+0x80>)
 8003ce4:	2014      	movs	r0, #20
 8003ce6:	fb00 2003 	mla	r0, r0, r3, r2
 8003cea:	4629      	mov	r1, r5
 8003cec:	f7fe fda2 	bl	8002834 <vListInsertEnd>
					xReturn = pdTRUE;
 8003cf0:	2001      	movs	r0, #1
	}
 8003cf2:	bd38      	pop	{r3, r4, r5, pc}
 8003cf4:	200055c0 	.word	0x200055c0
 8003cf8:	20005a40 	.word	0x20005a40
 8003cfc:	200055cc 	.word	0x200055cc

08003d00 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003d00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8003d02:	4c11      	ldr	r4, [pc, #68]	; (8003d48 <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 8003d04:	f7fe fe36 	bl	8002974 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8003d08:	6825      	ldr	r5, [r4, #0]
 8003d0a:	b9bd      	cbnz	r5, 8003d3c <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 8003d0c:	4f0f      	ldr	r7, [pc, #60]	; (8003d4c <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 8003d0e:	4e10      	ldr	r6, [pc, #64]	; (8003d50 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 8003d10:	4638      	mov	r0, r7
 8003d12:	f7fe fd81 	bl	8002818 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003d16:	4630      	mov	r0, r6
 8003d18:	f7fe fd7e 	bl	8002818 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003d1c:	4b0d      	ldr	r3, [pc, #52]	; (8003d54 <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003d1e:	4a0e      	ldr	r2, [pc, #56]	; (8003d58 <prvCheckForValidListAndQueue+0x58>)
			pxCurrentTimerList = &xActiveTimerList1;
 8003d20:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003d22:	4b0e      	ldr	r3, [pc, #56]	; (8003d5c <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003d24:	210c      	movs	r1, #12
			pxOverflowTimerList = &xActiveTimerList2;
 8003d26:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003d28:	200a      	movs	r0, #10
 8003d2a:	9500      	str	r5, [sp, #0]
 8003d2c:	4b0c      	ldr	r3, [pc, #48]	; (8003d60 <prvCheckForValidListAndQueue+0x60>)
 8003d2e:	f7ff f923 	bl	8002f78 <xQueueGenericCreateStatic>
 8003d32:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003d34:	b110      	cbz	r0, 8003d3c <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003d36:	490b      	ldr	r1, [pc, #44]	; (8003d64 <prvCheckForValidListAndQueue+0x64>)
 8003d38:	f7ff fb24 	bl	8003384 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8003d3c:	b003      	add	sp, #12
 8003d3e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8003d42:	f7fe be39 	b.w	80029b8 <vPortExitCritical>
 8003d46:	bf00      	nop
 8003d48:	20005bb0 	.word	0x20005bb0
 8003d4c:	20005b3c 	.word	0x20005b3c
 8003d50:	20005b50 	.word	0x20005b50
 8003d54:	20005abc 	.word	0x20005abc
 8003d58:	20005ac4 	.word	0x20005ac4
 8003d5c:	20005ac0 	.word	0x20005ac0
 8003d60:	20005b68 	.word	0x20005b68
 8003d64:	08005edd 	.word	0x08005edd

08003d68 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8003d68:	4291      	cmp	r1, r2
{
 8003d6a:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003d6c:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003d6e:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8003d70:	d80a      	bhi.n	8003d88 <prvInsertTimerInActiveList+0x20>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d72:	1ad2      	subs	r2, r2, r3
 8003d74:	6983      	ldr	r3, [r0, #24]
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d20d      	bcs.n	8003d96 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003d7a:	4b08      	ldr	r3, [pc, #32]	; (8003d9c <prvInsertTimerInActiveList+0x34>)
 8003d7c:	1d01      	adds	r1, r0, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003d7e:	6818      	ldr	r0, [r3, #0]
 8003d80:	f7fe fd64 	bl	800284c <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8003d84:	2000      	movs	r0, #0
 8003d86:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d201      	bcs.n	8003d90 <prvInsertTimerInActiveList+0x28>
 8003d8c:	4299      	cmp	r1, r3
 8003d8e:	d202      	bcs.n	8003d96 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003d90:	1d01      	adds	r1, r0, #4
 8003d92:	4b03      	ldr	r3, [pc, #12]	; (8003da0 <prvInsertTimerInActiveList+0x38>)
 8003d94:	e7f3      	b.n	8003d7e <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 8003d96:	2001      	movs	r0, #1
}
 8003d98:	bd08      	pop	{r3, pc}
 8003d9a:	bf00      	nop
 8003d9c:	20005ac0 	.word	0x20005ac0
 8003da0:	20005abc 	.word	0x20005abc

08003da4 <xTimerCreateTimerTask>:
{
 8003da4:	b510      	push	{r4, lr}
 8003da6:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8003da8:	f7ff ffaa 	bl	8003d00 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8003dac:	4b13      	ldr	r3, [pc, #76]	; (8003dfc <xTimerCreateTimerTask+0x58>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	b943      	cbnz	r3, 8003dc4 <xTimerCreateTimerTask+0x20>
 8003db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003db6:	f383 8811 	msr	BASEPRI, r3
 8003dba:	f3bf 8f6f 	isb	sy
 8003dbe:	f3bf 8f4f 	dsb	sy
 8003dc2:	e7fe      	b.n	8003dc2 <xTimerCreateTimerTask+0x1e>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003dc4:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003dc6:	aa07      	add	r2, sp, #28
 8003dc8:	a906      	add	r1, sp, #24
 8003dca:	a805      	add	r0, sp, #20
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003dcc:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003dce:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003dd0:	f7fe fd16 	bl	8002800 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003dd4:	9b05      	ldr	r3, [sp, #20]
 8003dd6:	9302      	str	r3, [sp, #8]
 8003dd8:	9b06      	ldr	r3, [sp, #24]
 8003dda:	9301      	str	r3, [sp, #4]
 8003ddc:	2302      	movs	r3, #2
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	9a07      	ldr	r2, [sp, #28]
 8003de2:	4907      	ldr	r1, [pc, #28]	; (8003e00 <xTimerCreateTimerTask+0x5c>)
 8003de4:	4807      	ldr	r0, [pc, #28]	; (8003e04 <xTimerCreateTimerTask+0x60>)
 8003de6:	4623      	mov	r3, r4
 8003de8:	f7ff fc58 	bl	800369c <xTaskCreateStatic>
 8003dec:	4b06      	ldr	r3, [pc, #24]	; (8003e08 <xTimerCreateTimerTask+0x64>)
 8003dee:	6018      	str	r0, [r3, #0]
	configASSERT( xReturn );
 8003df0:	2800      	cmp	r0, #0
 8003df2:	d0de      	beq.n	8003db2 <xTimerCreateTimerTask+0xe>
}
 8003df4:	2001      	movs	r0, #1
 8003df6:	b008      	add	sp, #32
 8003df8:	bd10      	pop	{r4, pc}
 8003dfa:	bf00      	nop
 8003dfc:	20005bb0 	.word	0x20005bb0
 8003e00:	08005ee2 	.word	0x08005ee2
 8003e04:	08003ee1 	.word	0x08003ee1
 8003e08:	20005bb4 	.word	0x20005bb4

08003e0c <xTimerGenericCommand>:
{
 8003e0c:	b530      	push	{r4, r5, lr}
 8003e0e:	4615      	mov	r5, r2
 8003e10:	b085      	sub	sp, #20
 8003e12:	461a      	mov	r2, r3
	configASSERT( xTimer );
 8003e14:	4603      	mov	r3, r0
 8003e16:	b940      	cbnz	r0, 8003e2a <xTimerGenericCommand+0x1e>
 8003e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e1c:	f383 8811 	msr	BASEPRI, r3
 8003e20:	f3bf 8f6f 	isb	sy
 8003e24:	f3bf 8f4f 	dsb	sy
 8003e28:	e7fe      	b.n	8003e28 <xTimerGenericCommand+0x1c>
	if( xTimerQueue != NULL )
 8003e2a:	4c0d      	ldr	r4, [pc, #52]	; (8003e60 <xTimerGenericCommand+0x54>)
 8003e2c:	6820      	ldr	r0, [r4, #0]
 8003e2e:	b180      	cbz	r0, 8003e52 <xTimerGenericCommand+0x46>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003e30:	2905      	cmp	r1, #5
		xMessage.xMessageID = xCommandID;
 8003e32:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003e34:	9502      	str	r5, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8003e36:	9303      	str	r3, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003e38:	dc0d      	bgt.n	8003e56 <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003e3a:	f7ff ff0f 	bl	8003c5c <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003e3e:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003e40:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003e42:	bf08      	it	eq
 8003e44:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003e46:	6820      	ldr	r0, [r4, #0]
 8003e48:	bf18      	it	ne
 8003e4a:	461a      	movne	r2, r3
 8003e4c:	a901      	add	r1, sp, #4
 8003e4e:	f7ff f8dd 	bl	800300c <xQueueGenericSend>
}
 8003e52:	b005      	add	sp, #20
 8003e54:	bd30      	pop	{r4, r5, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003e56:	2300      	movs	r3, #0
 8003e58:	a901      	add	r1, sp, #4
 8003e5a:	f7ff f98d 	bl	8003178 <xQueueGenericSendFromISR>
 8003e5e:	e7f8      	b.n	8003e52 <xTimerGenericCommand+0x46>
 8003e60:	20005bb0 	.word	0x20005bb0

08003e64 <prvSwitchTimerLists>:
{
 8003e64:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003e68:	4d1b      	ldr	r5, [pc, #108]	; (8003ed8 <prvSwitchTimerLists+0x74>)
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003e6a:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003e6e:	682b      	ldr	r3, [r5, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	b932      	cbnz	r2, 8003e82 <prvSwitchTimerLists+0x1e>
	pxCurrentTimerList = pxOverflowTimerList;
 8003e74:	4a19      	ldr	r2, [pc, #100]	; (8003edc <prvSwitchTimerLists+0x78>)
 8003e76:	6811      	ldr	r1, [r2, #0]
 8003e78:	6029      	str	r1, [r5, #0]
	pxOverflowTimerList = pxTemp;
 8003e7a:	6013      	str	r3, [r2, #0]
}
 8003e7c:	b002      	add	sp, #8
 8003e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003e82:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003e84:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003e86:	681e      	ldr	r6, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003e88:	1d27      	adds	r7, r4, #4
 8003e8a:	4638      	mov	r0, r7
 8003e8c:	f7fe fcf5 	bl	800287a <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e92:	4620      	mov	r0, r4
 8003e94:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003e96:	69e3      	ldr	r3, [r4, #28]
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d1e8      	bne.n	8003e6e <prvSwitchTimerLists+0xa>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003e9c:	69a3      	ldr	r3, [r4, #24]
 8003e9e:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8003ea0:	429e      	cmp	r6, r3
 8003ea2:	d206      	bcs.n	8003eb2 <prvSwitchTimerLists+0x4e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003ea4:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003ea6:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003ea8:	4639      	mov	r1, r7
 8003eaa:	6828      	ldr	r0, [r5, #0]
 8003eac:	f7fe fcce 	bl	800284c <vListInsert>
 8003eb0:	e7dd      	b.n	8003e6e <prvSwitchTimerLists+0xa>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	f8cd 8000 	str.w	r8, [sp]
 8003eb8:	4632      	mov	r2, r6
 8003eba:	4619      	mov	r1, r3
 8003ebc:	4620      	mov	r0, r4
 8003ebe:	f7ff ffa5 	bl	8003e0c <xTimerGenericCommand>
				configASSERT( xResult );
 8003ec2:	2800      	cmp	r0, #0
 8003ec4:	d1d3      	bne.n	8003e6e <prvSwitchTimerLists+0xa>
 8003ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eca:	f383 8811 	msr	BASEPRI, r3
 8003ece:	f3bf 8f6f 	isb	sy
 8003ed2:	f3bf 8f4f 	dsb	sy
 8003ed6:	e7fe      	b.n	8003ed6 <prvSwitchTimerLists+0x72>
 8003ed8:	20005abc 	.word	0x20005abc
 8003edc:	20005ac0 	.word	0x20005ac0

08003ee0 <prvTimerTask>:
{
 8003ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003ee4:	4d6e      	ldr	r5, [pc, #440]	; (80040a0 <prvTimerTask+0x1c0>)
					portYIELD_WITHIN_API();
 8003ee6:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 80040b0 <prvTimerTask+0x1d0>
{
 8003eea:	b089      	sub	sp, #36	; 0x24
 8003eec:	462f      	mov	r7, r5
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003eee:	682b      	ldr	r3, [r5, #0]
 8003ef0:	f8d3 b000 	ldr.w	fp, [r3]
	if( *pxListWasEmpty == pdFALSE )
 8003ef4:	f1bb 0f00 	cmp.w	fp, #0
 8003ef8:	d043      	beq.n	8003f82 <prvTimerTask+0xa2>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	f8d3 9000 	ldr.w	r9, [r3]
	vTaskSuspendAll();
 8003f00:	f7ff fc74 	bl	80037ec <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8003f04:	f7ff fc7a 	bl	80037fc <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8003f08:	4b66      	ldr	r3, [pc, #408]	; (80040a4 <prvTimerTask+0x1c4>)
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 8003f0e:	4682      	mov	sl, r0
 8003f10:	461e      	mov	r6, r3
	if( xTimeNow < xLastTime )
 8003f12:	d238      	bcs.n	8003f86 <prvTimerTask+0xa6>
 8003f14:	9303      	str	r3, [sp, #12]
		prvSwitchTimerLists();
 8003f16:	f7ff ffa5 	bl	8003e64 <prvSwitchTimerLists>
 8003f1a:	9b03      	ldr	r3, [sp, #12]
		*pxTimerListsWereSwitched = pdTRUE;
 8003f1c:	2401      	movs	r4, #1
	xLastTime = xTimeNow;
 8003f1e:	f8c3 a000 	str.w	sl, [r3]
		if( xTimerListsWereSwitched == pdFALSE )
 8003f22:	2c00      	cmp	r4, #0
 8003f24:	f040 8082 	bne.w	800402c <prvTimerTask+0x14c>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003f28:	f1bb 0f00 	cmp.w	fp, #0
 8003f2c:	d063      	beq.n	8003ff6 <prvTimerTask+0x116>
 8003f2e:	45d1      	cmp	r9, sl
 8003f30:	d87a      	bhi.n	8004028 <prvTimerTask+0x148>
				( void ) xTaskResumeAll();
 8003f32:	f7ff fcf9 	bl	8003928 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	f8d3 b00c 	ldr.w	fp, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f3e:	f10b 0004 	add.w	r0, fp, #4
 8003f42:	f7fe fc9a 	bl	800287a <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003f46:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d11d      	bne.n	8003f8a <prvTimerTask+0xaa>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003f4e:	f8db 1018 	ldr.w	r1, [fp, #24]
 8003f52:	464b      	mov	r3, r9
 8003f54:	4652      	mov	r2, sl
 8003f56:	4449      	add	r1, r9
 8003f58:	4658      	mov	r0, fp
 8003f5a:	f7ff ff05 	bl	8003d68 <prvInsertTimerInActiveList>
 8003f5e:	b1a0      	cbz	r0, 8003f8a <prvTimerTask+0xaa>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003f60:	9400      	str	r4, [sp, #0]
 8003f62:	4623      	mov	r3, r4
 8003f64:	464a      	mov	r2, r9
 8003f66:	4621      	mov	r1, r4
 8003f68:	4658      	mov	r0, fp
 8003f6a:	f7ff ff4f 	bl	8003e0c <xTimerGenericCommand>
			configASSERT( xResult );
 8003f6e:	b960      	cbnz	r0, 8003f8a <prvTimerTask+0xaa>
 8003f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f74:	f383 8811 	msr	BASEPRI, r3
 8003f78:	f3bf 8f6f 	isb	sy
 8003f7c:	f3bf 8f4f 	dsb	sy
 8003f80:	e7fe      	b.n	8003f80 <prvTimerTask+0xa0>
		xNextExpireTime = ( TickType_t ) 0U;
 8003f82:	46d9      	mov	r9, fp
 8003f84:	e7bc      	b.n	8003f00 <prvTimerTask+0x20>
		*pxTimerListsWereSwitched = pdFALSE;
 8003f86:	2400      	movs	r4, #0
 8003f88:	e7c9      	b.n	8003f1e <prvTimerTask+0x3e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f8a:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
 8003f8e:	4658      	mov	r0, fp
 8003f90:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003f92:	f8df 9118 	ldr.w	r9, [pc, #280]	; 80040ac <prvTimerTask+0x1cc>
 8003f96:	f8d9 0000 	ldr.w	r0, [r9]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	a905      	add	r1, sp, #20
 8003f9e:	f7ff f94d 	bl	800323c <xQueueReceive>
 8003fa2:	2800      	cmp	r0, #0
 8003fa4:	d0a3      	beq.n	8003eee <prvTimerTask+0xe>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003fa6:	9b05      	ldr	r3, [sp, #20]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	dbf4      	blt.n	8003f96 <prvTimerTask+0xb6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003fac:	9c07      	ldr	r4, [sp, #28]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003fae:	6963      	ldr	r3, [r4, #20]
 8003fb0:	b113      	cbz	r3, 8003fb8 <prvTimerTask+0xd8>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003fb2:	1d20      	adds	r0, r4, #4
 8003fb4:	f7fe fc61 	bl	800287a <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8003fb8:	f7ff fc20 	bl	80037fc <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8003fbc:	6833      	ldr	r3, [r6, #0]
 8003fbe:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 8003fc0:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8003fc2:	d201      	bcs.n	8003fc8 <prvTimerTask+0xe8>
		prvSwitchTimerLists();
 8003fc4:	f7ff ff4e 	bl	8003e64 <prvSwitchTimerLists>
 8003fc8:	9a05      	ldr	r2, [sp, #20]
	xLastTime = xTimeNow;
 8003fca:	f8c6 b000 	str.w	fp, [r6]
 8003fce:	2a09      	cmp	r2, #9
 8003fd0:	d8e1      	bhi.n	8003f96 <prvTimerTask+0xb6>
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	4093      	lsls	r3, r2
 8003fd6:	f413 7a04 	ands.w	sl, r3, #528	; 0x210
 8003fda:	d14e      	bne.n	800407a <prvTimerTask+0x19a>
 8003fdc:	f013 0fc7 	tst.w	r3, #199	; 0xc7
 8003fe0:	d127      	bne.n	8004032 <prvTimerTask+0x152>
 8003fe2:	069b      	lsls	r3, r3, #26
 8003fe4:	d5d7      	bpl.n	8003f96 <prvTimerTask+0xb6>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8003fe6:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1d3      	bne.n	8003f96 <prvTimerTask+0xb6>
							vPortFree( pxTimer );
 8003fee:	4620      	mov	r0, r4
 8003ff0:	f7fe febe 	bl	8002d70 <vPortFree>
 8003ff4:	e7cf      	b.n	8003f96 <prvTimerTask+0xb6>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003ff6:	4b2c      	ldr	r3, [pc, #176]	; (80040a8 <prvTimerTask+0x1c8>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	fab2 f282 	clz	r2, r2
 8004000:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004002:	4b2a      	ldr	r3, [pc, #168]	; (80040ac <prvTimerTask+0x1cc>)
 8004004:	eba9 010a 	sub.w	r1, r9, sl
 8004008:	6818      	ldr	r0, [r3, #0]
 800400a:	f7ff f9cd 	bl	80033a8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800400e:	f7ff fc8b 	bl	8003928 <xTaskResumeAll>
 8004012:	2800      	cmp	r0, #0
 8004014:	d1bd      	bne.n	8003f92 <prvTimerTask+0xb2>
					portYIELD_WITHIN_API();
 8004016:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800401a:	f8c8 3000 	str.w	r3, [r8]
 800401e:	f3bf 8f4f 	dsb	sy
 8004022:	f3bf 8f6f 	isb	sy
 8004026:	e7b4      	b.n	8003f92 <prvTimerTask+0xb2>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004028:	4622      	mov	r2, r4
 800402a:	e7ea      	b.n	8004002 <prvTimerTask+0x122>
			( void ) xTaskResumeAll();
 800402c:	f7ff fc7c 	bl	8003928 <xTaskResumeAll>
 8004030:	e7af      	b.n	8003f92 <prvTimerTask+0xb2>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004032:	69a1      	ldr	r1, [r4, #24]
 8004034:	9b06      	ldr	r3, [sp, #24]
 8004036:	465a      	mov	r2, fp
 8004038:	4419      	add	r1, r3
 800403a:	4620      	mov	r0, r4
 800403c:	f7ff fe94 	bl	8003d68 <prvInsertTimerInActiveList>
 8004040:	2800      	cmp	r0, #0
 8004042:	d0a8      	beq.n	8003f96 <prvTimerTask+0xb6>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004044:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004046:	4620      	mov	r0, r4
 8004048:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800404a:	69e3      	ldr	r3, [r4, #28]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d1a2      	bne.n	8003f96 <prvTimerTask+0xb6>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004050:	69a2      	ldr	r2, [r4, #24]
 8004052:	9906      	ldr	r1, [sp, #24]
 8004054:	f8cd a000 	str.w	sl, [sp]
 8004058:	440a      	add	r2, r1
 800405a:	4653      	mov	r3, sl
 800405c:	4651      	mov	r1, sl
 800405e:	4620      	mov	r0, r4
 8004060:	f7ff fed4 	bl	8003e0c <xTimerGenericCommand>
							configASSERT( xResult );
 8004064:	2800      	cmp	r0, #0
 8004066:	d196      	bne.n	8003f96 <prvTimerTask+0xb6>
 8004068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800406c:	f383 8811 	msr	BASEPRI, r3
 8004070:	f3bf 8f6f 	isb	sy
 8004074:	f3bf 8f4f 	dsb	sy
 8004078:	e7fe      	b.n	8004078 <prvTimerTask+0x198>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800407a:	9906      	ldr	r1, [sp, #24]
 800407c:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800407e:	b941      	cbnz	r1, 8004092 <prvTimerTask+0x1b2>
 8004080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004084:	f383 8811 	msr	BASEPRI, r3
 8004088:	f3bf 8f6f 	isb	sy
 800408c:	f3bf 8f4f 	dsb	sy
 8004090:	e7fe      	b.n	8004090 <prvTimerTask+0x1b0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004092:	465b      	mov	r3, fp
 8004094:	465a      	mov	r2, fp
 8004096:	4459      	add	r1, fp
 8004098:	4620      	mov	r0, r4
 800409a:	f7ff fe65 	bl	8003d68 <prvInsertTimerInActiveList>
 800409e:	e77a      	b.n	8003f96 <prvTimerTask+0xb6>
 80040a0:	20005abc 	.word	0x20005abc
 80040a4:	20005b64 	.word	0x20005b64
 80040a8:	20005ac0 	.word	0x20005ac0
 80040ac:	20005bb0 	.word	0x20005bb0
 80040b0:	e000ed04 	.word	0xe000ed04

080040b4 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80040b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	osDelay(250);*/

	HAL_StatusTypeDef res;
	uint8_t buf[100];

	printf("1 StartDefaultTask %x I2C_SLAVE_ADDR_24c256=0x%0.2X rxBuf[0]=0x%X\n",txBuf[0],I2C_SLAVE_ADDR_24c256,rxBuf[0]);
 80040b8:	4c66      	ldr	r4, [pc, #408]	; (8004254 <StartDefaultTask+0x1a0>)
 80040ba:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 8004284 <StartDefaultTask+0x1d0>
 80040be:	4e66      	ldr	r6, [pc, #408]	; (8004258 <StartDefaultTask+0x1a4>)
 80040c0:	f898 3000 	ldrb.w	r3, [r8]
 80040c4:	7832      	ldrb	r2, [r6, #0]
 80040c6:	7821      	ldrb	r1, [r4, #0]
 80040c8:	4864      	ldr	r0, [pc, #400]	; (800425c <StartDefaultTask+0x1a8>)
	uint16_t txAddr=0;
	uint16_t rxAddr=0;
	uint8_t batch=16;
	for(;;)
	{
		if(HAL_GPIO_ReadPin(KEY2_GPIO_Port,KEY2_Pin) == SET)
 80040ca:	f8df a1bc 	ldr.w	sl, [pc, #444]	; 8004288 <StartDefaultTask+0x1d4>
			/*if(res == HAL_OK)
				printf(" HAL_I2C_Mem_Read_IT != HAL_OK rxBuf[0]=%x\n",rxBuf[0]);
			else
				printf(" HAL_I2C_Mem_Read_IT == HAL_OK\n");*/

			while(masterWaitRead_OK == 0 )
 80040ce:	f8df b1bc 	ldr.w	fp, [pc, #444]	; 800428c <StartDefaultTask+0x1d8>
{
 80040d2:	b085      	sub	sp, #20
	printf("1 StartDefaultTask %x I2C_SLAVE_ADDR_24c256=0x%0.2X rxBuf[0]=0x%X\n",txBuf[0],I2C_SLAVE_ADDR_24c256,rxBuf[0]);
 80040d4:	f000 fd02 	bl	8004adc <iprintf>
	uint16_t rxAddr=0;
 80040d8:	2500      	movs	r5, #0
	uint16_t txAddr=0;
 80040da:	462f      	mov	r7, r5
 80040dc:	46a1      	mov	r9, r4
		if(HAL_GPIO_ReadPin(KEY2_GPIO_Port,KEY2_Pin) == SET)
 80040de:	2102      	movs	r1, #2
 80040e0:	4650      	mov	r0, sl
 80040e2:	f7fc fc49 	bl	8000978 <HAL_GPIO_ReadPin>
 80040e6:	2801      	cmp	r0, #1
 80040e8:	4604      	mov	r4, r0
 80040ea:	d156      	bne.n	800419a <StartDefaultTask+0xe6>
			HAL_GPIO_WritePin(KEY2_GPIO_Port,KEY2_Pin,RESET);
 80040ec:	2200      	movs	r2, #0
 80040ee:	2102      	movs	r1, #2
 80040f0:	4650      	mov	r0, sl
 80040f2:	f7fc fc53 	bl	800099c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(KEY2_GPIO_Port,KEY2_Pin,RESET);
 80040f6:	2200      	movs	r2, #0
 80040f8:	2102      	movs	r1, #2
 80040fa:	4650      	mov	r0, sl
 80040fc:	f7fc fc4e 	bl	800099c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(KEY2_GPIO_Port,KEY2_Pin,RESET);
 8004100:	2200      	movs	r2, #0
 8004102:	2102      	movs	r1, #2
 8004104:	4650      	mov	r0, sl
 8004106:	f7fc fc49 	bl	800099c <HAL_GPIO_WritePin>
			vTaskDelay(1);
 800410a:	4620      	mov	r0, r4
 800410c:	f7ff fc80 	bl	8003a10 <vTaskDelay>
			printf("\nKEY2_Pin Transmit\n");
 8004110:	4853      	ldr	r0, [pc, #332]	; (8004260 <StartDefaultTask+0x1ac>)
			while(HAL_I2C_IsDeviceReady(&hi2c1, I2C_SLAVE_ADDR_24c256 , 1, HAL_MAX_DELAY)!= HAL_OK)
 8004112:	4c54      	ldr	r4, [pc, #336]	; (8004264 <StartDefaultTask+0x1b0>)
			printf("\nKEY2_Pin Transmit\n");
 8004114:	f000 fd6a 	bl	8004bec <puts>
			while(HAL_I2C_IsDeviceReady(&hi2c1, I2C_SLAVE_ADDR_24c256 , 1, HAL_MAX_DELAY)!= HAL_OK)
 8004118:	f04f 33ff 	mov.w	r3, #4294967295
 800411c:	2201      	movs	r2, #1
 800411e:	7831      	ldrb	r1, [r6, #0]
 8004120:	4620      	mov	r0, r4
 8004122:	f7fc fe7b 	bl	8000e1c <HAL_I2C_IsDeviceReady>
 8004126:	bb80      	cbnz	r0, 800418a <StartDefaultTask+0xd6>
				printf("%0.2X ",txBuf[ii]);
 8004128:	4b4f      	ldr	r3, [pc, #316]	; (8004268 <StartDefaultTask+0x1b4>)
 800412a:	4604      	mov	r4, r0
				txBuf[ii]=ii;
 800412c:	f809 4004 	strb.w	r4, [r9, r4]
				printf("%0.2X ",txBuf[ii]);
 8004130:	4621      	mov	r1, r4
 8004132:	4618      	mov	r0, r3
			for(int ii=0; ii < batch; ii++)
 8004134:	3401      	adds	r4, #1
				printf("%0.2X ",txBuf[ii]);
 8004136:	9303      	str	r3, [sp, #12]
 8004138:	f000 fcd0 	bl	8004adc <iprintf>
			for(int ii=0; ii < batch; ii++)
 800413c:	2c10      	cmp	r4, #16
 800413e:	9b03      	ldr	r3, [sp, #12]
 8004140:	d1f4      	bne.n	800412c <StartDefaultTask+0x78>
			printf("\n");
 8004142:	200a      	movs	r0, #10
 8004144:	f000 fce2 	bl	8004b0c <putchar>
			res=HAL_I2C_Mem_Write_IT(&hi2c1, I2C_SLAVE_ADDR_24c256, txAddr, I2C_MEMADD_SIZE_16BIT,txBuf, batch);
 8004148:	9401      	str	r4, [sp, #4]
 800414a:	4623      	mov	r3, r4
 800414c:	463a      	mov	r2, r7
 800414e:	7831      	ldrb	r1, [r6, #0]
 8004150:	f8cd 9000 	str.w	r9, [sp]
 8004154:	4843      	ldr	r0, [pc, #268]	; (8004264 <StartDefaultTask+0x1b0>)
			while(masterWaitTransmit_OK ==0 )
 8004156:	4c45      	ldr	r4, [pc, #276]	; (800426c <StartDefaultTask+0x1b8>)
			res=HAL_I2C_Mem_Write_IT(&hi2c1, I2C_SLAVE_ADDR_24c256, txAddr, I2C_MEMADD_SIZE_16BIT,txBuf, batch);
 8004158:	f7fc fd74 	bl	8000c44 <HAL_I2C_Mem_Write_IT>
			txAddr=txAddr+batch;
 800415c:	3710      	adds	r7, #16
 800415e:	b2bf      	uxth	r7, r7
			while(masterWaitTransmit_OK ==0 )
 8004160:	7823      	ldrb	r3, [r4, #0]
 8004162:	b1b3      	cbz	r3, 8004192 <StartDefaultTask+0xde>
			printf("masterWaitTransmit_OK == 1  txAddr:0x%0.4X\n",txAddr);
 8004164:	4639      	mov	r1, r7
 8004166:	4842      	ldr	r0, [pc, #264]	; (8004270 <StartDefaultTask+0x1bc>)
 8004168:	f000 fcb8 	bl	8004adc <iprintf>
			masterWaitTransmit_OK=0;
 800416c:	2300      	movs	r3, #0
 800416e:	7023      	strb	r3, [r4, #0]
			while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY)
 8004170:	4c3c      	ldr	r4, [pc, #240]	; (8004264 <StartDefaultTask+0x1b0>)
 8004172:	4620      	mov	r0, r4
 8004174:	f7fd fd5c 	bl	8001c30 <HAL_I2C_GetState>
 8004178:	2820      	cmp	r0, #32
 800417a:	d1fa      	bne.n	8004172 <StartDefaultTask+0xbe>
			vTaskDelay(1);
 800417c:	2001      	movs	r0, #1
			//HAL_I2C_Master_Sequential_Receive_IT(&hi2c1, I2C_SLAVE_ADDR, txBuf, 1, I2C_LAST_FRAME);

			while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY)
				;

			vTaskDelay(100);
 800417e:	f7ff fc47 	bl	8003a10 <vTaskDelay>

		/*while(HAL_I2C_IsDeviceReady(&hi2c1, LCD_address , 1, 1)!= HAL_OK) //HAL_MAX_DELAY);
		{
			  vTaskDelay(1);
		}*/
		vTaskDelay(1);
 8004182:	2001      	movs	r0, #1
 8004184:	f7ff fc44 	bl	8003a10 <vTaskDelay>
	{
 8004188:	e7a9      	b.n	80040de <StartDefaultTask+0x2a>
				vTaskDelay(1);
 800418a:	2001      	movs	r0, #1
 800418c:	f7ff fc40 	bl	8003a10 <vTaskDelay>
 8004190:	e7c2      	b.n	8004118 <StartDefaultTask+0x64>
				vTaskDelay(1);
 8004192:	2001      	movs	r0, #1
 8004194:	f7ff fc3c 	bl	8003a10 <vTaskDelay>
 8004198:	e7e2      	b.n	8004160 <StartDefaultTask+0xac>
		else if(HAL_GPIO_ReadPin(KEY1_GPIO_Port,KEY1_Pin)==SET)
 800419a:	2101      	movs	r1, #1
 800419c:	4835      	ldr	r0, [pc, #212]	; (8004274 <StartDefaultTask+0x1c0>)
 800419e:	f7fc fbeb 	bl	8000978 <HAL_GPIO_ReadPin>
 80041a2:	2801      	cmp	r0, #1
 80041a4:	4604      	mov	r4, r0
 80041a6:	d1ec      	bne.n	8004182 <StartDefaultTask+0xce>
			printf("\n KEY1_Pin \n");
 80041a8:	4833      	ldr	r0, [pc, #204]	; (8004278 <StartDefaultTask+0x1c4>)
 80041aa:	f000 fd1f 	bl	8004bec <puts>
			HAL_GPIO_WritePin(KEY1_GPIO_Port,KEY1_Pin,RESET);
 80041ae:	4621      	mov	r1, r4
 80041b0:	2200      	movs	r2, #0
 80041b2:	4830      	ldr	r0, [pc, #192]	; (8004274 <StartDefaultTask+0x1c0>)
 80041b4:	f7fc fbf2 	bl	800099c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(KEY1_GPIO_Port,KEY1_Pin,RESET);
 80041b8:	4621      	mov	r1, r4
 80041ba:	2200      	movs	r2, #0
 80041bc:	482d      	ldr	r0, [pc, #180]	; (8004274 <StartDefaultTask+0x1c0>)
 80041be:	f7fc fbed 	bl	800099c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(KEY1_GPIO_Port,KEY1_Pin,RESET);
 80041c2:	4621      	mov	r1, r4
 80041c4:	2200      	movs	r2, #0
 80041c6:	482b      	ldr	r0, [pc, #172]	; (8004274 <StartDefaultTask+0x1c0>)
 80041c8:	f7fc fbe8 	bl	800099c <HAL_GPIO_WritePin>
			vTaskDelay(1);
 80041cc:	4620      	mov	r0, r4
 80041ce:	f7ff fc1f 	bl	8003a10 <vTaskDelay>
			while(HAL_I2C_IsDeviceReady(&hi2c1, I2C_SLAVE_ADDR_24c256 , 1, HAL_MAX_DELAY)!= HAL_OK)
 80041d2:	4c24      	ldr	r4, [pc, #144]	; (8004264 <StartDefaultTask+0x1b0>)
 80041d4:	7831      	ldrb	r1, [r6, #0]
 80041d6:	f04f 33ff 	mov.w	r3, #4294967295
 80041da:	2201      	movs	r2, #1
 80041dc:	4620      	mov	r0, r4
 80041de:	f7fc fe1d 	bl	8000e1c <HAL_I2C_IsDeviceReady>
 80041e2:	bb70      	cbnz	r0, 8004242 <StartDefaultTask+0x18e>
			res=HAL_I2C_Mem_Read_IT(&hi2c1, I2C_SLAVE_ADDR_24c256, rxAddr, I2C_MEMADD_SIZE_16BIT,rxBuf, batch);
 80041e4:	2310      	movs	r3, #16
 80041e6:	7831      	ldrb	r1, [r6, #0]
 80041e8:	9301      	str	r3, [sp, #4]
 80041ea:	f8cd 8000 	str.w	r8, [sp]
 80041ee:	462a      	mov	r2, r5
 80041f0:	481c      	ldr	r0, [pc, #112]	; (8004264 <StartDefaultTask+0x1b0>)
 80041f2:	f7fc fd97 	bl	8000d24 <HAL_I2C_Mem_Read_IT>
			while(masterWaitRead_OK == 0 )
 80041f6:	f89b 1000 	ldrb.w	r1, [fp]
 80041fa:	b331      	cbz	r1, 800424a <StartDefaultTask+0x196>
			printf(" masterWaitRead_OK = %x \n",masterWaitRead_OK);
 80041fc:	481f      	ldr	r0, [pc, #124]	; (800427c <StartDefaultTask+0x1c8>)
 80041fe:	f000 fc6d 	bl	8004adc <iprintf>
			printf("\n0x%0.4X : ",rxAddr);
 8004202:	4629      	mov	r1, r5
 8004204:	481e      	ldr	r0, [pc, #120]	; (8004280 <StartDefaultTask+0x1cc>)
 8004206:	f000 fc69 	bl	8004adc <iprintf>
				printf("%0.2X ",rxBuf[ii]);
 800420a:	4b17      	ldr	r3, [pc, #92]	; (8004268 <StartDefaultTask+0x1b4>)
			printf("\n0x%0.4X : ",rxAddr);
 800420c:	2400      	movs	r4, #0
				printf("%0.2X ",rxBuf[ii]);
 800420e:	f818 1004 	ldrb.w	r1, [r8, r4]
 8004212:	9303      	str	r3, [sp, #12]
 8004214:	4618      	mov	r0, r3
 8004216:	3401      	adds	r4, #1
 8004218:	f000 fc60 	bl	8004adc <iprintf>
			for(uint8_t ii=0;ii<batch; ii++)
 800421c:	2c10      	cmp	r4, #16
 800421e:	9b03      	ldr	r3, [sp, #12]
 8004220:	d1f5      	bne.n	800420e <StartDefaultTask+0x15a>
			printf("\n");
 8004222:	200a      	movs	r0, #10
 8004224:	f000 fc72 	bl	8004b0c <putchar>
			rxAddr=rxAddr+batch;
 8004228:	3510      	adds	r5, #16
			masterWaitRead_OK=0;
 800422a:	2300      	movs	r3, #0
			while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY)
 800422c:	4c0d      	ldr	r4, [pc, #52]	; (8004264 <StartDefaultTask+0x1b0>)
			masterWaitRead_OK=0;
 800422e:	f88b 3000 	strb.w	r3, [fp]
			rxAddr=rxAddr+batch;
 8004232:	b2ad      	uxth	r5, r5
			while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY)
 8004234:	4620      	mov	r0, r4
 8004236:	f7fd fcfb 	bl	8001c30 <HAL_I2C_GetState>
 800423a:	2820      	cmp	r0, #32
 800423c:	d1fa      	bne.n	8004234 <StartDefaultTask+0x180>
			vTaskDelay(100);
 800423e:	2064      	movs	r0, #100	; 0x64
 8004240:	e79d      	b.n	800417e <StartDefaultTask+0xca>
				vTaskDelay(1);
 8004242:	2001      	movs	r0, #1
 8004244:	f7ff fbe4 	bl	8003a10 <vTaskDelay>
 8004248:	e7c4      	b.n	80041d4 <StartDefaultTask+0x120>
				vTaskDelay(1);
 800424a:	2001      	movs	r0, #1
 800424c:	f7ff fbe0 	bl	8003a10 <vTaskDelay>
 8004250:	e7d1      	b.n	80041f6 <StartDefaultTask+0x142>
 8004252:	bf00      	nop
 8004254:	2000003b 	.word	0x2000003b
 8004258:	20000008 	.word	0x20000008
 800425c:	08005f86 	.word	0x08005f86
 8004260:	08005fc9 	.word	0x08005fc9
 8004264:	20005c18 	.word	0x20005c18
 8004268:	08005fdc 	.word	0x08005fdc
 800426c:	20005bb9 	.word	0x20005bb9
 8004270:	08005fe3 	.word	0x08005fe3
 8004274:	40020000 	.word	0x40020000
 8004278:	0800600f 	.word	0x0800600f
 800427c:	0800601b 	.word	0x0800601b
 8004280:	08006035 	.word	0x08006035
 8004284:	20000009 	.word	0x20000009
 8004288:	40020800 	.word	0x40020800
 800428c:	20005bb8 	.word	0x20005bb8

08004290 <StartTask02>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8004290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/* USER CODE BEGIN StartTask02 */
	/* Infinite loop */
	char buf[100];
	printf("2 StartTask02\n");
 8004294:	4827      	ldr	r0, [pc, #156]	; (8004334 <StartTask02+0xa4>)
	transferRequested=0;
 8004296:	4d28      	ldr	r5, [pc, #160]	; (8004338 <StartTask02+0xa8>)
	uint8_t *dirWR="\nTRANSFER_DIR_WRITE\n";
	uint8_t *dirRD="\nTRANSFER_DIR_READ\n";

	HAL_StatusTypeDef res;
	while(HAL_I2C_EnableListen_IT(&hi2c2)!=HAL_OK)
 8004298:	4c28      	ldr	r4, [pc, #160]	; (800433c <StartTask02+0xac>)
{
 800429a:	b09a      	sub	sp, #104	; 0x68
	printf("2 StartTask02\n");
 800429c:	f000 fca6 	bl	8004bec <puts>
	transferRequested=0;
 80042a0:	2300      	movs	r3, #0
 80042a2:	702b      	strb	r3, [r5, #0]
	while(HAL_I2C_EnableListen_IT(&hi2c2)!=HAL_OK)
 80042a4:	4620      	mov	r0, r4
 80042a6:	f7fc ff11 	bl	80010cc <HAL_I2C_EnableListen_IT>
 80042aa:	2800      	cmp	r0, #0
 80042ac:	d1fa      	bne.n	80042a4 <StartTask02+0x14>
		;
	uint32_t lastConversion=0;

	for(;;)
	{
		HAL_I2C_EnableListen_IT(&hi2c2);
 80042ae:	4e23      	ldr	r6, [pc, #140]	; (800433c <StartTask02+0xac>)
				//printf("\n AddrCallback transferDirection=%x\n",transferDirection);
			}
		}
		transferRequested = 0;

		if(transferDirection == TRANSFER_DIR_WRITE)
 80042b0:	4f23      	ldr	r7, [pc, #140]	; (8004340 <StartTask02+0xb0>)
 80042b2:	4604      	mov	r4, r0
		HAL_I2C_EnableListen_IT(&hi2c2);
 80042b4:	4630      	mov	r0, r6
 80042b6:	f7fc ff09 	bl	80010cc <HAL_I2C_EnableListen_IT>
		if(transferRequested>0)
 80042ba:	782b      	ldrb	r3, [r5, #0]
 80042bc:	b143      	cbz	r3, 80042d0 <StartTask02+0x40>
			if(HAL_GetTick() - lastConversion > 1000L)
 80042be:	f7fc f985 	bl	80005cc <HAL_GetTick>
 80042c2:	1b00      	subs	r0, r0, r4
 80042c4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80042c8:	d902      	bls.n	80042d0 <StartTask02+0x40>
				lastConversion = HAL_GetTick();
 80042ca:	f7fc f97f 	bl	80005cc <HAL_GetTick>
 80042ce:	4604      	mov	r4, r0
		transferRequested = 0;
 80042d0:	2300      	movs	r3, #0
 80042d2:	702b      	strb	r3, [r5, #0]
		if(transferDirection == TRANSFER_DIR_WRITE)
 80042d4:	783b      	ldrb	r3, [r7, #0]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d003      	beq.n	80042e2 <StartTask02+0x52>
			while (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY)
				;
		}


		vTaskDelay(1);
 80042da:	2001      	movs	r0, #1
 80042dc:	f7ff fb98 	bl	8003a10 <vTaskDelay>
	{
 80042e0:	e7e8      	b.n	80042b4 <StartTask02+0x24>
			HAL_I2C_Slave_Sequential_Receive_IT(&hi2c2, buf, 1, I2C_FIRST_FRAME);
 80042e2:	461a      	mov	r2, r3
 80042e4:	a901      	add	r1, sp, #4
 80042e6:	4630      	mov	r0, r6
 80042e8:	f7fc fe98 	bl	800101c <HAL_I2C_Slave_Seq_Receive_IT>
			while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_LISTEN)
 80042ec:	f8df 805c 	ldr.w	r8, [pc, #92]	; 800434c <StartTask02+0xbc>
 80042f0:	4640      	mov	r0, r8
 80042f2:	f7fd fc9d 	bl	8001c30 <HAL_I2C_GetState>
 80042f6:	2828      	cmp	r0, #40	; 0x28
 80042f8:	d1fa      	bne.n	80042f0 <StartTask02+0x60>
			switch(buf[0])
 80042fa:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d014      	beq.n	800432c <StartTask02+0x9c>
 8004302:	d310      	bcc.n	8004326 <StartTask02+0x96>
 8004304:	2b0f      	cmp	r3, #15
 8004306:	d113      	bne.n	8004330 <StartTask02+0xa0>
				buf[0] = WHO_AM_I_VALUE;
 8004308:	23bc      	movs	r3, #188	; 0xbc
				buf[0] = 0xFF;
 800430a:	f88d 3004 	strb.w	r3, [sp, #4]
			HAL_I2C_Slave_Sequential_Transmit_IT(&hi2c2, buf, 1, I2C_LAST_FRAME);
 800430e:	2201      	movs	r2, #1
 8004310:	2320      	movs	r3, #32
 8004312:	a901      	add	r1, sp, #4
 8004314:	4630      	mov	r0, r6
 8004316:	f7fc fe29 	bl	8000f6c <HAL_I2C_Slave_Seq_Transmit_IT>
			while (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY)
 800431a:	4630      	mov	r0, r6
 800431c:	f7fd fc88 	bl	8001c30 <HAL_I2C_GetState>
 8004320:	2820      	cmp	r0, #32
 8004322:	d1fa      	bne.n	800431a <StartTask02+0x8a>
 8004324:	e7d9      	b.n	80042da <StartTask02+0x4a>
				buf[0] = t_int;
 8004326:	4b07      	ldr	r3, [pc, #28]	; (8004344 <StartTask02+0xb4>)
				buf[0] = t_frac;
 8004328:	781b      	ldrb	r3, [r3, #0]
 800432a:	e7ee      	b.n	800430a <StartTask02+0x7a>
 800432c:	4b06      	ldr	r3, [pc, #24]	; (8004348 <StartTask02+0xb8>)
 800432e:	e7fb      	b.n	8004328 <StartTask02+0x98>
				buf[0] = 0xFF;
 8004330:	23ff      	movs	r3, #255	; 0xff
 8004332:	e7ea      	b.n	800430a <StartTask02+0x7a>
 8004334:	08006041 	.word	0x08006041
 8004338:	20005bba 	.word	0x20005bba
 800433c:	20005c6c 	.word	0x20005c6c
 8004340:	20005cc0 	.word	0x20005cc0
 8004344:	20005c14 	.word	0x20005c14
 8004348:	20005cc8 	.word	0x20005cc8
 800434c:	20005c18 	.word	0x20005c18

08004350 <HAL_I2C_MasterTxCpltCallback>:
{
 8004350:	b510      	push	{r4, lr}
	if (hi2c-> Instance ==  I2C1)
 8004352:	6802      	ldr	r2, [r0, #0]
 8004354:	4b12      	ldr	r3, [pc, #72]	; (80043a0 <HAL_I2C_MasterTxCpltCallback+0x50>)
 8004356:	429a      	cmp	r2, r3
{
 8004358:	b092      	sub	sp, #72	; 0x48
	if (hi2c-> Instance ==  I2C1)
 800435a:	d01f      	beq.n	800439c <HAL_I2C_MasterTxCpltCallback+0x4c>
		nn=0;//printf(".....\n");
 800435c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004360:	429a      	cmp	r2, r3
 8004362:	bf0c      	ite	eq
 8004364:	2202      	moveq	r2, #2
 8004366:	2200      	movne	r2, #0
	uint16_t XferCount=hi2c->XferCount;
 8004368:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
	uint16_t XferSize=hi2c->XferSize;
 800436a:	8d03      	ldrh	r3, [r0, #40]	; 0x28
	txPos=txPos+XferCount;
 800436c:	480d      	ldr	r0, [pc, #52]	; (80043a4 <HAL_I2C_MasterTxCpltCallback+0x54>)
 800436e:	8801      	ldrh	r1, [r0, #0]
	uint16_t XferCount=hi2c->XferCount;
 8004370:	b2a4      	uxth	r4, r4
	txPos=txPos+XferCount;
 8004372:	4421      	add	r1, r4
 8004374:	b289      	uxth	r1, r1
 8004376:	8001      	strh	r1, [r0, #0]
	uint16_t more=XferSize-XferCount;
 8004378:	1b18      	subs	r0, r3, r4
	sprintf(buf,"I2C%x XferSize=%x XferCount=%x txPos=%x more=%x\n",nn,XferSize,XferCount,txPos,more);
 800437a:	b280      	uxth	r0, r0
 800437c:	9002      	str	r0, [sp, #8]
 800437e:	9101      	str	r1, [sp, #4]
 8004380:	9400      	str	r4, [sp, #0]
 8004382:	4909      	ldr	r1, [pc, #36]	; (80043a8 <HAL_I2C_MasterTxCpltCallback+0x58>)
 8004384:	a805      	add	r0, sp, #20
 8004386:	f000 fc39 	bl	8004bfc <siprintf>
	printf(buf);
 800438a:	a805      	add	r0, sp, #20
 800438c:	f000 fba6 	bl	8004adc <iprintf>
	if(XferCount >0)
 8004390:	b914      	cbnz	r4, 8004398 <HAL_I2C_MasterTxCpltCallback+0x48>
		masterWaitTransmit_OK=1;
 8004392:	4b06      	ldr	r3, [pc, #24]	; (80043ac <HAL_I2C_MasterTxCpltCallback+0x5c>)
 8004394:	2201      	movs	r2, #1
 8004396:	701a      	strb	r2, [r3, #0]
}
 8004398:	b012      	add	sp, #72	; 0x48
 800439a:	bd10      	pop	{r4, pc}
		nn=1;//printf("1 HAL_I2C_MasterTxCpltCallback I2C1\n");
 800439c:	2201      	movs	r2, #1
 800439e:	e7e3      	b.n	8004368 <HAL_I2C_MasterTxCpltCallback+0x18>
 80043a0:	40005400 	.word	0x40005400
 80043a4:	20005bbc 	.word	0x20005bbc
 80043a8:	08005f2d 	.word	0x08005f2d
 80043ac:	20005bb9 	.word	0x20005bb9

080043b0 <HAL_I2C_MemTxCpltCallback>:
	if (hi2c-> Instance ==  I2C1)
 80043b0:	6802      	ldr	r2, [r0, #0]
 80043b2:	4b06      	ldr	r3, [pc, #24]	; (80043cc <HAL_I2C_MemTxCpltCallback+0x1c>)
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d108      	bne.n	80043ca <HAL_I2C_MemTxCpltCallback+0x1a>
		masterWaitTransmit_OK=1;
 80043b8:	4b05      	ldr	r3, [pc, #20]	; (80043d0 <HAL_I2C_MemTxCpltCallback+0x20>)
 80043ba:	2201      	movs	r2, #1
 80043bc:	701a      	strb	r2, [r3, #0]
		if(hi2c->XferCount>0)
 80043be:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	b113      	cbz	r3, 80043ca <HAL_I2C_MemTxCpltCallback+0x1a>
			printf("  . I2C_MasterTransmit_BTF\n"); // BTF (Byte transfer finished)
 80043c4:	4803      	ldr	r0, [pc, #12]	; (80043d4 <HAL_I2C_MemTxCpltCallback+0x24>)
 80043c6:	f000 bc11 	b.w	8004bec <puts>
 80043ca:	4770      	bx	lr
 80043cc:	40005400 	.word	0x40005400
 80043d0:	20005bb9 	.word	0x20005bb9
 80043d4:	08005f5e 	.word	0x08005f5e

080043d8 <HAL_I2C_MasterRxCpltCallback>:
 80043d8:	4770      	bx	lr
	...

080043dc <HAL_I2C_MemRxCpltCallback>:
{
 80043dc:	b508      	push	{r3, lr}
	if (hi2c-> Instance ==  I2C1)
 80043de:	6802      	ldr	r2, [r0, #0]
 80043e0:	4b06      	ldr	r3, [pc, #24]	; (80043fc <HAL_I2C_MemRxCpltCallback+0x20>)
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d105      	bne.n	80043f2 <HAL_I2C_MemRxCpltCallback+0x16>
		if(hi2c->XferCount>0)
 80043e6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	b113      	cbz	r3, 80043f2 <HAL_I2C_MemRxCpltCallback+0x16>
			printf("  . I2C_MasterTransmit_BTF\n"); // BTF (Byte transfer finished)
 80043ec:	4804      	ldr	r0, [pc, #16]	; (8004400 <HAL_I2C_MemRxCpltCallback+0x24>)
 80043ee:	f000 fbfd 	bl	8004bec <puts>
	masterWaitRead_OK=1;
 80043f2:	4b04      	ldr	r3, [pc, #16]	; (8004404 <HAL_I2C_MemRxCpltCallback+0x28>)
 80043f4:	2201      	movs	r2, #1
 80043f6:	701a      	strb	r2, [r3, #0]
 80043f8:	bd08      	pop	{r3, pc}
 80043fa:	bf00      	nop
 80043fc:	40005400 	.word	0x40005400
 8004400:	08005f5e 	.word	0x08005f5e
 8004404:	20005bb8 	.word	0x20005bb8

08004408 <HAL_I2C_AddrCallback>:
	else if(hi2c->Instance == I2C2)
 8004408:	6802      	ldr	r2, [r0, #0]
 800440a:	4b04      	ldr	r3, [pc, #16]	; (800441c <HAL_I2C_AddrCallback+0x14>)
 800440c:	429a      	cmp	r2, r3
 800440e:	d104      	bne.n	800441a <HAL_I2C_AddrCallback+0x12>
		transferDirection = TransferDirection;
 8004410:	4b03      	ldr	r3, [pc, #12]	; (8004420 <HAL_I2C_AddrCallback+0x18>)
 8004412:	7019      	strb	r1, [r3, #0]
		transferRequested=1;
 8004414:	4b03      	ldr	r3, [pc, #12]	; (8004424 <HAL_I2C_AddrCallback+0x1c>)
 8004416:	2201      	movs	r2, #1
 8004418:	701a      	strb	r2, [r3, #0]
 800441a:	4770      	bx	lr
 800441c:	40005800 	.word	0x40005800
 8004420:	20005cc0 	.word	0x20005cc0
 8004424:	20005bba 	.word	0x20005bba

08004428 <HAL_I2C_ListenCpltCallback>:
 8004428:	4770      	bx	lr
	...

0800442c <HAL_I2C_AbortCpltCallback>:
	printf("2 HAL_I2C_AbortCpltCallback \n");
 800442c:	4801      	ldr	r0, [pc, #4]	; (8004434 <HAL_I2C_AbortCpltCallback+0x8>)
 800442e:	f000 bbdd 	b.w	8004bec <puts>
 8004432:	bf00      	nop
 8004434:	08005ef9 	.word	0x08005ef9

08004438 <HAL_I2C_SlaveRxCpltCallback>:
 8004438:	4770      	bx	lr

0800443a <HAL_I2C_SlaveTxCpltCallback>:
{
 800443a:	4770      	bx	lr

0800443c <HAL_I2C_ErrorCallback>:
{
 800443c:	b500      	push	{lr}
	if (hi2c-> Instance ==  I2C1)
 800443e:	6802      	ldr	r2, [r0, #0]
 8004440:	4b0a      	ldr	r3, [pc, #40]	; (800446c <HAL_I2C_ErrorCallback+0x30>)
 8004442:	429a      	cmp	r2, r3
{
 8004444:	b08f      	sub	sp, #60	; 0x3c
	if (hi2c-> Instance ==  I2C1)
 8004446:	d00f      	beq.n	8004468 <HAL_I2C_ErrorCallback+0x2c>
		nn=0;
 8004448:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800444c:	429a      	cmp	r2, r3
 800444e:	bf0c      	ite	eq
 8004450:	2202      	moveq	r2, #2
 8004452:	2200      	movne	r2, #0
	sprintf(buf,"\n I2C%x ErrorCallback\n",nn);
 8004454:	4906      	ldr	r1, [pc, #24]	; (8004470 <HAL_I2C_ErrorCallback+0x34>)
 8004456:	a801      	add	r0, sp, #4
 8004458:	f000 fbd0 	bl	8004bfc <siprintf>
	printf(buf);
 800445c:	a801      	add	r0, sp, #4
 800445e:	f000 fb3d 	bl	8004adc <iprintf>
}
 8004462:	b00f      	add	sp, #60	; 0x3c
 8004464:	f85d fb04 	ldr.w	pc, [sp], #4
		nn=1;
 8004468:	2201      	movs	r2, #1
 800446a:	e7f3      	b.n	8004454 <HAL_I2C_ErrorCallback+0x18>
 800446c:	40005400 	.word	0x40005400
 8004470:	08005f16 	.word	0x08005f16

08004474 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM9) {
 8004474:	6802      	ldr	r2, [r0, #0]
 8004476:	4b03      	ldr	r3, [pc, #12]	; (8004484 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8004478:	429a      	cmp	r2, r3
 800447a:	d101      	bne.n	8004480 <HAL_TIM_PeriodElapsedCallback+0xc>
		HAL_IncTick();
 800447c:	f7fc b89a 	b.w	80005b4 <HAL_IncTick>
 8004480:	4770      	bx	lr
 8004482:	bf00      	nop
 8004484:	40014000 	.word	0x40014000

08004488 <Error_Handler>:
 */
void Error_Handler(void)
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	printf("Error_Handler\r\n");
 8004488:	4801      	ldr	r0, [pc, #4]	; (8004490 <Error_Handler+0x8>)
 800448a:	f000 bbaf 	b.w	8004bec <puts>
 800448e:	bf00      	nop
 8004490:	08005eea 	.word	0x08005eea

08004494 <SystemClock_Config>:
{
 8004494:	b510      	push	{r4, lr}
 8004496:	b094      	sub	sp, #80	; 0x50
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004498:	2230      	movs	r2, #48	; 0x30
 800449a:	2100      	movs	r1, #0
 800449c:	a808      	add	r0, sp, #32
 800449e:	f000 fb14 	bl	8004aca <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80044a2:	2214      	movs	r2, #20
 80044a4:	2100      	movs	r1, #0
 80044a6:	a803      	add	r0, sp, #12
 80044a8:	f000 fb0f 	bl	8004aca <memset>
	__HAL_RCC_PWR_CLK_ENABLE();
 80044ac:	4b20      	ldr	r3, [pc, #128]	; (8004530 <SystemClock_Config+0x9c>)
 80044ae:	2100      	movs	r1, #0
 80044b0:	9101      	str	r1, [sp, #4]
 80044b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044b4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80044b8:	641a      	str	r2, [r3, #64]	; 0x40
 80044ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044c0:	9301      	str	r3, [sp, #4]
 80044c2:	9b01      	ldr	r3, [sp, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80044c4:	4b1b      	ldr	r3, [pc, #108]	; (8004534 <SystemClock_Config+0xa0>)
 80044c6:	9102      	str	r1, [sp, #8]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044d6:	9302      	str	r3, [sp, #8]
 80044d8:	9b02      	ldr	r3, [sp, #8]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80044da:	2301      	movs	r3, #1
 80044dc:	9308      	str	r3, [sp, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80044de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80044e2:	9309      	str	r3, [sp, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80044e4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80044e8:	2402      	movs	r4, #2
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80044ea:	930f      	str	r3, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 168;
 80044ec:	22a8      	movs	r2, #168	; 0xa8
	RCC_OscInitStruct.PLL.PLLM = 4;
 80044ee:	2304      	movs	r3, #4
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80044f0:	a808      	add	r0, sp, #32
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80044f2:	940e      	str	r4, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 4;
 80044f4:	9310      	str	r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80044f6:	9211      	str	r2, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80044f8:	9412      	str	r4, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80044fa:	9313      	str	r3, [sp, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80044fc:	f7fd fb9c 	bl	8001c38 <HAL_RCC_OscConfig>
 8004500:	b108      	cbz	r0, 8004506 <SystemClock_Config+0x72>
		Error_Handler();
 8004502:	f7ff ffc1 	bl	8004488 <Error_Handler>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004506:	230f      	movs	r3, #15
 8004508:	9303      	str	r3, [sp, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800450a:	2300      	movs	r3, #0
 800450c:	9305      	str	r3, [sp, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800450e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004512:	9306      	str	r3, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004514:	2105      	movs	r1, #5
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004516:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800451a:	a803      	add	r0, sp, #12
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800451c:	9404      	str	r4, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800451e:	9307      	str	r3, [sp, #28]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004520:	f7fd fdb0 	bl	8002084 <HAL_RCC_ClockConfig>
 8004524:	b108      	cbz	r0, 800452a <SystemClock_Config+0x96>
		Error_Handler();
 8004526:	f7ff ffaf 	bl	8004488 <Error_Handler>
}
 800452a:	b014      	add	sp, #80	; 0x50
 800452c:	bd10      	pop	{r4, pc}
 800452e:	bf00      	nop
 8004530:	40023800 	.word	0x40023800
 8004534:	40007000 	.word	0x40007000

08004538 <main>:
{
 8004538:	b500      	push	{lr}
 800453a:	b099      	sub	sp, #100	; 0x64
	HAL_Init();
 800453c:	f7fc f820 	bl	8000580 <HAL_Init>
	SystemClock_Config();
 8004540:	f7ff ffa8 	bl	8004494 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004544:	2214      	movs	r2, #20
 8004546:	2100      	movs	r1, #0
 8004548:	a80f      	add	r0, sp, #60	; 0x3c
 800454a:	f000 fabe 	bl	8004aca <memset>
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800454e:	2400      	movs	r4, #0
 8004550:	4b58      	ldr	r3, [pc, #352]	; (80046b4 <main+0x17c>)
 8004552:	9401      	str	r4, [sp, #4]
 8004554:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8004556:	4858      	ldr	r0, [pc, #352]	; (80046b8 <main+0x180>)
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8004558:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800455c:	631a      	str	r2, [r3, #48]	; 0x30
 800455e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004560:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004564:	9201      	str	r2, [sp, #4]
 8004566:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004568:	9402      	str	r4, [sp, #8]
 800456a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800456c:	f042 0204 	orr.w	r2, r2, #4
 8004570:	631a      	str	r2, [r3, #48]	; 0x30
 8004572:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004574:	f002 0204 	and.w	r2, r2, #4
 8004578:	9202      	str	r2, [sp, #8]
 800457a:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800457c:	9403      	str	r4, [sp, #12]
 800457e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004580:	f042 0201 	orr.w	r2, r2, #1
 8004584:	631a      	str	r2, [r3, #48]	; 0x30
 8004586:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004588:	f002 0201 	and.w	r2, r2, #1
 800458c:	9203      	str	r2, [sp, #12]
 800458e:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004590:	9404      	str	r4, [sp, #16]
 8004592:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004594:	f042 0202 	orr.w	r2, r2, #2
 8004598:	631a      	str	r2, [r3, #48]	; 0x30
 800459a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800459c:	f002 0202 	and.w	r2, r2, #2
 80045a0:	9204      	str	r2, [sp, #16]
 80045a2:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80045a4:	9405      	str	r4, [sp, #20]
 80045a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045a8:	f042 0208 	orr.w	r2, r2, #8
 80045ac:	631a      	str	r2, [r3, #48]	; 0x30
 80045ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b0:	f003 0308 	and.w	r3, r3, #8
 80045b4:	9305      	str	r3, [sp, #20]
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80045b6:	4622      	mov	r2, r4
 80045b8:	2101      	movs	r1, #1
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80045ba:	9b05      	ldr	r3, [sp, #20]
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80045bc:	f7fc f9ee 	bl	800099c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80045c0:	4622      	mov	r2, r4
 80045c2:	2108      	movs	r1, #8
 80045c4:	483d      	ldr	r0, [pc, #244]	; (80046bc <main+0x184>)
 80045c6:	f7fc f9e9 	bl	800099c <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = LED1_Pin;
 80045ca:	2501      	movs	r5, #1
	HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80045cc:	a90f      	add	r1, sp, #60	; 0x3c
 80045ce:	483a      	ldr	r0, [pc, #232]	; (80046b8 <main+0x180>)
	GPIO_InitStruct.Pin = LED1_Pin;
 80045d0:	950f      	str	r5, [sp, #60]	; 0x3c
	GPIO_InitStruct.Pin = KEY2_Pin;
 80045d2:	2602      	movs	r6, #2
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045d4:	9510      	str	r5, [sp, #64]	; 0x40
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d6:	9411      	str	r4, [sp, #68]	; 0x44
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045d8:	9412      	str	r4, [sp, #72]	; 0x48
	HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80045da:	f7fc f887 	bl	80006ec <HAL_GPIO_Init>
	HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 80045de:	a90f      	add	r1, sp, #60	; 0x3c
 80045e0:	4835      	ldr	r0, [pc, #212]	; (80046b8 <main+0x180>)
	GPIO_InitStruct.Pin = KEY2_Pin;
 80045e2:	960f      	str	r6, [sp, #60]	; 0x3c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045e4:	9410      	str	r4, [sp, #64]	; 0x40
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80045e6:	9611      	str	r6, [sp, #68]	; 0x44
	HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 80045e8:	f7fc f880 	bl	80006ec <HAL_GPIO_Init>
	HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 80045ec:	a90f      	add	r1, sp, #60	; 0x3c
 80045ee:	4834      	ldr	r0, [pc, #208]	; (80046c0 <main+0x188>)
	GPIO_InitStruct.Pin = KEY1_Pin;
 80045f0:	950f      	str	r5, [sp, #60]	; 0x3c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045f2:	9410      	str	r4, [sp, #64]	; 0x40
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80045f4:	9611      	str	r6, [sp, #68]	; 0x44
	HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 80045f6:	f7fc f879 	bl	80006ec <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LED2_Pin;
 80045fa:	2308      	movs	r3, #8
	HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80045fc:	482f      	ldr	r0, [pc, #188]	; (80046bc <main+0x184>)
	GPIO_InitStruct.Pin = LED2_Pin;
 80045fe:	930f      	str	r3, [sp, #60]	; 0x3c
	HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8004600:	a90f      	add	r1, sp, #60	; 0x3c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004602:	9510      	str	r5, [sp, #64]	; 0x40
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004604:	9411      	str	r4, [sp, #68]	; 0x44
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004606:	9412      	str	r4, [sp, #72]	; 0x48
	hi2c1.Init.ClockSpeed = 100000;
 8004608:	4d2e      	ldr	r5, [pc, #184]	; (80046c4 <main+0x18c>)
	HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800460a:	f7fc f86f 	bl	80006ec <HAL_GPIO_Init>
	hi2c1.Instance = I2C1;
 800460e:	482e      	ldr	r0, [pc, #184]	; (80046c8 <main+0x190>)
	hi2c1.Init.ClockSpeed = 100000;
 8004610:	4b2e      	ldr	r3, [pc, #184]	; (80046cc <main+0x194>)
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004612:	6084      	str	r4, [r0, #8]
	hi2c1.Init.ClockSpeed = 100000;
 8004614:	e880 0028 	stmia.w	r0, {r3, r5}
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004618:	f44f 4380 	mov.w	r3, #16384	; 0x4000
	hi2c1.Init.OwnAddress1 = 0;
 800461c:	60c4      	str	r4, [r0, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800461e:	6103      	str	r3, [r0, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004620:	6144      	str	r4, [r0, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8004622:	6184      	str	r4, [r0, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004624:	61c4      	str	r4, [r0, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004626:	6204      	str	r4, [r0, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004628:	f7fc fa04 	bl	8000a34 <HAL_I2C_Init>
 800462c:	b108      	cbz	r0, 8004632 <main+0xfa>
		Error_Handler();
 800462e:	f7ff ff2b 	bl	8004488 <Error_Handler>
	hi2c2.Instance = I2C2;
 8004632:	4827      	ldr	r0, [pc, #156]	; (80046d0 <main+0x198>)
 8004634:	4b27      	ldr	r3, [pc, #156]	; (80046d4 <main+0x19c>)
	hi2c2.Init.OwnAddress1 = 124;
 8004636:	227c      	movs	r2, #124	; 0x7c
	hi2c2.Init.ClockSpeed = 100000;
 8004638:	e880 0028 	stmia.w	r0, {r3, r5}
	hi2c2.Init.OwnAddress1 = 124;
 800463c:	60c2      	str	r2, [r0, #12]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800463e:	2300      	movs	r3, #0
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004640:	f44f 4280 	mov.w	r2, #16384	; 0x4000
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004644:	6083      	str	r3, [r0, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004646:	6102      	str	r2, [r0, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004648:	6143      	str	r3, [r0, #20]
	hi2c2.Init.OwnAddress2 = 0;
 800464a:	6183      	str	r3, [r0, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800464c:	61c3      	str	r3, [r0, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800464e:	6203      	str	r3, [r0, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004650:	f7fc f9f0 	bl	8000a34 <HAL_I2C_Init>
 8004654:	b108      	cbz	r0, 800465a <main+0x122>
		Error_Handler();
 8004656:	f7ff ff17 	bl	8004488 <Error_Handler>
	printf("start\n");
 800465a:	481f      	ldr	r0, [pc, #124]	; (80046d8 <main+0x1a0>)
 800465c:	f000 fac6 	bl	8004bec <puts>
	osKernelInitialize(); // Initialize CMSIS-RTOS
 8004660:	f7fe f824 	bl	80026ac <osKernelInitialize>
	const osThreadAttr_t defaultTask_attributes = {
 8004664:	2224      	movs	r2, #36	; 0x24
 8004666:	2100      	movs	r1, #0
 8004668:	a806      	add	r0, sp, #24
 800466a:	f000 fa2e 	bl	8004aca <memset>
 800466e:	4b1b      	ldr	r3, [pc, #108]	; (80046dc <main+0x1a4>)
 8004670:	9306      	str	r3, [sp, #24]
 8004672:	2318      	movs	r3, #24
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8004674:	eb0d 0203 	add.w	r2, sp, r3
	const osThreadAttr_t defaultTask_attributes = {
 8004678:	f44f 6480 	mov.w	r4, #1024	; 0x400
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800467c:	2100      	movs	r1, #0
 800467e:	4818      	ldr	r0, [pc, #96]	; (80046e0 <main+0x1a8>)
	const osThreadAttr_t defaultTask_attributes = {
 8004680:	930c      	str	r3, [sp, #48]	; 0x30
 8004682:	940b      	str	r4, [sp, #44]	; 0x2c
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8004684:	f7fe f84e 	bl	8002724 <osThreadNew>
 8004688:	4b16      	ldr	r3, [pc, #88]	; (80046e4 <main+0x1ac>)
	const osThreadAttr_t myTask02_attributes = {
 800468a:	2224      	movs	r2, #36	; 0x24
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800468c:	6018      	str	r0, [r3, #0]
	const osThreadAttr_t myTask02_attributes = {
 800468e:	2100      	movs	r1, #0
 8004690:	a80f      	add	r0, sp, #60	; 0x3c
 8004692:	f000 fa1a 	bl	8004aca <memset>
 8004696:	4b14      	ldr	r3, [pc, #80]	; (80046e8 <main+0x1b0>)
 8004698:	930f      	str	r3, [sp, #60]	; 0x3c
	myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 800469a:	aa0f      	add	r2, sp, #60	; 0x3c
	const osThreadAttr_t myTask02_attributes = {
 800469c:	2308      	movs	r3, #8
	myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 800469e:	2100      	movs	r1, #0
 80046a0:	4812      	ldr	r0, [pc, #72]	; (80046ec <main+0x1b4>)
	const osThreadAttr_t myTask02_attributes = {
 80046a2:	9315      	str	r3, [sp, #84]	; 0x54
 80046a4:	9414      	str	r4, [sp, #80]	; 0x50
	myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 80046a6:	f7fe f83d 	bl	8002724 <osThreadNew>
 80046aa:	4b11      	ldr	r3, [pc, #68]	; (80046f0 <main+0x1b8>)
 80046ac:	6018      	str	r0, [r3, #0]
	osKernelStart();
 80046ae:	f7fe f819 	bl	80026e4 <osKernelStart>
 80046b2:	e7fe      	b.n	80046b2 <main+0x17a>
 80046b4:	40023800 	.word	0x40023800
 80046b8:	40020800 	.word	0x40020800
 80046bc:	40020c00 	.word	0x40020c00
 80046c0:	40020000 	.word	0x40020000
 80046c4:	000186a0 	.word	0x000186a0
 80046c8:	20005c18 	.word	0x20005c18
 80046cc:	40005400 	.word	0x40005400
 80046d0:	20005c6c 	.word	0x20005c6c
 80046d4:	40005800 	.word	0x40005800
 80046d8:	0800607c 	.word	0x0800607c
 80046dc:	08006082 	.word	0x08006082
 80046e0:	080040b5 	.word	0x080040b5
 80046e4:	20005c10 	.word	0x20005c10
 80046e8:	0800608e 	.word	0x0800608e
 80046ec:	08004291 	.word	0x08004291
 80046f0:	20005cc4 	.word	0x20005cc4

080046f4 <assert_failed>:
void assert_failed(uint8_t *file, uint32_t line)
{ 
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	printf("Wrong parameters value: file %s on line %d\r\n", file, line);
 80046f4:	460a      	mov	r2, r1
 80046f6:	4601      	mov	r1, r0
 80046f8:	4801      	ldr	r0, [pc, #4]	; (8004700 <assert_failed+0xc>)
 80046fa:	f000 b9ef 	b.w	8004adc <iprintf>
 80046fe:	bf00      	nop
 8004700:	0800604f 	.word	0x0800604f

08004704 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004704:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004706:	4b0f      	ldr	r3, [pc, #60]	; (8004744 <HAL_MspInit+0x40>)
 8004708:	2200      	movs	r2, #0
 800470a:	9200      	str	r2, [sp, #0]
 800470c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800470e:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8004712:	6459      	str	r1, [r3, #68]	; 0x44
 8004714:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8004716:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 800471a:	9100      	str	r1, [sp, #0]
 800471c:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800471e:	9201      	str	r2, [sp, #4]
 8004720:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004722:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8004726:	6419      	str	r1, [r3, #64]	; 0x40
 8004728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800472e:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004730:	210f      	movs	r1, #15
 8004732:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8004736:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004738:	f7fb ff6c 	bl	8000614 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800473c:	b003      	add	sp, #12
 800473e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004742:	bf00      	nop
 8004744:	40023800 	.word	0x40023800

08004748 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004748:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800474a:	2214      	movs	r2, #20
{
 800474c:	b08b      	sub	sp, #44	; 0x2c
 800474e:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004750:	2100      	movs	r1, #0
 8004752:	eb0d 0002 	add.w	r0, sp, r2
 8004756:	f000 f9b8 	bl	8004aca <memset>
  if(hi2c->Instance==I2C1)
 800475a:	6823      	ldr	r3, [r4, #0]
 800475c:	4a3a      	ldr	r2, [pc, #232]	; (8004848 <HAL_I2C_MspInit+0x100>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d138      	bne.n	80047d4 <HAL_I2C_MspInit+0x8c>
  /* USER CODE BEGIN I2C1_MspInit 0 */
	  printf("1 HAL_I2C_MspInitI2C1 \n");

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004762:	4c3a      	ldr	r4, [pc, #232]	; (800484c <HAL_I2C_MspInit+0x104>)
	  printf("1 HAL_I2C_MspInitI2C1 \n");
 8004764:	483a      	ldr	r0, [pc, #232]	; (8004850 <HAL_I2C_MspInit+0x108>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004766:	2500      	movs	r5, #0
	  printf("1 HAL_I2C_MspInitI2C1 \n");
 8004768:	f000 fa40 	bl	8004bec <puts>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800476c:	9501      	str	r5, [sp, #4]
 800476e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pin = SCL1_Pin|SDA1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004770:	4838      	ldr	r0, [pc, #224]	; (8004854 <HAL_I2C_MspInit+0x10c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004772:	f043 0302 	orr.w	r3, r3, #2
 8004776:	6323      	str	r3, [r4, #48]	; 0x30
 8004778:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800477a:	f003 0302 	and.w	r3, r3, #2
 800477e:	9301      	str	r3, [sp, #4]
 8004780:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SCL1_Pin|SDA1_Pin;
 8004782:	23c0      	movs	r3, #192	; 0xc0
 8004784:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004786:	2312      	movs	r3, #18
 8004788:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800478a:	2301      	movs	r3, #1
 800478c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800478e:	2303      	movs	r3, #3
 8004790:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004792:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004794:	2304      	movs	r3, #4
 8004796:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004798:	f7fb ffa8 	bl	80006ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800479c:	9502      	str	r5, [sp, #8]
 800479e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80047a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80047a4:	6423      	str	r3, [r4, #64]	; 0x40
 80047a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80047a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80047ac:	462a      	mov	r2, r5
 80047ae:	2105      	movs	r1, #5
    __HAL_RCC_I2C1_CLK_ENABLE();
 80047b0:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80047b2:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 80047b4:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80047b6:	f7fb ff2d 	bl	8000614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80047ba:	201f      	movs	r0, #31
 80047bc:	f7fb ff6c 	bl	8000698 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80047c0:	2020      	movs	r0, #32
 80047c2:	462a      	mov	r2, r5
 80047c4:	2105      	movs	r1, #5
 80047c6:	f7fb ff25 	bl	8000614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80047ca:	2020      	movs	r0, #32
    __HAL_RCC_I2C2_CLK_ENABLE();
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80047cc:	f7fb ff64 	bl	8000698 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80047d0:	b00b      	add	sp, #44	; 0x2c
 80047d2:	bd30      	pop	{r4, r5, pc}
  else if(hi2c->Instance==I2C2)
 80047d4:	4a20      	ldr	r2, [pc, #128]	; (8004858 <HAL_I2C_MspInit+0x110>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d1fa      	bne.n	80047d0 <HAL_I2C_MspInit+0x88>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047da:	4c1c      	ldr	r4, [pc, #112]	; (800484c <HAL_I2C_MspInit+0x104>)
	  printf("2 HAL_I2C_MspInitI2C1 \n");
 80047dc:	481f      	ldr	r0, [pc, #124]	; (800485c <HAL_I2C_MspInit+0x114>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047de:	2500      	movs	r5, #0
	  printf("2 HAL_I2C_MspInitI2C1 \n");
 80047e0:	f000 fa04 	bl	8004bec <puts>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047e4:	9503      	str	r5, [sp, #12]
 80047e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047e8:	481a      	ldr	r0, [pc, #104]	; (8004854 <HAL_I2C_MspInit+0x10c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047ea:	f043 0302 	orr.w	r3, r3, #2
 80047ee:	6323      	str	r3, [r4, #48]	; 0x30
 80047f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80047f2:	f003 0302 	and.w	r3, r3, #2
 80047f6:	9303      	str	r3, [sp, #12]
 80047f8:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = SCL2_Pin|SDA2_Pin;
 80047fa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80047fe:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004800:	2312      	movs	r3, #18
 8004802:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004804:	2301      	movs	r3, #1
 8004806:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004808:	2303      	movs	r3, #3
 800480a:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800480c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800480e:	2304      	movs	r3, #4
 8004810:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004812:	f7fb ff6b 	bl	80006ec <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004816:	9504      	str	r5, [sp, #16]
 8004818:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800481a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800481e:	6423      	str	r3, [r4, #64]	; 0x40
 8004820:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8004826:	462a      	mov	r2, r5
 8004828:	2105      	movs	r1, #5
    __HAL_RCC_I2C2_CLK_ENABLE();
 800482a:	9304      	str	r3, [sp, #16]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 800482c:	2021      	movs	r0, #33	; 0x21
    __HAL_RCC_I2C2_CLK_ENABLE();
 800482e:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8004830:	f7fb fef0 	bl	8000614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8004834:	2021      	movs	r0, #33	; 0x21
 8004836:	f7fb ff2f 	bl	8000698 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 800483a:	2022      	movs	r0, #34	; 0x22
 800483c:	462a      	mov	r2, r5
 800483e:	2105      	movs	r1, #5
 8004840:	f7fb fee8 	bl	8000614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8004844:	2022      	movs	r0, #34	; 0x22
 8004846:	e7c1      	b.n	80047cc <HAL_I2C_MspInit+0x84>
 8004848:	40005400 	.word	0x40005400
 800484c:	40023800 	.word	0x40023800
 8004850:	08006097 	.word	0x08006097
 8004854:	40020400 	.word	0x40020400
 8004858:	40005800 	.word	0x40005800
 800485c:	080060ae 	.word	0x080060ae

08004860 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004860:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM9 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, TickPriority ,0); 
 8004862:	4601      	mov	r1, r0
{
 8004864:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, TickPriority ,0); 
 8004866:	2200      	movs	r2, #0
 8004868:	2018      	movs	r0, #24
 800486a:	f7fb fed3 	bl	8000614 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM9 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn); 
 800486e:	2018      	movs	r0, #24
 8004870:	f7fb ff12 	bl	8000698 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM9 clock */
  __HAL_RCC_TIM9_CLK_ENABLE();
 8004874:	2500      	movs	r5, #0
 8004876:	4b15      	ldr	r3, [pc, #84]	; (80048cc <HAL_InitTick+0x6c>)
 8004878:	9502      	str	r5, [sp, #8]
 800487a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM9 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM9 */
  htim9.Instance = TIM9;
 800487c:	4c14      	ldr	r4, [pc, #80]	; (80048d0 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM9_CLK_ENABLE();
 800487e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004882:	645a      	str	r2, [r3, #68]	; 0x44
 8004884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004886:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800488a:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800488c:	a901      	add	r1, sp, #4
 800488e:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM9_CLK_ENABLE();
 8004890:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004892:	f7fd fd0b 	bl	80022ac <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8004896:	f7fd fcf9 	bl	800228c <HAL_RCC_GetPCLK2Freq>
  htim9.Instance = TIM9;
 800489a:	4b0e      	ldr	r3, [pc, #56]	; (80048d4 <HAL_InitTick+0x74>)
 800489c:	6023      	str	r3, [r4, #0]
  + Period = [(TIM9CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim9.Init.Period = (1000000 / 1000) - 1;
 800489e:	f240 33e7 	movw	r3, #999	; 0x3e7
 80048a2:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80048a4:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80048a6:	4b0c      	ldr	r3, [pc, #48]	; (80048d8 <HAL_InitTick+0x78>)
 80048a8:	fbb0 f0f3 	udiv	r0, r0, r3
 80048ac:	3801      	subs	r0, #1
  htim9.Init.Prescaler = uwPrescalerValue;
 80048ae:	6060      	str	r0, [r4, #4]
  htim9.Init.ClockDivision = 0;
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim9) == HAL_OK)
 80048b0:	4620      	mov	r0, r4
  htim9.Init.ClockDivision = 0;
 80048b2:	6125      	str	r5, [r4, #16]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048b4:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim9) == HAL_OK)
 80048b6:	f7fd fe77 	bl	80025a8 <HAL_TIM_Base_Init>
 80048ba:	b920      	cbnz	r0, 80048c6 <HAL_InitTick+0x66>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim9);
 80048bc:	4620      	mov	r0, r4
 80048be:	f7fd fd15 	bl	80022ec <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 80048c2:	b009      	add	sp, #36	; 0x24
 80048c4:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 80048c6:	2001      	movs	r0, #1
 80048c8:	e7fb      	b.n	80048c2 <HAL_InitTick+0x62>
 80048ca:	bf00      	nop
 80048cc:	40023800 	.word	0x40023800
 80048d0:	20005ccc 	.word	0x20005ccc
 80048d4:	40014000 	.word	0x40014000
 80048d8:	000f4240 	.word	0x000f4240

080048dc <NMI_Handler>:
 80048dc:	4770      	bx	lr

080048de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80048de:	e7fe      	b.n	80048de <HardFault_Handler>

080048e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80048e0:	e7fe      	b.n	80048e0 <MemManage_Handler>

080048e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80048e2:	e7fe      	b.n	80048e2 <BusFault_Handler>

080048e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80048e4:	e7fe      	b.n	80048e4 <UsageFault_Handler>

080048e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80048e6:	4770      	bx	lr

080048e8 <TIM1_BRK_TIM9_IRQHandler>:
void TIM1_BRK_TIM9_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80048e8:	4801      	ldr	r0, [pc, #4]	; (80048f0 <TIM1_BRK_TIM9_IRQHandler+0x8>)
 80048ea:	f7fd bd55 	b.w	8002398 <HAL_TIM_IRQHandler>
 80048ee:	bf00      	nop
 80048f0:	20005ccc 	.word	0x20005ccc

080048f4 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80048f4:	4801      	ldr	r0, [pc, #4]	; (80048fc <I2C1_EV_IRQHandler+0x8>)
 80048f6:	f7fc bce1 	b.w	80012bc <HAL_I2C_EV_IRQHandler>
 80048fa:	bf00      	nop
 80048fc:	20005c18 	.word	0x20005c18

08004900 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004900:	4801      	ldr	r0, [pc, #4]	; (8004908 <I2C1_ER_IRQHandler+0x8>)
 8004902:	f7fd b8ff 	b.w	8001b04 <HAL_I2C_ER_IRQHandler>
 8004906:	bf00      	nop
 8004908:	20005c18 	.word	0x20005c18

0800490c <I2C2_EV_IRQHandler>:
void I2C2_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 800490c:	4801      	ldr	r0, [pc, #4]	; (8004914 <I2C2_EV_IRQHandler+0x8>)
 800490e:	f7fc bcd5 	b.w	80012bc <HAL_I2C_EV_IRQHandler>
 8004912:	bf00      	nop
 8004914:	20005c6c 	.word	0x20005c6c

08004918 <I2C2_ER_IRQHandler>:
void I2C2_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8004918:	4801      	ldr	r0, [pc, #4]	; (8004920 <I2C2_ER_IRQHandler+0x8>)
 800491a:	f7fd b8f3 	b.w	8001b04 <HAL_I2C_ER_IRQHandler>
 800491e:	bf00      	nop
 8004920:	20005c6c 	.word	0x20005c6c

08004924 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004924:	b570      	push	{r4, r5, r6, lr}
 8004926:	460e      	mov	r6, r1
 8004928:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800492a:	460c      	mov	r4, r1
 800492c:	1ba3      	subs	r3, r4, r6
 800492e:	429d      	cmp	r5, r3
 8004930:	dc01      	bgt.n	8004936 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8004932:	4628      	mov	r0, r5
 8004934:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8004936:	f3af 8000 	nop.w
 800493a:	f804 0b01 	strb.w	r0, [r4], #1
 800493e:	e7f5      	b.n	800492c <_read+0x8>

08004940 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004940:	b510      	push	{r4, lr}

	//  > configMAX_SYSCALL_INTERRUPT_PRIORITY

	/*taskENTER_CRITICAL();
	{*/
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004942:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8004944:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8004948:	4293      	cmp	r3, r2
 800494a:	db01      	blt.n	8004950 <_write+0x10>
	/*}
	taskEXIT_CRITICAL();*/

	/* USER CODE END Init */
	return len;
}
 800494c:	4610      	mov	r0, r2
 800494e:	bd10      	pop	{r4, pc}
 8004950:	f8d4 0e80 	ldr.w	r0, [r4, #3712]	; 0xe80
 8004954:	07c0      	lsls	r0, r0, #31
 8004956:	d503      	bpl.n	8004960 <_write+0x20>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8004958:	f8d4 0e00 	ldr.w	r0, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800495c:	07c0      	lsls	r0, r0, #31
 800495e:	d402      	bmi.n	8004966 <_write+0x26>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004960:	3301      	adds	r3, #1
 8004962:	e7f1      	b.n	8004948 <_write+0x8>
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 8004964:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8004966:	6820      	ldr	r0, [r4, #0]
 8004968:	2800      	cmp	r0, #0
 800496a:	d0fb      	beq.n	8004964 <_write+0x24>
				ITM_SendChar(*ptr++);
 800496c:	5cc8      	ldrb	r0, [r1, r3]
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800496e:	7020      	strb	r0, [r4, #0]
 8004970:	e7f6      	b.n	8004960 <_write+0x20>
	...

08004974 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8004974:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004976:	4b0a      	ldr	r3, [pc, #40]	; (80049a0 <_sbrk+0x2c>)
 8004978:	6819      	ldr	r1, [r3, #0]
{
 800497a:	4602      	mov	r2, r0
	if (heap_end == 0)
 800497c:	b909      	cbnz	r1, 8004982 <_sbrk+0xe>
		heap_end = &end;
 800497e:	4909      	ldr	r1, [pc, #36]	; (80049a4 <_sbrk+0x30>)
 8004980:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8004982:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8004984:	4669      	mov	r1, sp
 8004986:	4402      	add	r2, r0
 8004988:	428a      	cmp	r2, r1
 800498a:	d906      	bls.n	800499a <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800498c:	f000 f868 	bl	8004a60 <__errno>
 8004990:	230c      	movs	r3, #12
 8004992:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004994:	f04f 30ff 	mov.w	r0, #4294967295
 8004998:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 800499a:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 800499c:	bd08      	pop	{r3, pc}
 800499e:	bf00      	nop
 80049a0:	20005bc0 	.word	0x20005bc0
 80049a4:	20005d10 	.word	0x20005d10

080049a8 <_close>:

int _close(int file)
{
	return -1;
}
 80049a8:	f04f 30ff 	mov.w	r0, #4294967295
 80049ac:	4770      	bx	lr

080049ae <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80049ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80049b2:	604b      	str	r3, [r1, #4]
	return 0;
}
 80049b4:	2000      	movs	r0, #0
 80049b6:	4770      	bx	lr

080049b8 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80049b8:	2001      	movs	r0, #1
 80049ba:	4770      	bx	lr

080049bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80049bc:	2000      	movs	r0, #0
 80049be:	4770      	bx	lr

080049c0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80049c0:	490f      	ldr	r1, [pc, #60]	; (8004a00 <SystemInit+0x40>)
 80049c2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80049c6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80049ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80049ce:	4b0d      	ldr	r3, [pc, #52]	; (8004a04 <SystemInit+0x44>)
 80049d0:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80049d2:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80049d4:	f042 0201 	orr.w	r2, r2, #1
 80049d8:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80049da:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80049e2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80049e6:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80049e8:	4a07      	ldr	r2, [pc, #28]	; (8004a08 <SystemInit+0x48>)
 80049ea:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80049f2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80049f4:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80049f6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80049fa:	608b      	str	r3, [r1, #8]
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	e000ed00 	.word	0xe000ed00
 8004a04:	40023800 	.word	0x40023800
 8004a08:	24003010 	.word	0x24003010

08004a0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004a0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004a44 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004a10:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004a12:	e003      	b.n	8004a1c <LoopCopyDataInit>

08004a14 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004a14:	4b0c      	ldr	r3, [pc, #48]	; (8004a48 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004a16:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004a18:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004a1a:	3104      	adds	r1, #4

08004a1c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004a1c:	480b      	ldr	r0, [pc, #44]	; (8004a4c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004a1e:	4b0c      	ldr	r3, [pc, #48]	; (8004a50 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004a20:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004a22:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004a24:	d3f6      	bcc.n	8004a14 <CopyDataInit>
  ldr  r2, =_sbss
 8004a26:	4a0b      	ldr	r2, [pc, #44]	; (8004a54 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004a28:	e002      	b.n	8004a30 <LoopFillZerobss>

08004a2a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004a2a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004a2c:	f842 3b04 	str.w	r3, [r2], #4

08004a30 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004a30:	4b09      	ldr	r3, [pc, #36]	; (8004a58 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004a32:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004a34:	d3f9      	bcc.n	8004a2a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004a36:	f7ff ffc3 	bl	80049c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004a3a:	f000 f817 	bl	8004a6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004a3e:	f7ff fd7b 	bl	8004538 <main>
  bx  lr    
 8004a42:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004a44:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004a48:	08006188 	.word	0x08006188
  ldr  r0, =_sdata
 8004a4c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004a50:	200000d8 	.word	0x200000d8
  ldr  r2, =_sbss
 8004a54:	200000d8 	.word	0x200000d8
  ldr  r3, = _ebss
 8004a58:	20005d10 	.word	0x20005d10

08004a5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a5c:	e7fe      	b.n	8004a5c <ADC_IRQHandler>
	...

08004a60 <__errno>:
 8004a60:	4b01      	ldr	r3, [pc, #4]	; (8004a68 <__errno+0x8>)
 8004a62:	6818      	ldr	r0, [r3, #0]
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	20000074 	.word	0x20000074

08004a6c <__libc_init_array>:
 8004a6c:	b570      	push	{r4, r5, r6, lr}
 8004a6e:	4e0d      	ldr	r6, [pc, #52]	; (8004aa4 <__libc_init_array+0x38>)
 8004a70:	4c0d      	ldr	r4, [pc, #52]	; (8004aa8 <__libc_init_array+0x3c>)
 8004a72:	1ba4      	subs	r4, r4, r6
 8004a74:	10a4      	asrs	r4, r4, #2
 8004a76:	2500      	movs	r5, #0
 8004a78:	42a5      	cmp	r5, r4
 8004a7a:	d109      	bne.n	8004a90 <__libc_init_array+0x24>
 8004a7c:	4e0b      	ldr	r6, [pc, #44]	; (8004aac <__libc_init_array+0x40>)
 8004a7e:	4c0c      	ldr	r4, [pc, #48]	; (8004ab0 <__libc_init_array+0x44>)
 8004a80:	f001 f990 	bl	8005da4 <_init>
 8004a84:	1ba4      	subs	r4, r4, r6
 8004a86:	10a4      	asrs	r4, r4, #2
 8004a88:	2500      	movs	r5, #0
 8004a8a:	42a5      	cmp	r5, r4
 8004a8c:	d105      	bne.n	8004a9a <__libc_init_array+0x2e>
 8004a8e:	bd70      	pop	{r4, r5, r6, pc}
 8004a90:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a94:	4798      	blx	r3
 8004a96:	3501      	adds	r5, #1
 8004a98:	e7ee      	b.n	8004a78 <__libc_init_array+0xc>
 8004a9a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a9e:	4798      	blx	r3
 8004aa0:	3501      	adds	r5, #1
 8004aa2:	e7f2      	b.n	8004a8a <__libc_init_array+0x1e>
 8004aa4:	08006180 	.word	0x08006180
 8004aa8:	08006180 	.word	0x08006180
 8004aac:	08006180 	.word	0x08006180
 8004ab0:	08006184 	.word	0x08006184

08004ab4 <memcpy>:
 8004ab4:	b510      	push	{r4, lr}
 8004ab6:	1e43      	subs	r3, r0, #1
 8004ab8:	440a      	add	r2, r1
 8004aba:	4291      	cmp	r1, r2
 8004abc:	d100      	bne.n	8004ac0 <memcpy+0xc>
 8004abe:	bd10      	pop	{r4, pc}
 8004ac0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ac4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ac8:	e7f7      	b.n	8004aba <memcpy+0x6>

08004aca <memset>:
 8004aca:	4402      	add	r2, r0
 8004acc:	4603      	mov	r3, r0
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d100      	bne.n	8004ad4 <memset+0xa>
 8004ad2:	4770      	bx	lr
 8004ad4:	f803 1b01 	strb.w	r1, [r3], #1
 8004ad8:	e7f9      	b.n	8004ace <memset+0x4>
	...

08004adc <iprintf>:
 8004adc:	b40f      	push	{r0, r1, r2, r3}
 8004ade:	4b0a      	ldr	r3, [pc, #40]	; (8004b08 <iprintf+0x2c>)
 8004ae0:	b513      	push	{r0, r1, r4, lr}
 8004ae2:	681c      	ldr	r4, [r3, #0]
 8004ae4:	b124      	cbz	r4, 8004af0 <iprintf+0x14>
 8004ae6:	69a3      	ldr	r3, [r4, #24]
 8004ae8:	b913      	cbnz	r3, 8004af0 <iprintf+0x14>
 8004aea:	4620      	mov	r0, r4
 8004aec:	f000 fa5c 	bl	8004fa8 <__sinit>
 8004af0:	ab05      	add	r3, sp, #20
 8004af2:	9a04      	ldr	r2, [sp, #16]
 8004af4:	68a1      	ldr	r1, [r4, #8]
 8004af6:	9301      	str	r3, [sp, #4]
 8004af8:	4620      	mov	r0, r4
 8004afa:	f000 fd69 	bl	80055d0 <_vfiprintf_r>
 8004afe:	b002      	add	sp, #8
 8004b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b04:	b004      	add	sp, #16
 8004b06:	4770      	bx	lr
 8004b08:	20000074 	.word	0x20000074

08004b0c <putchar>:
 8004b0c:	b538      	push	{r3, r4, r5, lr}
 8004b0e:	4b08      	ldr	r3, [pc, #32]	; (8004b30 <putchar+0x24>)
 8004b10:	681c      	ldr	r4, [r3, #0]
 8004b12:	4605      	mov	r5, r0
 8004b14:	b124      	cbz	r4, 8004b20 <putchar+0x14>
 8004b16:	69a3      	ldr	r3, [r4, #24]
 8004b18:	b913      	cbnz	r3, 8004b20 <putchar+0x14>
 8004b1a:	4620      	mov	r0, r4
 8004b1c:	f000 fa44 	bl	8004fa8 <__sinit>
 8004b20:	68a2      	ldr	r2, [r4, #8]
 8004b22:	4629      	mov	r1, r5
 8004b24:	4620      	mov	r0, r4
 8004b26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b2a:	f000 bffd 	b.w	8005b28 <_putc_r>
 8004b2e:	bf00      	nop
 8004b30:	20000074 	.word	0x20000074

08004b34 <_puts_r>:
 8004b34:	b570      	push	{r4, r5, r6, lr}
 8004b36:	460e      	mov	r6, r1
 8004b38:	4605      	mov	r5, r0
 8004b3a:	b118      	cbz	r0, 8004b44 <_puts_r+0x10>
 8004b3c:	6983      	ldr	r3, [r0, #24]
 8004b3e:	b90b      	cbnz	r3, 8004b44 <_puts_r+0x10>
 8004b40:	f000 fa32 	bl	8004fa8 <__sinit>
 8004b44:	69ab      	ldr	r3, [r5, #24]
 8004b46:	68ac      	ldr	r4, [r5, #8]
 8004b48:	b913      	cbnz	r3, 8004b50 <_puts_r+0x1c>
 8004b4a:	4628      	mov	r0, r5
 8004b4c:	f000 fa2c 	bl	8004fa8 <__sinit>
 8004b50:	4b23      	ldr	r3, [pc, #140]	; (8004be0 <_puts_r+0xac>)
 8004b52:	429c      	cmp	r4, r3
 8004b54:	d117      	bne.n	8004b86 <_puts_r+0x52>
 8004b56:	686c      	ldr	r4, [r5, #4]
 8004b58:	89a3      	ldrh	r3, [r4, #12]
 8004b5a:	071b      	lsls	r3, r3, #28
 8004b5c:	d51d      	bpl.n	8004b9a <_puts_r+0x66>
 8004b5e:	6923      	ldr	r3, [r4, #16]
 8004b60:	b1db      	cbz	r3, 8004b9a <_puts_r+0x66>
 8004b62:	3e01      	subs	r6, #1
 8004b64:	68a3      	ldr	r3, [r4, #8]
 8004b66:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	60a3      	str	r3, [r4, #8]
 8004b6e:	b9e9      	cbnz	r1, 8004bac <_puts_r+0x78>
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	da2e      	bge.n	8004bd2 <_puts_r+0x9e>
 8004b74:	4622      	mov	r2, r4
 8004b76:	210a      	movs	r1, #10
 8004b78:	4628      	mov	r0, r5
 8004b7a:	f000 f863 	bl	8004c44 <__swbuf_r>
 8004b7e:	3001      	adds	r0, #1
 8004b80:	d011      	beq.n	8004ba6 <_puts_r+0x72>
 8004b82:	200a      	movs	r0, #10
 8004b84:	bd70      	pop	{r4, r5, r6, pc}
 8004b86:	4b17      	ldr	r3, [pc, #92]	; (8004be4 <_puts_r+0xb0>)
 8004b88:	429c      	cmp	r4, r3
 8004b8a:	d101      	bne.n	8004b90 <_puts_r+0x5c>
 8004b8c:	68ac      	ldr	r4, [r5, #8]
 8004b8e:	e7e3      	b.n	8004b58 <_puts_r+0x24>
 8004b90:	4b15      	ldr	r3, [pc, #84]	; (8004be8 <_puts_r+0xb4>)
 8004b92:	429c      	cmp	r4, r3
 8004b94:	bf08      	it	eq
 8004b96:	68ec      	ldreq	r4, [r5, #12]
 8004b98:	e7de      	b.n	8004b58 <_puts_r+0x24>
 8004b9a:	4621      	mov	r1, r4
 8004b9c:	4628      	mov	r0, r5
 8004b9e:	f000 f8a3 	bl	8004ce8 <__swsetup_r>
 8004ba2:	2800      	cmp	r0, #0
 8004ba4:	d0dd      	beq.n	8004b62 <_puts_r+0x2e>
 8004ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8004baa:	bd70      	pop	{r4, r5, r6, pc}
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	da04      	bge.n	8004bba <_puts_r+0x86>
 8004bb0:	69a2      	ldr	r2, [r4, #24]
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	db06      	blt.n	8004bc4 <_puts_r+0x90>
 8004bb6:	290a      	cmp	r1, #10
 8004bb8:	d004      	beq.n	8004bc4 <_puts_r+0x90>
 8004bba:	6823      	ldr	r3, [r4, #0]
 8004bbc:	1c5a      	adds	r2, r3, #1
 8004bbe:	6022      	str	r2, [r4, #0]
 8004bc0:	7019      	strb	r1, [r3, #0]
 8004bc2:	e7cf      	b.n	8004b64 <_puts_r+0x30>
 8004bc4:	4622      	mov	r2, r4
 8004bc6:	4628      	mov	r0, r5
 8004bc8:	f000 f83c 	bl	8004c44 <__swbuf_r>
 8004bcc:	3001      	adds	r0, #1
 8004bce:	d1c9      	bne.n	8004b64 <_puts_r+0x30>
 8004bd0:	e7e9      	b.n	8004ba6 <_puts_r+0x72>
 8004bd2:	6823      	ldr	r3, [r4, #0]
 8004bd4:	200a      	movs	r0, #10
 8004bd6:	1c5a      	adds	r2, r3, #1
 8004bd8:	6022      	str	r2, [r4, #0]
 8004bda:	7018      	strb	r0, [r3, #0]
 8004bdc:	bd70      	pop	{r4, r5, r6, pc}
 8004bde:	bf00      	nop
 8004be0:	08006104 	.word	0x08006104
 8004be4:	08006124 	.word	0x08006124
 8004be8:	080060e4 	.word	0x080060e4

08004bec <puts>:
 8004bec:	4b02      	ldr	r3, [pc, #8]	; (8004bf8 <puts+0xc>)
 8004bee:	4601      	mov	r1, r0
 8004bf0:	6818      	ldr	r0, [r3, #0]
 8004bf2:	f7ff bf9f 	b.w	8004b34 <_puts_r>
 8004bf6:	bf00      	nop
 8004bf8:	20000074 	.word	0x20000074

08004bfc <siprintf>:
 8004bfc:	b40e      	push	{r1, r2, r3}
 8004bfe:	b500      	push	{lr}
 8004c00:	b09c      	sub	sp, #112	; 0x70
 8004c02:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004c06:	ab1d      	add	r3, sp, #116	; 0x74
 8004c08:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004c0c:	9002      	str	r0, [sp, #8]
 8004c0e:	9006      	str	r0, [sp, #24]
 8004c10:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004c14:	480a      	ldr	r0, [pc, #40]	; (8004c40 <siprintf+0x44>)
 8004c16:	9104      	str	r1, [sp, #16]
 8004c18:	9107      	str	r1, [sp, #28]
 8004c1a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004c1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c22:	f8ad 1016 	strh.w	r1, [sp, #22]
 8004c26:	6800      	ldr	r0, [r0, #0]
 8004c28:	9301      	str	r3, [sp, #4]
 8004c2a:	a902      	add	r1, sp, #8
 8004c2c:	f000 fbb2 	bl	8005394 <_svfiprintf_r>
 8004c30:	9b02      	ldr	r3, [sp, #8]
 8004c32:	2200      	movs	r2, #0
 8004c34:	701a      	strb	r2, [r3, #0]
 8004c36:	b01c      	add	sp, #112	; 0x70
 8004c38:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c3c:	b003      	add	sp, #12
 8004c3e:	4770      	bx	lr
 8004c40:	20000074 	.word	0x20000074

08004c44 <__swbuf_r>:
 8004c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c46:	460e      	mov	r6, r1
 8004c48:	4614      	mov	r4, r2
 8004c4a:	4605      	mov	r5, r0
 8004c4c:	b118      	cbz	r0, 8004c56 <__swbuf_r+0x12>
 8004c4e:	6983      	ldr	r3, [r0, #24]
 8004c50:	b90b      	cbnz	r3, 8004c56 <__swbuf_r+0x12>
 8004c52:	f000 f9a9 	bl	8004fa8 <__sinit>
 8004c56:	4b21      	ldr	r3, [pc, #132]	; (8004cdc <__swbuf_r+0x98>)
 8004c58:	429c      	cmp	r4, r3
 8004c5a:	d12a      	bne.n	8004cb2 <__swbuf_r+0x6e>
 8004c5c:	686c      	ldr	r4, [r5, #4]
 8004c5e:	69a3      	ldr	r3, [r4, #24]
 8004c60:	60a3      	str	r3, [r4, #8]
 8004c62:	89a3      	ldrh	r3, [r4, #12]
 8004c64:	071a      	lsls	r2, r3, #28
 8004c66:	d52e      	bpl.n	8004cc6 <__swbuf_r+0x82>
 8004c68:	6923      	ldr	r3, [r4, #16]
 8004c6a:	b363      	cbz	r3, 8004cc6 <__swbuf_r+0x82>
 8004c6c:	6923      	ldr	r3, [r4, #16]
 8004c6e:	6820      	ldr	r0, [r4, #0]
 8004c70:	1ac0      	subs	r0, r0, r3
 8004c72:	6963      	ldr	r3, [r4, #20]
 8004c74:	b2f6      	uxtb	r6, r6
 8004c76:	4298      	cmp	r0, r3
 8004c78:	4637      	mov	r7, r6
 8004c7a:	db04      	blt.n	8004c86 <__swbuf_r+0x42>
 8004c7c:	4621      	mov	r1, r4
 8004c7e:	4628      	mov	r0, r5
 8004c80:	f000 f928 	bl	8004ed4 <_fflush_r>
 8004c84:	bb28      	cbnz	r0, 8004cd2 <__swbuf_r+0x8e>
 8004c86:	68a3      	ldr	r3, [r4, #8]
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	60a3      	str	r3, [r4, #8]
 8004c8c:	6823      	ldr	r3, [r4, #0]
 8004c8e:	1c5a      	adds	r2, r3, #1
 8004c90:	6022      	str	r2, [r4, #0]
 8004c92:	701e      	strb	r6, [r3, #0]
 8004c94:	6963      	ldr	r3, [r4, #20]
 8004c96:	3001      	adds	r0, #1
 8004c98:	4298      	cmp	r0, r3
 8004c9a:	d004      	beq.n	8004ca6 <__swbuf_r+0x62>
 8004c9c:	89a3      	ldrh	r3, [r4, #12]
 8004c9e:	07db      	lsls	r3, r3, #31
 8004ca0:	d519      	bpl.n	8004cd6 <__swbuf_r+0x92>
 8004ca2:	2e0a      	cmp	r6, #10
 8004ca4:	d117      	bne.n	8004cd6 <__swbuf_r+0x92>
 8004ca6:	4621      	mov	r1, r4
 8004ca8:	4628      	mov	r0, r5
 8004caa:	f000 f913 	bl	8004ed4 <_fflush_r>
 8004cae:	b190      	cbz	r0, 8004cd6 <__swbuf_r+0x92>
 8004cb0:	e00f      	b.n	8004cd2 <__swbuf_r+0x8e>
 8004cb2:	4b0b      	ldr	r3, [pc, #44]	; (8004ce0 <__swbuf_r+0x9c>)
 8004cb4:	429c      	cmp	r4, r3
 8004cb6:	d101      	bne.n	8004cbc <__swbuf_r+0x78>
 8004cb8:	68ac      	ldr	r4, [r5, #8]
 8004cba:	e7d0      	b.n	8004c5e <__swbuf_r+0x1a>
 8004cbc:	4b09      	ldr	r3, [pc, #36]	; (8004ce4 <__swbuf_r+0xa0>)
 8004cbe:	429c      	cmp	r4, r3
 8004cc0:	bf08      	it	eq
 8004cc2:	68ec      	ldreq	r4, [r5, #12]
 8004cc4:	e7cb      	b.n	8004c5e <__swbuf_r+0x1a>
 8004cc6:	4621      	mov	r1, r4
 8004cc8:	4628      	mov	r0, r5
 8004cca:	f000 f80d 	bl	8004ce8 <__swsetup_r>
 8004cce:	2800      	cmp	r0, #0
 8004cd0:	d0cc      	beq.n	8004c6c <__swbuf_r+0x28>
 8004cd2:	f04f 37ff 	mov.w	r7, #4294967295
 8004cd6:	4638      	mov	r0, r7
 8004cd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	08006104 	.word	0x08006104
 8004ce0:	08006124 	.word	0x08006124
 8004ce4:	080060e4 	.word	0x080060e4

08004ce8 <__swsetup_r>:
 8004ce8:	4b32      	ldr	r3, [pc, #200]	; (8004db4 <__swsetup_r+0xcc>)
 8004cea:	b570      	push	{r4, r5, r6, lr}
 8004cec:	681d      	ldr	r5, [r3, #0]
 8004cee:	4606      	mov	r6, r0
 8004cf0:	460c      	mov	r4, r1
 8004cf2:	b125      	cbz	r5, 8004cfe <__swsetup_r+0x16>
 8004cf4:	69ab      	ldr	r3, [r5, #24]
 8004cf6:	b913      	cbnz	r3, 8004cfe <__swsetup_r+0x16>
 8004cf8:	4628      	mov	r0, r5
 8004cfa:	f000 f955 	bl	8004fa8 <__sinit>
 8004cfe:	4b2e      	ldr	r3, [pc, #184]	; (8004db8 <__swsetup_r+0xd0>)
 8004d00:	429c      	cmp	r4, r3
 8004d02:	d10f      	bne.n	8004d24 <__swsetup_r+0x3c>
 8004d04:	686c      	ldr	r4, [r5, #4]
 8004d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d0a:	b29a      	uxth	r2, r3
 8004d0c:	0715      	lsls	r5, r2, #28
 8004d0e:	d42c      	bmi.n	8004d6a <__swsetup_r+0x82>
 8004d10:	06d0      	lsls	r0, r2, #27
 8004d12:	d411      	bmi.n	8004d38 <__swsetup_r+0x50>
 8004d14:	2209      	movs	r2, #9
 8004d16:	6032      	str	r2, [r6, #0]
 8004d18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d1c:	81a3      	strh	r3, [r4, #12]
 8004d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8004d22:	bd70      	pop	{r4, r5, r6, pc}
 8004d24:	4b25      	ldr	r3, [pc, #148]	; (8004dbc <__swsetup_r+0xd4>)
 8004d26:	429c      	cmp	r4, r3
 8004d28:	d101      	bne.n	8004d2e <__swsetup_r+0x46>
 8004d2a:	68ac      	ldr	r4, [r5, #8]
 8004d2c:	e7eb      	b.n	8004d06 <__swsetup_r+0x1e>
 8004d2e:	4b24      	ldr	r3, [pc, #144]	; (8004dc0 <__swsetup_r+0xd8>)
 8004d30:	429c      	cmp	r4, r3
 8004d32:	bf08      	it	eq
 8004d34:	68ec      	ldreq	r4, [r5, #12]
 8004d36:	e7e6      	b.n	8004d06 <__swsetup_r+0x1e>
 8004d38:	0751      	lsls	r1, r2, #29
 8004d3a:	d512      	bpl.n	8004d62 <__swsetup_r+0x7a>
 8004d3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d3e:	b141      	cbz	r1, 8004d52 <__swsetup_r+0x6a>
 8004d40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d44:	4299      	cmp	r1, r3
 8004d46:	d002      	beq.n	8004d4e <__swsetup_r+0x66>
 8004d48:	4630      	mov	r0, r6
 8004d4a:	f000 fa1b 	bl	8005184 <_free_r>
 8004d4e:	2300      	movs	r3, #0
 8004d50:	6363      	str	r3, [r4, #52]	; 0x34
 8004d52:	89a3      	ldrh	r3, [r4, #12]
 8004d54:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004d58:	81a3      	strh	r3, [r4, #12]
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	6063      	str	r3, [r4, #4]
 8004d5e:	6923      	ldr	r3, [r4, #16]
 8004d60:	6023      	str	r3, [r4, #0]
 8004d62:	89a3      	ldrh	r3, [r4, #12]
 8004d64:	f043 0308 	orr.w	r3, r3, #8
 8004d68:	81a3      	strh	r3, [r4, #12]
 8004d6a:	6923      	ldr	r3, [r4, #16]
 8004d6c:	b94b      	cbnz	r3, 8004d82 <__swsetup_r+0x9a>
 8004d6e:	89a3      	ldrh	r3, [r4, #12]
 8004d70:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004d74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d78:	d003      	beq.n	8004d82 <__swsetup_r+0x9a>
 8004d7a:	4621      	mov	r1, r4
 8004d7c:	4630      	mov	r0, r6
 8004d7e:	f000 f9c1 	bl	8005104 <__smakebuf_r>
 8004d82:	89a2      	ldrh	r2, [r4, #12]
 8004d84:	f012 0301 	ands.w	r3, r2, #1
 8004d88:	d00c      	beq.n	8004da4 <__swsetup_r+0xbc>
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	60a3      	str	r3, [r4, #8]
 8004d8e:	6963      	ldr	r3, [r4, #20]
 8004d90:	425b      	negs	r3, r3
 8004d92:	61a3      	str	r3, [r4, #24]
 8004d94:	6923      	ldr	r3, [r4, #16]
 8004d96:	b953      	cbnz	r3, 8004dae <__swsetup_r+0xc6>
 8004d98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d9c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004da0:	d1ba      	bne.n	8004d18 <__swsetup_r+0x30>
 8004da2:	bd70      	pop	{r4, r5, r6, pc}
 8004da4:	0792      	lsls	r2, r2, #30
 8004da6:	bf58      	it	pl
 8004da8:	6963      	ldrpl	r3, [r4, #20]
 8004daa:	60a3      	str	r3, [r4, #8]
 8004dac:	e7f2      	b.n	8004d94 <__swsetup_r+0xac>
 8004dae:	2000      	movs	r0, #0
 8004db0:	e7f7      	b.n	8004da2 <__swsetup_r+0xba>
 8004db2:	bf00      	nop
 8004db4:	20000074 	.word	0x20000074
 8004db8:	08006104 	.word	0x08006104
 8004dbc:	08006124 	.word	0x08006124
 8004dc0:	080060e4 	.word	0x080060e4

08004dc4 <__sflush_r>:
 8004dc4:	898a      	ldrh	r2, [r1, #12]
 8004dc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dca:	4605      	mov	r5, r0
 8004dcc:	0710      	lsls	r0, r2, #28
 8004dce:	460c      	mov	r4, r1
 8004dd0:	d45a      	bmi.n	8004e88 <__sflush_r+0xc4>
 8004dd2:	684b      	ldr	r3, [r1, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	dc05      	bgt.n	8004de4 <__sflush_r+0x20>
 8004dd8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	dc02      	bgt.n	8004de4 <__sflush_r+0x20>
 8004dde:	2000      	movs	r0, #0
 8004de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004de4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004de6:	2e00      	cmp	r6, #0
 8004de8:	d0f9      	beq.n	8004dde <__sflush_r+0x1a>
 8004dea:	2300      	movs	r3, #0
 8004dec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004df0:	682f      	ldr	r7, [r5, #0]
 8004df2:	602b      	str	r3, [r5, #0]
 8004df4:	d033      	beq.n	8004e5e <__sflush_r+0x9a>
 8004df6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004df8:	89a3      	ldrh	r3, [r4, #12]
 8004dfa:	075a      	lsls	r2, r3, #29
 8004dfc:	d505      	bpl.n	8004e0a <__sflush_r+0x46>
 8004dfe:	6863      	ldr	r3, [r4, #4]
 8004e00:	1ac0      	subs	r0, r0, r3
 8004e02:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004e04:	b10b      	cbz	r3, 8004e0a <__sflush_r+0x46>
 8004e06:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e08:	1ac0      	subs	r0, r0, r3
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e10:	6a21      	ldr	r1, [r4, #32]
 8004e12:	4628      	mov	r0, r5
 8004e14:	47b0      	blx	r6
 8004e16:	1c43      	adds	r3, r0, #1
 8004e18:	89a3      	ldrh	r3, [r4, #12]
 8004e1a:	d106      	bne.n	8004e2a <__sflush_r+0x66>
 8004e1c:	6829      	ldr	r1, [r5, #0]
 8004e1e:	291d      	cmp	r1, #29
 8004e20:	d84b      	bhi.n	8004eba <__sflush_r+0xf6>
 8004e22:	4a2b      	ldr	r2, [pc, #172]	; (8004ed0 <__sflush_r+0x10c>)
 8004e24:	40ca      	lsrs	r2, r1
 8004e26:	07d6      	lsls	r6, r2, #31
 8004e28:	d547      	bpl.n	8004eba <__sflush_r+0xf6>
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	6062      	str	r2, [r4, #4]
 8004e2e:	04d9      	lsls	r1, r3, #19
 8004e30:	6922      	ldr	r2, [r4, #16]
 8004e32:	6022      	str	r2, [r4, #0]
 8004e34:	d504      	bpl.n	8004e40 <__sflush_r+0x7c>
 8004e36:	1c42      	adds	r2, r0, #1
 8004e38:	d101      	bne.n	8004e3e <__sflush_r+0x7a>
 8004e3a:	682b      	ldr	r3, [r5, #0]
 8004e3c:	b903      	cbnz	r3, 8004e40 <__sflush_r+0x7c>
 8004e3e:	6560      	str	r0, [r4, #84]	; 0x54
 8004e40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e42:	602f      	str	r7, [r5, #0]
 8004e44:	2900      	cmp	r1, #0
 8004e46:	d0ca      	beq.n	8004dde <__sflush_r+0x1a>
 8004e48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e4c:	4299      	cmp	r1, r3
 8004e4e:	d002      	beq.n	8004e56 <__sflush_r+0x92>
 8004e50:	4628      	mov	r0, r5
 8004e52:	f000 f997 	bl	8005184 <_free_r>
 8004e56:	2000      	movs	r0, #0
 8004e58:	6360      	str	r0, [r4, #52]	; 0x34
 8004e5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e5e:	6a21      	ldr	r1, [r4, #32]
 8004e60:	2301      	movs	r3, #1
 8004e62:	4628      	mov	r0, r5
 8004e64:	47b0      	blx	r6
 8004e66:	1c41      	adds	r1, r0, #1
 8004e68:	d1c6      	bne.n	8004df8 <__sflush_r+0x34>
 8004e6a:	682b      	ldr	r3, [r5, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d0c3      	beq.n	8004df8 <__sflush_r+0x34>
 8004e70:	2b1d      	cmp	r3, #29
 8004e72:	d001      	beq.n	8004e78 <__sflush_r+0xb4>
 8004e74:	2b16      	cmp	r3, #22
 8004e76:	d101      	bne.n	8004e7c <__sflush_r+0xb8>
 8004e78:	602f      	str	r7, [r5, #0]
 8004e7a:	e7b0      	b.n	8004dde <__sflush_r+0x1a>
 8004e7c:	89a3      	ldrh	r3, [r4, #12]
 8004e7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e82:	81a3      	strh	r3, [r4, #12]
 8004e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e88:	690f      	ldr	r7, [r1, #16]
 8004e8a:	2f00      	cmp	r7, #0
 8004e8c:	d0a7      	beq.n	8004dde <__sflush_r+0x1a>
 8004e8e:	0793      	lsls	r3, r2, #30
 8004e90:	680e      	ldr	r6, [r1, #0]
 8004e92:	bf08      	it	eq
 8004e94:	694b      	ldreq	r3, [r1, #20]
 8004e96:	600f      	str	r7, [r1, #0]
 8004e98:	bf18      	it	ne
 8004e9a:	2300      	movne	r3, #0
 8004e9c:	eba6 0807 	sub.w	r8, r6, r7
 8004ea0:	608b      	str	r3, [r1, #8]
 8004ea2:	f1b8 0f00 	cmp.w	r8, #0
 8004ea6:	dd9a      	ble.n	8004dde <__sflush_r+0x1a>
 8004ea8:	4643      	mov	r3, r8
 8004eaa:	463a      	mov	r2, r7
 8004eac:	6a21      	ldr	r1, [r4, #32]
 8004eae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004eb0:	4628      	mov	r0, r5
 8004eb2:	47b0      	blx	r6
 8004eb4:	2800      	cmp	r0, #0
 8004eb6:	dc07      	bgt.n	8004ec8 <__sflush_r+0x104>
 8004eb8:	89a3      	ldrh	r3, [r4, #12]
 8004eba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ebe:	81a3      	strh	r3, [r4, #12]
 8004ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ec8:	4407      	add	r7, r0
 8004eca:	eba8 0800 	sub.w	r8, r8, r0
 8004ece:	e7e8      	b.n	8004ea2 <__sflush_r+0xde>
 8004ed0:	20400001 	.word	0x20400001

08004ed4 <_fflush_r>:
 8004ed4:	b538      	push	{r3, r4, r5, lr}
 8004ed6:	690b      	ldr	r3, [r1, #16]
 8004ed8:	4605      	mov	r5, r0
 8004eda:	460c      	mov	r4, r1
 8004edc:	b1db      	cbz	r3, 8004f16 <_fflush_r+0x42>
 8004ede:	b118      	cbz	r0, 8004ee8 <_fflush_r+0x14>
 8004ee0:	6983      	ldr	r3, [r0, #24]
 8004ee2:	b90b      	cbnz	r3, 8004ee8 <_fflush_r+0x14>
 8004ee4:	f000 f860 	bl	8004fa8 <__sinit>
 8004ee8:	4b0c      	ldr	r3, [pc, #48]	; (8004f1c <_fflush_r+0x48>)
 8004eea:	429c      	cmp	r4, r3
 8004eec:	d109      	bne.n	8004f02 <_fflush_r+0x2e>
 8004eee:	686c      	ldr	r4, [r5, #4]
 8004ef0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ef4:	b17b      	cbz	r3, 8004f16 <_fflush_r+0x42>
 8004ef6:	4621      	mov	r1, r4
 8004ef8:	4628      	mov	r0, r5
 8004efa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004efe:	f7ff bf61 	b.w	8004dc4 <__sflush_r>
 8004f02:	4b07      	ldr	r3, [pc, #28]	; (8004f20 <_fflush_r+0x4c>)
 8004f04:	429c      	cmp	r4, r3
 8004f06:	d101      	bne.n	8004f0c <_fflush_r+0x38>
 8004f08:	68ac      	ldr	r4, [r5, #8]
 8004f0a:	e7f1      	b.n	8004ef0 <_fflush_r+0x1c>
 8004f0c:	4b05      	ldr	r3, [pc, #20]	; (8004f24 <_fflush_r+0x50>)
 8004f0e:	429c      	cmp	r4, r3
 8004f10:	bf08      	it	eq
 8004f12:	68ec      	ldreq	r4, [r5, #12]
 8004f14:	e7ec      	b.n	8004ef0 <_fflush_r+0x1c>
 8004f16:	2000      	movs	r0, #0
 8004f18:	bd38      	pop	{r3, r4, r5, pc}
 8004f1a:	bf00      	nop
 8004f1c:	08006104 	.word	0x08006104
 8004f20:	08006124 	.word	0x08006124
 8004f24:	080060e4 	.word	0x080060e4

08004f28 <_cleanup_r>:
 8004f28:	4901      	ldr	r1, [pc, #4]	; (8004f30 <_cleanup_r+0x8>)
 8004f2a:	f000 b8a9 	b.w	8005080 <_fwalk_reent>
 8004f2e:	bf00      	nop
 8004f30:	08004ed5 	.word	0x08004ed5

08004f34 <std.isra.0>:
 8004f34:	2300      	movs	r3, #0
 8004f36:	b510      	push	{r4, lr}
 8004f38:	4604      	mov	r4, r0
 8004f3a:	6003      	str	r3, [r0, #0]
 8004f3c:	6043      	str	r3, [r0, #4]
 8004f3e:	6083      	str	r3, [r0, #8]
 8004f40:	8181      	strh	r1, [r0, #12]
 8004f42:	6643      	str	r3, [r0, #100]	; 0x64
 8004f44:	81c2      	strh	r2, [r0, #14]
 8004f46:	6103      	str	r3, [r0, #16]
 8004f48:	6143      	str	r3, [r0, #20]
 8004f4a:	6183      	str	r3, [r0, #24]
 8004f4c:	4619      	mov	r1, r3
 8004f4e:	2208      	movs	r2, #8
 8004f50:	305c      	adds	r0, #92	; 0x5c
 8004f52:	f7ff fdba 	bl	8004aca <memset>
 8004f56:	4b05      	ldr	r3, [pc, #20]	; (8004f6c <std.isra.0+0x38>)
 8004f58:	6263      	str	r3, [r4, #36]	; 0x24
 8004f5a:	4b05      	ldr	r3, [pc, #20]	; (8004f70 <std.isra.0+0x3c>)
 8004f5c:	62a3      	str	r3, [r4, #40]	; 0x28
 8004f5e:	4b05      	ldr	r3, [pc, #20]	; (8004f74 <std.isra.0+0x40>)
 8004f60:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004f62:	4b05      	ldr	r3, [pc, #20]	; (8004f78 <std.isra.0+0x44>)
 8004f64:	6224      	str	r4, [r4, #32]
 8004f66:	6323      	str	r3, [r4, #48]	; 0x30
 8004f68:	bd10      	pop	{r4, pc}
 8004f6a:	bf00      	nop
 8004f6c:	08005bb5 	.word	0x08005bb5
 8004f70:	08005bd7 	.word	0x08005bd7
 8004f74:	08005c0f 	.word	0x08005c0f
 8004f78:	08005c33 	.word	0x08005c33

08004f7c <__sfmoreglue>:
 8004f7c:	b570      	push	{r4, r5, r6, lr}
 8004f7e:	1e4a      	subs	r2, r1, #1
 8004f80:	2568      	movs	r5, #104	; 0x68
 8004f82:	4355      	muls	r5, r2
 8004f84:	460e      	mov	r6, r1
 8004f86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004f8a:	f000 f949 	bl	8005220 <_malloc_r>
 8004f8e:	4604      	mov	r4, r0
 8004f90:	b140      	cbz	r0, 8004fa4 <__sfmoreglue+0x28>
 8004f92:	2100      	movs	r1, #0
 8004f94:	e880 0042 	stmia.w	r0, {r1, r6}
 8004f98:	300c      	adds	r0, #12
 8004f9a:	60a0      	str	r0, [r4, #8]
 8004f9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004fa0:	f7ff fd93 	bl	8004aca <memset>
 8004fa4:	4620      	mov	r0, r4
 8004fa6:	bd70      	pop	{r4, r5, r6, pc}

08004fa8 <__sinit>:
 8004fa8:	6983      	ldr	r3, [r0, #24]
 8004faa:	b510      	push	{r4, lr}
 8004fac:	4604      	mov	r4, r0
 8004fae:	bb33      	cbnz	r3, 8004ffe <__sinit+0x56>
 8004fb0:	6483      	str	r3, [r0, #72]	; 0x48
 8004fb2:	64c3      	str	r3, [r0, #76]	; 0x4c
 8004fb4:	6503      	str	r3, [r0, #80]	; 0x50
 8004fb6:	4b12      	ldr	r3, [pc, #72]	; (8005000 <__sinit+0x58>)
 8004fb8:	4a12      	ldr	r2, [pc, #72]	; (8005004 <__sinit+0x5c>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6282      	str	r2, [r0, #40]	; 0x28
 8004fbe:	4298      	cmp	r0, r3
 8004fc0:	bf04      	itt	eq
 8004fc2:	2301      	moveq	r3, #1
 8004fc4:	6183      	streq	r3, [r0, #24]
 8004fc6:	f000 f81f 	bl	8005008 <__sfp>
 8004fca:	6060      	str	r0, [r4, #4]
 8004fcc:	4620      	mov	r0, r4
 8004fce:	f000 f81b 	bl	8005008 <__sfp>
 8004fd2:	60a0      	str	r0, [r4, #8]
 8004fd4:	4620      	mov	r0, r4
 8004fd6:	f000 f817 	bl	8005008 <__sfp>
 8004fda:	2200      	movs	r2, #0
 8004fdc:	60e0      	str	r0, [r4, #12]
 8004fde:	2104      	movs	r1, #4
 8004fe0:	6860      	ldr	r0, [r4, #4]
 8004fe2:	f7ff ffa7 	bl	8004f34 <std.isra.0>
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	2109      	movs	r1, #9
 8004fea:	68a0      	ldr	r0, [r4, #8]
 8004fec:	f7ff ffa2 	bl	8004f34 <std.isra.0>
 8004ff0:	2202      	movs	r2, #2
 8004ff2:	2112      	movs	r1, #18
 8004ff4:	68e0      	ldr	r0, [r4, #12]
 8004ff6:	f7ff ff9d 	bl	8004f34 <std.isra.0>
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	61a3      	str	r3, [r4, #24]
 8004ffe:	bd10      	pop	{r4, pc}
 8005000:	080060e0 	.word	0x080060e0
 8005004:	08004f29 	.word	0x08004f29

08005008 <__sfp>:
 8005008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800500a:	4b1c      	ldr	r3, [pc, #112]	; (800507c <__sfp+0x74>)
 800500c:	681e      	ldr	r6, [r3, #0]
 800500e:	69b3      	ldr	r3, [r6, #24]
 8005010:	4607      	mov	r7, r0
 8005012:	b913      	cbnz	r3, 800501a <__sfp+0x12>
 8005014:	4630      	mov	r0, r6
 8005016:	f7ff ffc7 	bl	8004fa8 <__sinit>
 800501a:	3648      	adds	r6, #72	; 0x48
 800501c:	68b4      	ldr	r4, [r6, #8]
 800501e:	6873      	ldr	r3, [r6, #4]
 8005020:	3b01      	subs	r3, #1
 8005022:	d503      	bpl.n	800502c <__sfp+0x24>
 8005024:	6833      	ldr	r3, [r6, #0]
 8005026:	b133      	cbz	r3, 8005036 <__sfp+0x2e>
 8005028:	6836      	ldr	r6, [r6, #0]
 800502a:	e7f7      	b.n	800501c <__sfp+0x14>
 800502c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005030:	b16d      	cbz	r5, 800504e <__sfp+0x46>
 8005032:	3468      	adds	r4, #104	; 0x68
 8005034:	e7f4      	b.n	8005020 <__sfp+0x18>
 8005036:	2104      	movs	r1, #4
 8005038:	4638      	mov	r0, r7
 800503a:	f7ff ff9f 	bl	8004f7c <__sfmoreglue>
 800503e:	6030      	str	r0, [r6, #0]
 8005040:	2800      	cmp	r0, #0
 8005042:	d1f1      	bne.n	8005028 <__sfp+0x20>
 8005044:	230c      	movs	r3, #12
 8005046:	603b      	str	r3, [r7, #0]
 8005048:	4604      	mov	r4, r0
 800504a:	4620      	mov	r0, r4
 800504c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800504e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005052:	81e3      	strh	r3, [r4, #14]
 8005054:	2301      	movs	r3, #1
 8005056:	81a3      	strh	r3, [r4, #12]
 8005058:	6665      	str	r5, [r4, #100]	; 0x64
 800505a:	6025      	str	r5, [r4, #0]
 800505c:	60a5      	str	r5, [r4, #8]
 800505e:	6065      	str	r5, [r4, #4]
 8005060:	6125      	str	r5, [r4, #16]
 8005062:	6165      	str	r5, [r4, #20]
 8005064:	61a5      	str	r5, [r4, #24]
 8005066:	2208      	movs	r2, #8
 8005068:	4629      	mov	r1, r5
 800506a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800506e:	f7ff fd2c 	bl	8004aca <memset>
 8005072:	6365      	str	r5, [r4, #52]	; 0x34
 8005074:	63a5      	str	r5, [r4, #56]	; 0x38
 8005076:	64a5      	str	r5, [r4, #72]	; 0x48
 8005078:	64e5      	str	r5, [r4, #76]	; 0x4c
 800507a:	e7e6      	b.n	800504a <__sfp+0x42>
 800507c:	080060e0 	.word	0x080060e0

08005080 <_fwalk_reent>:
 8005080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005084:	4680      	mov	r8, r0
 8005086:	4689      	mov	r9, r1
 8005088:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800508c:	2600      	movs	r6, #0
 800508e:	b914      	cbnz	r4, 8005096 <_fwalk_reent+0x16>
 8005090:	4630      	mov	r0, r6
 8005092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005096:	68a5      	ldr	r5, [r4, #8]
 8005098:	6867      	ldr	r7, [r4, #4]
 800509a:	3f01      	subs	r7, #1
 800509c:	d501      	bpl.n	80050a2 <_fwalk_reent+0x22>
 800509e:	6824      	ldr	r4, [r4, #0]
 80050a0:	e7f5      	b.n	800508e <_fwalk_reent+0xe>
 80050a2:	89ab      	ldrh	r3, [r5, #12]
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d907      	bls.n	80050b8 <_fwalk_reent+0x38>
 80050a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80050ac:	3301      	adds	r3, #1
 80050ae:	d003      	beq.n	80050b8 <_fwalk_reent+0x38>
 80050b0:	4629      	mov	r1, r5
 80050b2:	4640      	mov	r0, r8
 80050b4:	47c8      	blx	r9
 80050b6:	4306      	orrs	r6, r0
 80050b8:	3568      	adds	r5, #104	; 0x68
 80050ba:	e7ee      	b.n	800509a <_fwalk_reent+0x1a>

080050bc <__swhatbuf_r>:
 80050bc:	b570      	push	{r4, r5, r6, lr}
 80050be:	460e      	mov	r6, r1
 80050c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050c4:	2900      	cmp	r1, #0
 80050c6:	b090      	sub	sp, #64	; 0x40
 80050c8:	4614      	mov	r4, r2
 80050ca:	461d      	mov	r5, r3
 80050cc:	da07      	bge.n	80050de <__swhatbuf_r+0x22>
 80050ce:	2300      	movs	r3, #0
 80050d0:	602b      	str	r3, [r5, #0]
 80050d2:	89b3      	ldrh	r3, [r6, #12]
 80050d4:	061a      	lsls	r2, r3, #24
 80050d6:	d410      	bmi.n	80050fa <__swhatbuf_r+0x3e>
 80050d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050dc:	e00e      	b.n	80050fc <__swhatbuf_r+0x40>
 80050de:	aa01      	add	r2, sp, #4
 80050e0:	f000 fdce 	bl	8005c80 <_fstat_r>
 80050e4:	2800      	cmp	r0, #0
 80050e6:	dbf2      	blt.n	80050ce <__swhatbuf_r+0x12>
 80050e8:	9a02      	ldr	r2, [sp, #8]
 80050ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80050ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80050f2:	425a      	negs	r2, r3
 80050f4:	415a      	adcs	r2, r3
 80050f6:	602a      	str	r2, [r5, #0]
 80050f8:	e7ee      	b.n	80050d8 <__swhatbuf_r+0x1c>
 80050fa:	2340      	movs	r3, #64	; 0x40
 80050fc:	2000      	movs	r0, #0
 80050fe:	6023      	str	r3, [r4, #0]
 8005100:	b010      	add	sp, #64	; 0x40
 8005102:	bd70      	pop	{r4, r5, r6, pc}

08005104 <__smakebuf_r>:
 8005104:	898b      	ldrh	r3, [r1, #12]
 8005106:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005108:	079d      	lsls	r5, r3, #30
 800510a:	4606      	mov	r6, r0
 800510c:	460c      	mov	r4, r1
 800510e:	d507      	bpl.n	8005120 <__smakebuf_r+0x1c>
 8005110:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005114:	6023      	str	r3, [r4, #0]
 8005116:	6123      	str	r3, [r4, #16]
 8005118:	2301      	movs	r3, #1
 800511a:	6163      	str	r3, [r4, #20]
 800511c:	b002      	add	sp, #8
 800511e:	bd70      	pop	{r4, r5, r6, pc}
 8005120:	ab01      	add	r3, sp, #4
 8005122:	466a      	mov	r2, sp
 8005124:	f7ff ffca 	bl	80050bc <__swhatbuf_r>
 8005128:	9900      	ldr	r1, [sp, #0]
 800512a:	4605      	mov	r5, r0
 800512c:	4630      	mov	r0, r6
 800512e:	f000 f877 	bl	8005220 <_malloc_r>
 8005132:	b948      	cbnz	r0, 8005148 <__smakebuf_r+0x44>
 8005134:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005138:	059a      	lsls	r2, r3, #22
 800513a:	d4ef      	bmi.n	800511c <__smakebuf_r+0x18>
 800513c:	f023 0303 	bic.w	r3, r3, #3
 8005140:	f043 0302 	orr.w	r3, r3, #2
 8005144:	81a3      	strh	r3, [r4, #12]
 8005146:	e7e3      	b.n	8005110 <__smakebuf_r+0xc>
 8005148:	4b0d      	ldr	r3, [pc, #52]	; (8005180 <__smakebuf_r+0x7c>)
 800514a:	62b3      	str	r3, [r6, #40]	; 0x28
 800514c:	89a3      	ldrh	r3, [r4, #12]
 800514e:	6020      	str	r0, [r4, #0]
 8005150:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005154:	81a3      	strh	r3, [r4, #12]
 8005156:	9b00      	ldr	r3, [sp, #0]
 8005158:	6163      	str	r3, [r4, #20]
 800515a:	9b01      	ldr	r3, [sp, #4]
 800515c:	6120      	str	r0, [r4, #16]
 800515e:	b15b      	cbz	r3, 8005178 <__smakebuf_r+0x74>
 8005160:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005164:	4630      	mov	r0, r6
 8005166:	f000 fd9d 	bl	8005ca4 <_isatty_r>
 800516a:	b128      	cbz	r0, 8005178 <__smakebuf_r+0x74>
 800516c:	89a3      	ldrh	r3, [r4, #12]
 800516e:	f023 0303 	bic.w	r3, r3, #3
 8005172:	f043 0301 	orr.w	r3, r3, #1
 8005176:	81a3      	strh	r3, [r4, #12]
 8005178:	89a3      	ldrh	r3, [r4, #12]
 800517a:	431d      	orrs	r5, r3
 800517c:	81a5      	strh	r5, [r4, #12]
 800517e:	e7cd      	b.n	800511c <__smakebuf_r+0x18>
 8005180:	08004f29 	.word	0x08004f29

08005184 <_free_r>:
 8005184:	b538      	push	{r3, r4, r5, lr}
 8005186:	4605      	mov	r5, r0
 8005188:	2900      	cmp	r1, #0
 800518a:	d045      	beq.n	8005218 <_free_r+0x94>
 800518c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005190:	1f0c      	subs	r4, r1, #4
 8005192:	2b00      	cmp	r3, #0
 8005194:	bfb8      	it	lt
 8005196:	18e4      	addlt	r4, r4, r3
 8005198:	f000 fdc0 	bl	8005d1c <__malloc_lock>
 800519c:	4a1f      	ldr	r2, [pc, #124]	; (800521c <_free_r+0x98>)
 800519e:	6813      	ldr	r3, [r2, #0]
 80051a0:	4610      	mov	r0, r2
 80051a2:	b933      	cbnz	r3, 80051b2 <_free_r+0x2e>
 80051a4:	6063      	str	r3, [r4, #4]
 80051a6:	6014      	str	r4, [r2, #0]
 80051a8:	4628      	mov	r0, r5
 80051aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051ae:	f000 bdb6 	b.w	8005d1e <__malloc_unlock>
 80051b2:	42a3      	cmp	r3, r4
 80051b4:	d90c      	bls.n	80051d0 <_free_r+0x4c>
 80051b6:	6821      	ldr	r1, [r4, #0]
 80051b8:	1862      	adds	r2, r4, r1
 80051ba:	4293      	cmp	r3, r2
 80051bc:	bf04      	itt	eq
 80051be:	681a      	ldreq	r2, [r3, #0]
 80051c0:	685b      	ldreq	r3, [r3, #4]
 80051c2:	6063      	str	r3, [r4, #4]
 80051c4:	bf04      	itt	eq
 80051c6:	1852      	addeq	r2, r2, r1
 80051c8:	6022      	streq	r2, [r4, #0]
 80051ca:	6004      	str	r4, [r0, #0]
 80051cc:	e7ec      	b.n	80051a8 <_free_r+0x24>
 80051ce:	4613      	mov	r3, r2
 80051d0:	685a      	ldr	r2, [r3, #4]
 80051d2:	b10a      	cbz	r2, 80051d8 <_free_r+0x54>
 80051d4:	42a2      	cmp	r2, r4
 80051d6:	d9fa      	bls.n	80051ce <_free_r+0x4a>
 80051d8:	6819      	ldr	r1, [r3, #0]
 80051da:	1858      	adds	r0, r3, r1
 80051dc:	42a0      	cmp	r0, r4
 80051de:	d10b      	bne.n	80051f8 <_free_r+0x74>
 80051e0:	6820      	ldr	r0, [r4, #0]
 80051e2:	4401      	add	r1, r0
 80051e4:	1858      	adds	r0, r3, r1
 80051e6:	4282      	cmp	r2, r0
 80051e8:	6019      	str	r1, [r3, #0]
 80051ea:	d1dd      	bne.n	80051a8 <_free_r+0x24>
 80051ec:	6810      	ldr	r0, [r2, #0]
 80051ee:	6852      	ldr	r2, [r2, #4]
 80051f0:	605a      	str	r2, [r3, #4]
 80051f2:	4401      	add	r1, r0
 80051f4:	6019      	str	r1, [r3, #0]
 80051f6:	e7d7      	b.n	80051a8 <_free_r+0x24>
 80051f8:	d902      	bls.n	8005200 <_free_r+0x7c>
 80051fa:	230c      	movs	r3, #12
 80051fc:	602b      	str	r3, [r5, #0]
 80051fe:	e7d3      	b.n	80051a8 <_free_r+0x24>
 8005200:	6820      	ldr	r0, [r4, #0]
 8005202:	1821      	adds	r1, r4, r0
 8005204:	428a      	cmp	r2, r1
 8005206:	bf04      	itt	eq
 8005208:	6811      	ldreq	r1, [r2, #0]
 800520a:	6852      	ldreq	r2, [r2, #4]
 800520c:	6062      	str	r2, [r4, #4]
 800520e:	bf04      	itt	eq
 8005210:	1809      	addeq	r1, r1, r0
 8005212:	6021      	streq	r1, [r4, #0]
 8005214:	605c      	str	r4, [r3, #4]
 8005216:	e7c7      	b.n	80051a8 <_free_r+0x24>
 8005218:	bd38      	pop	{r3, r4, r5, pc}
 800521a:	bf00      	nop
 800521c:	20005bc4 	.word	0x20005bc4

08005220 <_malloc_r>:
 8005220:	b570      	push	{r4, r5, r6, lr}
 8005222:	1ccd      	adds	r5, r1, #3
 8005224:	f025 0503 	bic.w	r5, r5, #3
 8005228:	3508      	adds	r5, #8
 800522a:	2d0c      	cmp	r5, #12
 800522c:	bf38      	it	cc
 800522e:	250c      	movcc	r5, #12
 8005230:	2d00      	cmp	r5, #0
 8005232:	4606      	mov	r6, r0
 8005234:	db01      	blt.n	800523a <_malloc_r+0x1a>
 8005236:	42a9      	cmp	r1, r5
 8005238:	d903      	bls.n	8005242 <_malloc_r+0x22>
 800523a:	230c      	movs	r3, #12
 800523c:	6033      	str	r3, [r6, #0]
 800523e:	2000      	movs	r0, #0
 8005240:	bd70      	pop	{r4, r5, r6, pc}
 8005242:	f000 fd6b 	bl	8005d1c <__malloc_lock>
 8005246:	4a23      	ldr	r2, [pc, #140]	; (80052d4 <_malloc_r+0xb4>)
 8005248:	6814      	ldr	r4, [r2, #0]
 800524a:	4621      	mov	r1, r4
 800524c:	b991      	cbnz	r1, 8005274 <_malloc_r+0x54>
 800524e:	4c22      	ldr	r4, [pc, #136]	; (80052d8 <_malloc_r+0xb8>)
 8005250:	6823      	ldr	r3, [r4, #0]
 8005252:	b91b      	cbnz	r3, 800525c <_malloc_r+0x3c>
 8005254:	4630      	mov	r0, r6
 8005256:	f000 fc9d 	bl	8005b94 <_sbrk_r>
 800525a:	6020      	str	r0, [r4, #0]
 800525c:	4629      	mov	r1, r5
 800525e:	4630      	mov	r0, r6
 8005260:	f000 fc98 	bl	8005b94 <_sbrk_r>
 8005264:	1c43      	adds	r3, r0, #1
 8005266:	d126      	bne.n	80052b6 <_malloc_r+0x96>
 8005268:	230c      	movs	r3, #12
 800526a:	6033      	str	r3, [r6, #0]
 800526c:	4630      	mov	r0, r6
 800526e:	f000 fd56 	bl	8005d1e <__malloc_unlock>
 8005272:	e7e4      	b.n	800523e <_malloc_r+0x1e>
 8005274:	680b      	ldr	r3, [r1, #0]
 8005276:	1b5b      	subs	r3, r3, r5
 8005278:	d41a      	bmi.n	80052b0 <_malloc_r+0x90>
 800527a:	2b0b      	cmp	r3, #11
 800527c:	d90f      	bls.n	800529e <_malloc_r+0x7e>
 800527e:	600b      	str	r3, [r1, #0]
 8005280:	50cd      	str	r5, [r1, r3]
 8005282:	18cc      	adds	r4, r1, r3
 8005284:	4630      	mov	r0, r6
 8005286:	f000 fd4a 	bl	8005d1e <__malloc_unlock>
 800528a:	f104 000b 	add.w	r0, r4, #11
 800528e:	1d23      	adds	r3, r4, #4
 8005290:	f020 0007 	bic.w	r0, r0, #7
 8005294:	1ac3      	subs	r3, r0, r3
 8005296:	d01b      	beq.n	80052d0 <_malloc_r+0xb0>
 8005298:	425a      	negs	r2, r3
 800529a:	50e2      	str	r2, [r4, r3]
 800529c:	bd70      	pop	{r4, r5, r6, pc}
 800529e:	428c      	cmp	r4, r1
 80052a0:	bf0d      	iteet	eq
 80052a2:	6863      	ldreq	r3, [r4, #4]
 80052a4:	684b      	ldrne	r3, [r1, #4]
 80052a6:	6063      	strne	r3, [r4, #4]
 80052a8:	6013      	streq	r3, [r2, #0]
 80052aa:	bf18      	it	ne
 80052ac:	460c      	movne	r4, r1
 80052ae:	e7e9      	b.n	8005284 <_malloc_r+0x64>
 80052b0:	460c      	mov	r4, r1
 80052b2:	6849      	ldr	r1, [r1, #4]
 80052b4:	e7ca      	b.n	800524c <_malloc_r+0x2c>
 80052b6:	1cc4      	adds	r4, r0, #3
 80052b8:	f024 0403 	bic.w	r4, r4, #3
 80052bc:	42a0      	cmp	r0, r4
 80052be:	d005      	beq.n	80052cc <_malloc_r+0xac>
 80052c0:	1a21      	subs	r1, r4, r0
 80052c2:	4630      	mov	r0, r6
 80052c4:	f000 fc66 	bl	8005b94 <_sbrk_r>
 80052c8:	3001      	adds	r0, #1
 80052ca:	d0cd      	beq.n	8005268 <_malloc_r+0x48>
 80052cc:	6025      	str	r5, [r4, #0]
 80052ce:	e7d9      	b.n	8005284 <_malloc_r+0x64>
 80052d0:	bd70      	pop	{r4, r5, r6, pc}
 80052d2:	bf00      	nop
 80052d4:	20005bc4 	.word	0x20005bc4
 80052d8:	20005bc8 	.word	0x20005bc8

080052dc <__ssputs_r>:
 80052dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052e0:	688e      	ldr	r6, [r1, #8]
 80052e2:	429e      	cmp	r6, r3
 80052e4:	4682      	mov	sl, r0
 80052e6:	460c      	mov	r4, r1
 80052e8:	4691      	mov	r9, r2
 80052ea:	4698      	mov	r8, r3
 80052ec:	d835      	bhi.n	800535a <__ssputs_r+0x7e>
 80052ee:	898a      	ldrh	r2, [r1, #12]
 80052f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80052f4:	d031      	beq.n	800535a <__ssputs_r+0x7e>
 80052f6:	6825      	ldr	r5, [r4, #0]
 80052f8:	6909      	ldr	r1, [r1, #16]
 80052fa:	1a6f      	subs	r7, r5, r1
 80052fc:	6965      	ldr	r5, [r4, #20]
 80052fe:	2302      	movs	r3, #2
 8005300:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005304:	fb95 f5f3 	sdiv	r5, r5, r3
 8005308:	f108 0301 	add.w	r3, r8, #1
 800530c:	443b      	add	r3, r7
 800530e:	429d      	cmp	r5, r3
 8005310:	bf38      	it	cc
 8005312:	461d      	movcc	r5, r3
 8005314:	0553      	lsls	r3, r2, #21
 8005316:	d531      	bpl.n	800537c <__ssputs_r+0xa0>
 8005318:	4629      	mov	r1, r5
 800531a:	f7ff ff81 	bl	8005220 <_malloc_r>
 800531e:	4606      	mov	r6, r0
 8005320:	b950      	cbnz	r0, 8005338 <__ssputs_r+0x5c>
 8005322:	230c      	movs	r3, #12
 8005324:	f8ca 3000 	str.w	r3, [sl]
 8005328:	89a3      	ldrh	r3, [r4, #12]
 800532a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800532e:	81a3      	strh	r3, [r4, #12]
 8005330:	f04f 30ff 	mov.w	r0, #4294967295
 8005334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005338:	463a      	mov	r2, r7
 800533a:	6921      	ldr	r1, [r4, #16]
 800533c:	f7ff fbba 	bl	8004ab4 <memcpy>
 8005340:	89a3      	ldrh	r3, [r4, #12]
 8005342:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005346:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800534a:	81a3      	strh	r3, [r4, #12]
 800534c:	6126      	str	r6, [r4, #16]
 800534e:	6165      	str	r5, [r4, #20]
 8005350:	443e      	add	r6, r7
 8005352:	1bed      	subs	r5, r5, r7
 8005354:	6026      	str	r6, [r4, #0]
 8005356:	60a5      	str	r5, [r4, #8]
 8005358:	4646      	mov	r6, r8
 800535a:	4546      	cmp	r6, r8
 800535c:	bf28      	it	cs
 800535e:	4646      	movcs	r6, r8
 8005360:	4632      	mov	r2, r6
 8005362:	4649      	mov	r1, r9
 8005364:	6820      	ldr	r0, [r4, #0]
 8005366:	f000 fcbf 	bl	8005ce8 <memmove>
 800536a:	68a3      	ldr	r3, [r4, #8]
 800536c:	1b9b      	subs	r3, r3, r6
 800536e:	60a3      	str	r3, [r4, #8]
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	441e      	add	r6, r3
 8005374:	6026      	str	r6, [r4, #0]
 8005376:	2000      	movs	r0, #0
 8005378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800537c:	462a      	mov	r2, r5
 800537e:	f000 fccf 	bl	8005d20 <_realloc_r>
 8005382:	4606      	mov	r6, r0
 8005384:	2800      	cmp	r0, #0
 8005386:	d1e1      	bne.n	800534c <__ssputs_r+0x70>
 8005388:	6921      	ldr	r1, [r4, #16]
 800538a:	4650      	mov	r0, sl
 800538c:	f7ff fefa 	bl	8005184 <_free_r>
 8005390:	e7c7      	b.n	8005322 <__ssputs_r+0x46>
	...

08005394 <_svfiprintf_r>:
 8005394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005398:	b09d      	sub	sp, #116	; 0x74
 800539a:	4680      	mov	r8, r0
 800539c:	9303      	str	r3, [sp, #12]
 800539e:	898b      	ldrh	r3, [r1, #12]
 80053a0:	061c      	lsls	r4, r3, #24
 80053a2:	460d      	mov	r5, r1
 80053a4:	4616      	mov	r6, r2
 80053a6:	d50f      	bpl.n	80053c8 <_svfiprintf_r+0x34>
 80053a8:	690b      	ldr	r3, [r1, #16]
 80053aa:	b96b      	cbnz	r3, 80053c8 <_svfiprintf_r+0x34>
 80053ac:	2140      	movs	r1, #64	; 0x40
 80053ae:	f7ff ff37 	bl	8005220 <_malloc_r>
 80053b2:	6028      	str	r0, [r5, #0]
 80053b4:	6128      	str	r0, [r5, #16]
 80053b6:	b928      	cbnz	r0, 80053c4 <_svfiprintf_r+0x30>
 80053b8:	230c      	movs	r3, #12
 80053ba:	f8c8 3000 	str.w	r3, [r8]
 80053be:	f04f 30ff 	mov.w	r0, #4294967295
 80053c2:	e0c5      	b.n	8005550 <_svfiprintf_r+0x1bc>
 80053c4:	2340      	movs	r3, #64	; 0x40
 80053c6:	616b      	str	r3, [r5, #20]
 80053c8:	2300      	movs	r3, #0
 80053ca:	9309      	str	r3, [sp, #36]	; 0x24
 80053cc:	2320      	movs	r3, #32
 80053ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80053d2:	2330      	movs	r3, #48	; 0x30
 80053d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80053d8:	f04f 0b01 	mov.w	fp, #1
 80053dc:	4637      	mov	r7, r6
 80053de:	463c      	mov	r4, r7
 80053e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d13c      	bne.n	8005462 <_svfiprintf_r+0xce>
 80053e8:	ebb7 0a06 	subs.w	sl, r7, r6
 80053ec:	d00b      	beq.n	8005406 <_svfiprintf_r+0x72>
 80053ee:	4653      	mov	r3, sl
 80053f0:	4632      	mov	r2, r6
 80053f2:	4629      	mov	r1, r5
 80053f4:	4640      	mov	r0, r8
 80053f6:	f7ff ff71 	bl	80052dc <__ssputs_r>
 80053fa:	3001      	adds	r0, #1
 80053fc:	f000 80a3 	beq.w	8005546 <_svfiprintf_r+0x1b2>
 8005400:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005402:	4453      	add	r3, sl
 8005404:	9309      	str	r3, [sp, #36]	; 0x24
 8005406:	783b      	ldrb	r3, [r7, #0]
 8005408:	2b00      	cmp	r3, #0
 800540a:	f000 809c 	beq.w	8005546 <_svfiprintf_r+0x1b2>
 800540e:	2300      	movs	r3, #0
 8005410:	f04f 32ff 	mov.w	r2, #4294967295
 8005414:	9304      	str	r3, [sp, #16]
 8005416:	9307      	str	r3, [sp, #28]
 8005418:	9205      	str	r2, [sp, #20]
 800541a:	9306      	str	r3, [sp, #24]
 800541c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005420:	931a      	str	r3, [sp, #104]	; 0x68
 8005422:	2205      	movs	r2, #5
 8005424:	7821      	ldrb	r1, [r4, #0]
 8005426:	4850      	ldr	r0, [pc, #320]	; (8005568 <_svfiprintf_r+0x1d4>)
 8005428:	f7fa fed2 	bl	80001d0 <memchr>
 800542c:	1c67      	adds	r7, r4, #1
 800542e:	9b04      	ldr	r3, [sp, #16]
 8005430:	b9d8      	cbnz	r0, 800546a <_svfiprintf_r+0xd6>
 8005432:	06d9      	lsls	r1, r3, #27
 8005434:	bf44      	itt	mi
 8005436:	2220      	movmi	r2, #32
 8005438:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800543c:	071a      	lsls	r2, r3, #28
 800543e:	bf44      	itt	mi
 8005440:	222b      	movmi	r2, #43	; 0x2b
 8005442:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005446:	7822      	ldrb	r2, [r4, #0]
 8005448:	2a2a      	cmp	r2, #42	; 0x2a
 800544a:	d016      	beq.n	800547a <_svfiprintf_r+0xe6>
 800544c:	9a07      	ldr	r2, [sp, #28]
 800544e:	2100      	movs	r1, #0
 8005450:	200a      	movs	r0, #10
 8005452:	4627      	mov	r7, r4
 8005454:	3401      	adds	r4, #1
 8005456:	783b      	ldrb	r3, [r7, #0]
 8005458:	3b30      	subs	r3, #48	; 0x30
 800545a:	2b09      	cmp	r3, #9
 800545c:	d951      	bls.n	8005502 <_svfiprintf_r+0x16e>
 800545e:	b1c9      	cbz	r1, 8005494 <_svfiprintf_r+0x100>
 8005460:	e011      	b.n	8005486 <_svfiprintf_r+0xf2>
 8005462:	2b25      	cmp	r3, #37	; 0x25
 8005464:	d0c0      	beq.n	80053e8 <_svfiprintf_r+0x54>
 8005466:	4627      	mov	r7, r4
 8005468:	e7b9      	b.n	80053de <_svfiprintf_r+0x4a>
 800546a:	4a3f      	ldr	r2, [pc, #252]	; (8005568 <_svfiprintf_r+0x1d4>)
 800546c:	1a80      	subs	r0, r0, r2
 800546e:	fa0b f000 	lsl.w	r0, fp, r0
 8005472:	4318      	orrs	r0, r3
 8005474:	9004      	str	r0, [sp, #16]
 8005476:	463c      	mov	r4, r7
 8005478:	e7d3      	b.n	8005422 <_svfiprintf_r+0x8e>
 800547a:	9a03      	ldr	r2, [sp, #12]
 800547c:	1d11      	adds	r1, r2, #4
 800547e:	6812      	ldr	r2, [r2, #0]
 8005480:	9103      	str	r1, [sp, #12]
 8005482:	2a00      	cmp	r2, #0
 8005484:	db01      	blt.n	800548a <_svfiprintf_r+0xf6>
 8005486:	9207      	str	r2, [sp, #28]
 8005488:	e004      	b.n	8005494 <_svfiprintf_r+0x100>
 800548a:	4252      	negs	r2, r2
 800548c:	f043 0302 	orr.w	r3, r3, #2
 8005490:	9207      	str	r2, [sp, #28]
 8005492:	9304      	str	r3, [sp, #16]
 8005494:	783b      	ldrb	r3, [r7, #0]
 8005496:	2b2e      	cmp	r3, #46	; 0x2e
 8005498:	d10e      	bne.n	80054b8 <_svfiprintf_r+0x124>
 800549a:	787b      	ldrb	r3, [r7, #1]
 800549c:	2b2a      	cmp	r3, #42	; 0x2a
 800549e:	f107 0101 	add.w	r1, r7, #1
 80054a2:	d132      	bne.n	800550a <_svfiprintf_r+0x176>
 80054a4:	9b03      	ldr	r3, [sp, #12]
 80054a6:	1d1a      	adds	r2, r3, #4
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	9203      	str	r2, [sp, #12]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	bfb8      	it	lt
 80054b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80054b4:	3702      	adds	r7, #2
 80054b6:	9305      	str	r3, [sp, #20]
 80054b8:	4c2c      	ldr	r4, [pc, #176]	; (800556c <_svfiprintf_r+0x1d8>)
 80054ba:	7839      	ldrb	r1, [r7, #0]
 80054bc:	2203      	movs	r2, #3
 80054be:	4620      	mov	r0, r4
 80054c0:	f7fa fe86 	bl	80001d0 <memchr>
 80054c4:	b138      	cbz	r0, 80054d6 <_svfiprintf_r+0x142>
 80054c6:	2340      	movs	r3, #64	; 0x40
 80054c8:	1b00      	subs	r0, r0, r4
 80054ca:	fa03 f000 	lsl.w	r0, r3, r0
 80054ce:	9b04      	ldr	r3, [sp, #16]
 80054d0:	4303      	orrs	r3, r0
 80054d2:	9304      	str	r3, [sp, #16]
 80054d4:	3701      	adds	r7, #1
 80054d6:	7839      	ldrb	r1, [r7, #0]
 80054d8:	4825      	ldr	r0, [pc, #148]	; (8005570 <_svfiprintf_r+0x1dc>)
 80054da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80054de:	2206      	movs	r2, #6
 80054e0:	1c7e      	adds	r6, r7, #1
 80054e2:	f7fa fe75 	bl	80001d0 <memchr>
 80054e6:	2800      	cmp	r0, #0
 80054e8:	d035      	beq.n	8005556 <_svfiprintf_r+0x1c2>
 80054ea:	4b22      	ldr	r3, [pc, #136]	; (8005574 <_svfiprintf_r+0x1e0>)
 80054ec:	b9fb      	cbnz	r3, 800552e <_svfiprintf_r+0x19a>
 80054ee:	9b03      	ldr	r3, [sp, #12]
 80054f0:	3307      	adds	r3, #7
 80054f2:	f023 0307 	bic.w	r3, r3, #7
 80054f6:	3308      	adds	r3, #8
 80054f8:	9303      	str	r3, [sp, #12]
 80054fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054fc:	444b      	add	r3, r9
 80054fe:	9309      	str	r3, [sp, #36]	; 0x24
 8005500:	e76c      	b.n	80053dc <_svfiprintf_r+0x48>
 8005502:	fb00 3202 	mla	r2, r0, r2, r3
 8005506:	2101      	movs	r1, #1
 8005508:	e7a3      	b.n	8005452 <_svfiprintf_r+0xbe>
 800550a:	2300      	movs	r3, #0
 800550c:	9305      	str	r3, [sp, #20]
 800550e:	4618      	mov	r0, r3
 8005510:	240a      	movs	r4, #10
 8005512:	460f      	mov	r7, r1
 8005514:	3101      	adds	r1, #1
 8005516:	783a      	ldrb	r2, [r7, #0]
 8005518:	3a30      	subs	r2, #48	; 0x30
 800551a:	2a09      	cmp	r2, #9
 800551c:	d903      	bls.n	8005526 <_svfiprintf_r+0x192>
 800551e:	2b00      	cmp	r3, #0
 8005520:	d0ca      	beq.n	80054b8 <_svfiprintf_r+0x124>
 8005522:	9005      	str	r0, [sp, #20]
 8005524:	e7c8      	b.n	80054b8 <_svfiprintf_r+0x124>
 8005526:	fb04 2000 	mla	r0, r4, r0, r2
 800552a:	2301      	movs	r3, #1
 800552c:	e7f1      	b.n	8005512 <_svfiprintf_r+0x17e>
 800552e:	ab03      	add	r3, sp, #12
 8005530:	9300      	str	r3, [sp, #0]
 8005532:	462a      	mov	r2, r5
 8005534:	4b10      	ldr	r3, [pc, #64]	; (8005578 <_svfiprintf_r+0x1e4>)
 8005536:	a904      	add	r1, sp, #16
 8005538:	4640      	mov	r0, r8
 800553a:	f3af 8000 	nop.w
 800553e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005542:	4681      	mov	r9, r0
 8005544:	d1d9      	bne.n	80054fa <_svfiprintf_r+0x166>
 8005546:	89ab      	ldrh	r3, [r5, #12]
 8005548:	065b      	lsls	r3, r3, #25
 800554a:	f53f af38 	bmi.w	80053be <_svfiprintf_r+0x2a>
 800554e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005550:	b01d      	add	sp, #116	; 0x74
 8005552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005556:	ab03      	add	r3, sp, #12
 8005558:	9300      	str	r3, [sp, #0]
 800555a:	462a      	mov	r2, r5
 800555c:	4b06      	ldr	r3, [pc, #24]	; (8005578 <_svfiprintf_r+0x1e4>)
 800555e:	a904      	add	r1, sp, #16
 8005560:	4640      	mov	r0, r8
 8005562:	f000 f9c1 	bl	80058e8 <_printf_i>
 8005566:	e7ea      	b.n	800553e <_svfiprintf_r+0x1aa>
 8005568:	08006144 	.word	0x08006144
 800556c:	0800614a 	.word	0x0800614a
 8005570:	0800614e 	.word	0x0800614e
 8005574:	00000000 	.word	0x00000000
 8005578:	080052dd 	.word	0x080052dd

0800557c <__sfputc_r>:
 800557c:	6893      	ldr	r3, [r2, #8]
 800557e:	3b01      	subs	r3, #1
 8005580:	2b00      	cmp	r3, #0
 8005582:	b410      	push	{r4}
 8005584:	6093      	str	r3, [r2, #8]
 8005586:	da09      	bge.n	800559c <__sfputc_r+0x20>
 8005588:	6994      	ldr	r4, [r2, #24]
 800558a:	42a3      	cmp	r3, r4
 800558c:	db02      	blt.n	8005594 <__sfputc_r+0x18>
 800558e:	b2cb      	uxtb	r3, r1
 8005590:	2b0a      	cmp	r3, #10
 8005592:	d103      	bne.n	800559c <__sfputc_r+0x20>
 8005594:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005598:	f7ff bb54 	b.w	8004c44 <__swbuf_r>
 800559c:	6813      	ldr	r3, [r2, #0]
 800559e:	1c58      	adds	r0, r3, #1
 80055a0:	6010      	str	r0, [r2, #0]
 80055a2:	7019      	strb	r1, [r3, #0]
 80055a4:	b2c8      	uxtb	r0, r1
 80055a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <__sfputs_r>:
 80055ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ae:	4606      	mov	r6, r0
 80055b0:	460f      	mov	r7, r1
 80055b2:	4614      	mov	r4, r2
 80055b4:	18d5      	adds	r5, r2, r3
 80055b6:	42ac      	cmp	r4, r5
 80055b8:	d101      	bne.n	80055be <__sfputs_r+0x12>
 80055ba:	2000      	movs	r0, #0
 80055bc:	e007      	b.n	80055ce <__sfputs_r+0x22>
 80055be:	463a      	mov	r2, r7
 80055c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055c4:	4630      	mov	r0, r6
 80055c6:	f7ff ffd9 	bl	800557c <__sfputc_r>
 80055ca:	1c43      	adds	r3, r0, #1
 80055cc:	d1f3      	bne.n	80055b6 <__sfputs_r+0xa>
 80055ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080055d0 <_vfiprintf_r>:
 80055d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055d4:	b09d      	sub	sp, #116	; 0x74
 80055d6:	460c      	mov	r4, r1
 80055d8:	4617      	mov	r7, r2
 80055da:	9303      	str	r3, [sp, #12]
 80055dc:	4606      	mov	r6, r0
 80055de:	b118      	cbz	r0, 80055e8 <_vfiprintf_r+0x18>
 80055e0:	6983      	ldr	r3, [r0, #24]
 80055e2:	b90b      	cbnz	r3, 80055e8 <_vfiprintf_r+0x18>
 80055e4:	f7ff fce0 	bl	8004fa8 <__sinit>
 80055e8:	4b7c      	ldr	r3, [pc, #496]	; (80057dc <_vfiprintf_r+0x20c>)
 80055ea:	429c      	cmp	r4, r3
 80055ec:	d157      	bne.n	800569e <_vfiprintf_r+0xce>
 80055ee:	6874      	ldr	r4, [r6, #4]
 80055f0:	89a3      	ldrh	r3, [r4, #12]
 80055f2:	0718      	lsls	r0, r3, #28
 80055f4:	d55d      	bpl.n	80056b2 <_vfiprintf_r+0xe2>
 80055f6:	6923      	ldr	r3, [r4, #16]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d05a      	beq.n	80056b2 <_vfiprintf_r+0xe2>
 80055fc:	2300      	movs	r3, #0
 80055fe:	9309      	str	r3, [sp, #36]	; 0x24
 8005600:	2320      	movs	r3, #32
 8005602:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005606:	2330      	movs	r3, #48	; 0x30
 8005608:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800560c:	f04f 0b01 	mov.w	fp, #1
 8005610:	46b8      	mov	r8, r7
 8005612:	4645      	mov	r5, r8
 8005614:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005618:	2b00      	cmp	r3, #0
 800561a:	d155      	bne.n	80056c8 <_vfiprintf_r+0xf8>
 800561c:	ebb8 0a07 	subs.w	sl, r8, r7
 8005620:	d00b      	beq.n	800563a <_vfiprintf_r+0x6a>
 8005622:	4653      	mov	r3, sl
 8005624:	463a      	mov	r2, r7
 8005626:	4621      	mov	r1, r4
 8005628:	4630      	mov	r0, r6
 800562a:	f7ff ffbf 	bl	80055ac <__sfputs_r>
 800562e:	3001      	adds	r0, #1
 8005630:	f000 80c4 	beq.w	80057bc <_vfiprintf_r+0x1ec>
 8005634:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005636:	4453      	add	r3, sl
 8005638:	9309      	str	r3, [sp, #36]	; 0x24
 800563a:	f898 3000 	ldrb.w	r3, [r8]
 800563e:	2b00      	cmp	r3, #0
 8005640:	f000 80bc 	beq.w	80057bc <_vfiprintf_r+0x1ec>
 8005644:	2300      	movs	r3, #0
 8005646:	f04f 32ff 	mov.w	r2, #4294967295
 800564a:	9304      	str	r3, [sp, #16]
 800564c:	9307      	str	r3, [sp, #28]
 800564e:	9205      	str	r2, [sp, #20]
 8005650:	9306      	str	r3, [sp, #24]
 8005652:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005656:	931a      	str	r3, [sp, #104]	; 0x68
 8005658:	2205      	movs	r2, #5
 800565a:	7829      	ldrb	r1, [r5, #0]
 800565c:	4860      	ldr	r0, [pc, #384]	; (80057e0 <_vfiprintf_r+0x210>)
 800565e:	f7fa fdb7 	bl	80001d0 <memchr>
 8005662:	f105 0801 	add.w	r8, r5, #1
 8005666:	9b04      	ldr	r3, [sp, #16]
 8005668:	2800      	cmp	r0, #0
 800566a:	d131      	bne.n	80056d0 <_vfiprintf_r+0x100>
 800566c:	06d9      	lsls	r1, r3, #27
 800566e:	bf44      	itt	mi
 8005670:	2220      	movmi	r2, #32
 8005672:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005676:	071a      	lsls	r2, r3, #28
 8005678:	bf44      	itt	mi
 800567a:	222b      	movmi	r2, #43	; 0x2b
 800567c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005680:	782a      	ldrb	r2, [r5, #0]
 8005682:	2a2a      	cmp	r2, #42	; 0x2a
 8005684:	d02c      	beq.n	80056e0 <_vfiprintf_r+0x110>
 8005686:	9a07      	ldr	r2, [sp, #28]
 8005688:	2100      	movs	r1, #0
 800568a:	200a      	movs	r0, #10
 800568c:	46a8      	mov	r8, r5
 800568e:	3501      	adds	r5, #1
 8005690:	f898 3000 	ldrb.w	r3, [r8]
 8005694:	3b30      	subs	r3, #48	; 0x30
 8005696:	2b09      	cmp	r3, #9
 8005698:	d96d      	bls.n	8005776 <_vfiprintf_r+0x1a6>
 800569a:	b371      	cbz	r1, 80056fa <_vfiprintf_r+0x12a>
 800569c:	e026      	b.n	80056ec <_vfiprintf_r+0x11c>
 800569e:	4b51      	ldr	r3, [pc, #324]	; (80057e4 <_vfiprintf_r+0x214>)
 80056a0:	429c      	cmp	r4, r3
 80056a2:	d101      	bne.n	80056a8 <_vfiprintf_r+0xd8>
 80056a4:	68b4      	ldr	r4, [r6, #8]
 80056a6:	e7a3      	b.n	80055f0 <_vfiprintf_r+0x20>
 80056a8:	4b4f      	ldr	r3, [pc, #316]	; (80057e8 <_vfiprintf_r+0x218>)
 80056aa:	429c      	cmp	r4, r3
 80056ac:	bf08      	it	eq
 80056ae:	68f4      	ldreq	r4, [r6, #12]
 80056b0:	e79e      	b.n	80055f0 <_vfiprintf_r+0x20>
 80056b2:	4621      	mov	r1, r4
 80056b4:	4630      	mov	r0, r6
 80056b6:	f7ff fb17 	bl	8004ce8 <__swsetup_r>
 80056ba:	2800      	cmp	r0, #0
 80056bc:	d09e      	beq.n	80055fc <_vfiprintf_r+0x2c>
 80056be:	f04f 30ff 	mov.w	r0, #4294967295
 80056c2:	b01d      	add	sp, #116	; 0x74
 80056c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056c8:	2b25      	cmp	r3, #37	; 0x25
 80056ca:	d0a7      	beq.n	800561c <_vfiprintf_r+0x4c>
 80056cc:	46a8      	mov	r8, r5
 80056ce:	e7a0      	b.n	8005612 <_vfiprintf_r+0x42>
 80056d0:	4a43      	ldr	r2, [pc, #268]	; (80057e0 <_vfiprintf_r+0x210>)
 80056d2:	1a80      	subs	r0, r0, r2
 80056d4:	fa0b f000 	lsl.w	r0, fp, r0
 80056d8:	4318      	orrs	r0, r3
 80056da:	9004      	str	r0, [sp, #16]
 80056dc:	4645      	mov	r5, r8
 80056de:	e7bb      	b.n	8005658 <_vfiprintf_r+0x88>
 80056e0:	9a03      	ldr	r2, [sp, #12]
 80056e2:	1d11      	adds	r1, r2, #4
 80056e4:	6812      	ldr	r2, [r2, #0]
 80056e6:	9103      	str	r1, [sp, #12]
 80056e8:	2a00      	cmp	r2, #0
 80056ea:	db01      	blt.n	80056f0 <_vfiprintf_r+0x120>
 80056ec:	9207      	str	r2, [sp, #28]
 80056ee:	e004      	b.n	80056fa <_vfiprintf_r+0x12a>
 80056f0:	4252      	negs	r2, r2
 80056f2:	f043 0302 	orr.w	r3, r3, #2
 80056f6:	9207      	str	r2, [sp, #28]
 80056f8:	9304      	str	r3, [sp, #16]
 80056fa:	f898 3000 	ldrb.w	r3, [r8]
 80056fe:	2b2e      	cmp	r3, #46	; 0x2e
 8005700:	d110      	bne.n	8005724 <_vfiprintf_r+0x154>
 8005702:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005706:	2b2a      	cmp	r3, #42	; 0x2a
 8005708:	f108 0101 	add.w	r1, r8, #1
 800570c:	d137      	bne.n	800577e <_vfiprintf_r+0x1ae>
 800570e:	9b03      	ldr	r3, [sp, #12]
 8005710:	1d1a      	adds	r2, r3, #4
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	9203      	str	r2, [sp, #12]
 8005716:	2b00      	cmp	r3, #0
 8005718:	bfb8      	it	lt
 800571a:	f04f 33ff 	movlt.w	r3, #4294967295
 800571e:	f108 0802 	add.w	r8, r8, #2
 8005722:	9305      	str	r3, [sp, #20]
 8005724:	4d31      	ldr	r5, [pc, #196]	; (80057ec <_vfiprintf_r+0x21c>)
 8005726:	f898 1000 	ldrb.w	r1, [r8]
 800572a:	2203      	movs	r2, #3
 800572c:	4628      	mov	r0, r5
 800572e:	f7fa fd4f 	bl	80001d0 <memchr>
 8005732:	b140      	cbz	r0, 8005746 <_vfiprintf_r+0x176>
 8005734:	2340      	movs	r3, #64	; 0x40
 8005736:	1b40      	subs	r0, r0, r5
 8005738:	fa03 f000 	lsl.w	r0, r3, r0
 800573c:	9b04      	ldr	r3, [sp, #16]
 800573e:	4303      	orrs	r3, r0
 8005740:	9304      	str	r3, [sp, #16]
 8005742:	f108 0801 	add.w	r8, r8, #1
 8005746:	f898 1000 	ldrb.w	r1, [r8]
 800574a:	4829      	ldr	r0, [pc, #164]	; (80057f0 <_vfiprintf_r+0x220>)
 800574c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005750:	2206      	movs	r2, #6
 8005752:	f108 0701 	add.w	r7, r8, #1
 8005756:	f7fa fd3b 	bl	80001d0 <memchr>
 800575a:	2800      	cmp	r0, #0
 800575c:	d034      	beq.n	80057c8 <_vfiprintf_r+0x1f8>
 800575e:	4b25      	ldr	r3, [pc, #148]	; (80057f4 <_vfiprintf_r+0x224>)
 8005760:	bb03      	cbnz	r3, 80057a4 <_vfiprintf_r+0x1d4>
 8005762:	9b03      	ldr	r3, [sp, #12]
 8005764:	3307      	adds	r3, #7
 8005766:	f023 0307 	bic.w	r3, r3, #7
 800576a:	3308      	adds	r3, #8
 800576c:	9303      	str	r3, [sp, #12]
 800576e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005770:	444b      	add	r3, r9
 8005772:	9309      	str	r3, [sp, #36]	; 0x24
 8005774:	e74c      	b.n	8005610 <_vfiprintf_r+0x40>
 8005776:	fb00 3202 	mla	r2, r0, r2, r3
 800577a:	2101      	movs	r1, #1
 800577c:	e786      	b.n	800568c <_vfiprintf_r+0xbc>
 800577e:	2300      	movs	r3, #0
 8005780:	9305      	str	r3, [sp, #20]
 8005782:	4618      	mov	r0, r3
 8005784:	250a      	movs	r5, #10
 8005786:	4688      	mov	r8, r1
 8005788:	3101      	adds	r1, #1
 800578a:	f898 2000 	ldrb.w	r2, [r8]
 800578e:	3a30      	subs	r2, #48	; 0x30
 8005790:	2a09      	cmp	r2, #9
 8005792:	d903      	bls.n	800579c <_vfiprintf_r+0x1cc>
 8005794:	2b00      	cmp	r3, #0
 8005796:	d0c5      	beq.n	8005724 <_vfiprintf_r+0x154>
 8005798:	9005      	str	r0, [sp, #20]
 800579a:	e7c3      	b.n	8005724 <_vfiprintf_r+0x154>
 800579c:	fb05 2000 	mla	r0, r5, r0, r2
 80057a0:	2301      	movs	r3, #1
 80057a2:	e7f0      	b.n	8005786 <_vfiprintf_r+0x1b6>
 80057a4:	ab03      	add	r3, sp, #12
 80057a6:	9300      	str	r3, [sp, #0]
 80057a8:	4622      	mov	r2, r4
 80057aa:	4b13      	ldr	r3, [pc, #76]	; (80057f8 <_vfiprintf_r+0x228>)
 80057ac:	a904      	add	r1, sp, #16
 80057ae:	4630      	mov	r0, r6
 80057b0:	f3af 8000 	nop.w
 80057b4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80057b8:	4681      	mov	r9, r0
 80057ba:	d1d8      	bne.n	800576e <_vfiprintf_r+0x19e>
 80057bc:	89a3      	ldrh	r3, [r4, #12]
 80057be:	065b      	lsls	r3, r3, #25
 80057c0:	f53f af7d 	bmi.w	80056be <_vfiprintf_r+0xee>
 80057c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80057c6:	e77c      	b.n	80056c2 <_vfiprintf_r+0xf2>
 80057c8:	ab03      	add	r3, sp, #12
 80057ca:	9300      	str	r3, [sp, #0]
 80057cc:	4622      	mov	r2, r4
 80057ce:	4b0a      	ldr	r3, [pc, #40]	; (80057f8 <_vfiprintf_r+0x228>)
 80057d0:	a904      	add	r1, sp, #16
 80057d2:	4630      	mov	r0, r6
 80057d4:	f000 f888 	bl	80058e8 <_printf_i>
 80057d8:	e7ec      	b.n	80057b4 <_vfiprintf_r+0x1e4>
 80057da:	bf00      	nop
 80057dc:	08006104 	.word	0x08006104
 80057e0:	08006144 	.word	0x08006144
 80057e4:	08006124 	.word	0x08006124
 80057e8:	080060e4 	.word	0x080060e4
 80057ec:	0800614a 	.word	0x0800614a
 80057f0:	0800614e 	.word	0x0800614e
 80057f4:	00000000 	.word	0x00000000
 80057f8:	080055ad 	.word	0x080055ad

080057fc <_printf_common>:
 80057fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005800:	4691      	mov	r9, r2
 8005802:	461f      	mov	r7, r3
 8005804:	688a      	ldr	r2, [r1, #8]
 8005806:	690b      	ldr	r3, [r1, #16]
 8005808:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800580c:	4293      	cmp	r3, r2
 800580e:	bfb8      	it	lt
 8005810:	4613      	movlt	r3, r2
 8005812:	f8c9 3000 	str.w	r3, [r9]
 8005816:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800581a:	4606      	mov	r6, r0
 800581c:	460c      	mov	r4, r1
 800581e:	b112      	cbz	r2, 8005826 <_printf_common+0x2a>
 8005820:	3301      	adds	r3, #1
 8005822:	f8c9 3000 	str.w	r3, [r9]
 8005826:	6823      	ldr	r3, [r4, #0]
 8005828:	0699      	lsls	r1, r3, #26
 800582a:	bf42      	ittt	mi
 800582c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005830:	3302      	addmi	r3, #2
 8005832:	f8c9 3000 	strmi.w	r3, [r9]
 8005836:	6825      	ldr	r5, [r4, #0]
 8005838:	f015 0506 	ands.w	r5, r5, #6
 800583c:	d107      	bne.n	800584e <_printf_common+0x52>
 800583e:	f104 0a19 	add.w	sl, r4, #25
 8005842:	68e3      	ldr	r3, [r4, #12]
 8005844:	f8d9 2000 	ldr.w	r2, [r9]
 8005848:	1a9b      	subs	r3, r3, r2
 800584a:	429d      	cmp	r5, r3
 800584c:	db29      	blt.n	80058a2 <_printf_common+0xa6>
 800584e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005852:	6822      	ldr	r2, [r4, #0]
 8005854:	3300      	adds	r3, #0
 8005856:	bf18      	it	ne
 8005858:	2301      	movne	r3, #1
 800585a:	0692      	lsls	r2, r2, #26
 800585c:	d42e      	bmi.n	80058bc <_printf_common+0xc0>
 800585e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005862:	4639      	mov	r1, r7
 8005864:	4630      	mov	r0, r6
 8005866:	47c0      	blx	r8
 8005868:	3001      	adds	r0, #1
 800586a:	d021      	beq.n	80058b0 <_printf_common+0xb4>
 800586c:	6823      	ldr	r3, [r4, #0]
 800586e:	68e5      	ldr	r5, [r4, #12]
 8005870:	f8d9 2000 	ldr.w	r2, [r9]
 8005874:	f003 0306 	and.w	r3, r3, #6
 8005878:	2b04      	cmp	r3, #4
 800587a:	bf08      	it	eq
 800587c:	1aad      	subeq	r5, r5, r2
 800587e:	68a3      	ldr	r3, [r4, #8]
 8005880:	6922      	ldr	r2, [r4, #16]
 8005882:	bf0c      	ite	eq
 8005884:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005888:	2500      	movne	r5, #0
 800588a:	4293      	cmp	r3, r2
 800588c:	bfc4      	itt	gt
 800588e:	1a9b      	subgt	r3, r3, r2
 8005890:	18ed      	addgt	r5, r5, r3
 8005892:	f04f 0900 	mov.w	r9, #0
 8005896:	341a      	adds	r4, #26
 8005898:	454d      	cmp	r5, r9
 800589a:	d11b      	bne.n	80058d4 <_printf_common+0xd8>
 800589c:	2000      	movs	r0, #0
 800589e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058a2:	2301      	movs	r3, #1
 80058a4:	4652      	mov	r2, sl
 80058a6:	4639      	mov	r1, r7
 80058a8:	4630      	mov	r0, r6
 80058aa:	47c0      	blx	r8
 80058ac:	3001      	adds	r0, #1
 80058ae:	d103      	bne.n	80058b8 <_printf_common+0xbc>
 80058b0:	f04f 30ff 	mov.w	r0, #4294967295
 80058b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058b8:	3501      	adds	r5, #1
 80058ba:	e7c2      	b.n	8005842 <_printf_common+0x46>
 80058bc:	18e1      	adds	r1, r4, r3
 80058be:	1c5a      	adds	r2, r3, #1
 80058c0:	2030      	movs	r0, #48	; 0x30
 80058c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80058c6:	4422      	add	r2, r4
 80058c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80058cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80058d0:	3302      	adds	r3, #2
 80058d2:	e7c4      	b.n	800585e <_printf_common+0x62>
 80058d4:	2301      	movs	r3, #1
 80058d6:	4622      	mov	r2, r4
 80058d8:	4639      	mov	r1, r7
 80058da:	4630      	mov	r0, r6
 80058dc:	47c0      	blx	r8
 80058de:	3001      	adds	r0, #1
 80058e0:	d0e6      	beq.n	80058b0 <_printf_common+0xb4>
 80058e2:	f109 0901 	add.w	r9, r9, #1
 80058e6:	e7d7      	b.n	8005898 <_printf_common+0x9c>

080058e8 <_printf_i>:
 80058e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80058ec:	4617      	mov	r7, r2
 80058ee:	7e0a      	ldrb	r2, [r1, #24]
 80058f0:	b085      	sub	sp, #20
 80058f2:	2a6e      	cmp	r2, #110	; 0x6e
 80058f4:	4698      	mov	r8, r3
 80058f6:	4606      	mov	r6, r0
 80058f8:	460c      	mov	r4, r1
 80058fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058fc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8005900:	f000 80bc 	beq.w	8005a7c <_printf_i+0x194>
 8005904:	d81a      	bhi.n	800593c <_printf_i+0x54>
 8005906:	2a63      	cmp	r2, #99	; 0x63
 8005908:	d02e      	beq.n	8005968 <_printf_i+0x80>
 800590a:	d80a      	bhi.n	8005922 <_printf_i+0x3a>
 800590c:	2a00      	cmp	r2, #0
 800590e:	f000 80c8 	beq.w	8005aa2 <_printf_i+0x1ba>
 8005912:	2a58      	cmp	r2, #88	; 0x58
 8005914:	f000 808a 	beq.w	8005a2c <_printf_i+0x144>
 8005918:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800591c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005920:	e02a      	b.n	8005978 <_printf_i+0x90>
 8005922:	2a64      	cmp	r2, #100	; 0x64
 8005924:	d001      	beq.n	800592a <_printf_i+0x42>
 8005926:	2a69      	cmp	r2, #105	; 0x69
 8005928:	d1f6      	bne.n	8005918 <_printf_i+0x30>
 800592a:	6821      	ldr	r1, [r4, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005932:	d023      	beq.n	800597c <_printf_i+0x94>
 8005934:	1d11      	adds	r1, r2, #4
 8005936:	6019      	str	r1, [r3, #0]
 8005938:	6813      	ldr	r3, [r2, #0]
 800593a:	e027      	b.n	800598c <_printf_i+0xa4>
 800593c:	2a73      	cmp	r2, #115	; 0x73
 800593e:	f000 80b4 	beq.w	8005aaa <_printf_i+0x1c2>
 8005942:	d808      	bhi.n	8005956 <_printf_i+0x6e>
 8005944:	2a6f      	cmp	r2, #111	; 0x6f
 8005946:	d02a      	beq.n	800599e <_printf_i+0xb6>
 8005948:	2a70      	cmp	r2, #112	; 0x70
 800594a:	d1e5      	bne.n	8005918 <_printf_i+0x30>
 800594c:	680a      	ldr	r2, [r1, #0]
 800594e:	f042 0220 	orr.w	r2, r2, #32
 8005952:	600a      	str	r2, [r1, #0]
 8005954:	e003      	b.n	800595e <_printf_i+0x76>
 8005956:	2a75      	cmp	r2, #117	; 0x75
 8005958:	d021      	beq.n	800599e <_printf_i+0xb6>
 800595a:	2a78      	cmp	r2, #120	; 0x78
 800595c:	d1dc      	bne.n	8005918 <_printf_i+0x30>
 800595e:	2278      	movs	r2, #120	; 0x78
 8005960:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8005964:	496e      	ldr	r1, [pc, #440]	; (8005b20 <_printf_i+0x238>)
 8005966:	e064      	b.n	8005a32 <_printf_i+0x14a>
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800596e:	1d11      	adds	r1, r2, #4
 8005970:	6019      	str	r1, [r3, #0]
 8005972:	6813      	ldr	r3, [r2, #0]
 8005974:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005978:	2301      	movs	r3, #1
 800597a:	e0a3      	b.n	8005ac4 <_printf_i+0x1dc>
 800597c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005980:	f102 0104 	add.w	r1, r2, #4
 8005984:	6019      	str	r1, [r3, #0]
 8005986:	d0d7      	beq.n	8005938 <_printf_i+0x50>
 8005988:	f9b2 3000 	ldrsh.w	r3, [r2]
 800598c:	2b00      	cmp	r3, #0
 800598e:	da03      	bge.n	8005998 <_printf_i+0xb0>
 8005990:	222d      	movs	r2, #45	; 0x2d
 8005992:	425b      	negs	r3, r3
 8005994:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005998:	4962      	ldr	r1, [pc, #392]	; (8005b24 <_printf_i+0x23c>)
 800599a:	220a      	movs	r2, #10
 800599c:	e017      	b.n	80059ce <_printf_i+0xe6>
 800599e:	6820      	ldr	r0, [r4, #0]
 80059a0:	6819      	ldr	r1, [r3, #0]
 80059a2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80059a6:	d003      	beq.n	80059b0 <_printf_i+0xc8>
 80059a8:	1d08      	adds	r0, r1, #4
 80059aa:	6018      	str	r0, [r3, #0]
 80059ac:	680b      	ldr	r3, [r1, #0]
 80059ae:	e006      	b.n	80059be <_printf_i+0xd6>
 80059b0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80059b4:	f101 0004 	add.w	r0, r1, #4
 80059b8:	6018      	str	r0, [r3, #0]
 80059ba:	d0f7      	beq.n	80059ac <_printf_i+0xc4>
 80059bc:	880b      	ldrh	r3, [r1, #0]
 80059be:	4959      	ldr	r1, [pc, #356]	; (8005b24 <_printf_i+0x23c>)
 80059c0:	2a6f      	cmp	r2, #111	; 0x6f
 80059c2:	bf14      	ite	ne
 80059c4:	220a      	movne	r2, #10
 80059c6:	2208      	moveq	r2, #8
 80059c8:	2000      	movs	r0, #0
 80059ca:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80059ce:	6865      	ldr	r5, [r4, #4]
 80059d0:	60a5      	str	r5, [r4, #8]
 80059d2:	2d00      	cmp	r5, #0
 80059d4:	f2c0 809c 	blt.w	8005b10 <_printf_i+0x228>
 80059d8:	6820      	ldr	r0, [r4, #0]
 80059da:	f020 0004 	bic.w	r0, r0, #4
 80059de:	6020      	str	r0, [r4, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d13f      	bne.n	8005a64 <_printf_i+0x17c>
 80059e4:	2d00      	cmp	r5, #0
 80059e6:	f040 8095 	bne.w	8005b14 <_printf_i+0x22c>
 80059ea:	4675      	mov	r5, lr
 80059ec:	2a08      	cmp	r2, #8
 80059ee:	d10b      	bne.n	8005a08 <_printf_i+0x120>
 80059f0:	6823      	ldr	r3, [r4, #0]
 80059f2:	07da      	lsls	r2, r3, #31
 80059f4:	d508      	bpl.n	8005a08 <_printf_i+0x120>
 80059f6:	6923      	ldr	r3, [r4, #16]
 80059f8:	6862      	ldr	r2, [r4, #4]
 80059fa:	429a      	cmp	r2, r3
 80059fc:	bfde      	ittt	le
 80059fe:	2330      	movle	r3, #48	; 0x30
 8005a00:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005a04:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005a08:	ebae 0305 	sub.w	r3, lr, r5
 8005a0c:	6123      	str	r3, [r4, #16]
 8005a0e:	f8cd 8000 	str.w	r8, [sp]
 8005a12:	463b      	mov	r3, r7
 8005a14:	aa03      	add	r2, sp, #12
 8005a16:	4621      	mov	r1, r4
 8005a18:	4630      	mov	r0, r6
 8005a1a:	f7ff feef 	bl	80057fc <_printf_common>
 8005a1e:	3001      	adds	r0, #1
 8005a20:	d155      	bne.n	8005ace <_printf_i+0x1e6>
 8005a22:	f04f 30ff 	mov.w	r0, #4294967295
 8005a26:	b005      	add	sp, #20
 8005a28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a2c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005a30:	493c      	ldr	r1, [pc, #240]	; (8005b24 <_printf_i+0x23c>)
 8005a32:	6822      	ldr	r2, [r4, #0]
 8005a34:	6818      	ldr	r0, [r3, #0]
 8005a36:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005a3a:	f100 0504 	add.w	r5, r0, #4
 8005a3e:	601d      	str	r5, [r3, #0]
 8005a40:	d001      	beq.n	8005a46 <_printf_i+0x15e>
 8005a42:	6803      	ldr	r3, [r0, #0]
 8005a44:	e002      	b.n	8005a4c <_printf_i+0x164>
 8005a46:	0655      	lsls	r5, r2, #25
 8005a48:	d5fb      	bpl.n	8005a42 <_printf_i+0x15a>
 8005a4a:	8803      	ldrh	r3, [r0, #0]
 8005a4c:	07d0      	lsls	r0, r2, #31
 8005a4e:	bf44      	itt	mi
 8005a50:	f042 0220 	orrmi.w	r2, r2, #32
 8005a54:	6022      	strmi	r2, [r4, #0]
 8005a56:	b91b      	cbnz	r3, 8005a60 <_printf_i+0x178>
 8005a58:	6822      	ldr	r2, [r4, #0]
 8005a5a:	f022 0220 	bic.w	r2, r2, #32
 8005a5e:	6022      	str	r2, [r4, #0]
 8005a60:	2210      	movs	r2, #16
 8005a62:	e7b1      	b.n	80059c8 <_printf_i+0xe0>
 8005a64:	4675      	mov	r5, lr
 8005a66:	fbb3 f0f2 	udiv	r0, r3, r2
 8005a6a:	fb02 3310 	mls	r3, r2, r0, r3
 8005a6e:	5ccb      	ldrb	r3, [r1, r3]
 8005a70:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005a74:	4603      	mov	r3, r0
 8005a76:	2800      	cmp	r0, #0
 8005a78:	d1f5      	bne.n	8005a66 <_printf_i+0x17e>
 8005a7a:	e7b7      	b.n	80059ec <_printf_i+0x104>
 8005a7c:	6808      	ldr	r0, [r1, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	6949      	ldr	r1, [r1, #20]
 8005a82:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005a86:	d004      	beq.n	8005a92 <_printf_i+0x1aa>
 8005a88:	1d10      	adds	r0, r2, #4
 8005a8a:	6018      	str	r0, [r3, #0]
 8005a8c:	6813      	ldr	r3, [r2, #0]
 8005a8e:	6019      	str	r1, [r3, #0]
 8005a90:	e007      	b.n	8005aa2 <_printf_i+0x1ba>
 8005a92:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a96:	f102 0004 	add.w	r0, r2, #4
 8005a9a:	6018      	str	r0, [r3, #0]
 8005a9c:	6813      	ldr	r3, [r2, #0]
 8005a9e:	d0f6      	beq.n	8005a8e <_printf_i+0x1a6>
 8005aa0:	8019      	strh	r1, [r3, #0]
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	6123      	str	r3, [r4, #16]
 8005aa6:	4675      	mov	r5, lr
 8005aa8:	e7b1      	b.n	8005a0e <_printf_i+0x126>
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	1d11      	adds	r1, r2, #4
 8005aae:	6019      	str	r1, [r3, #0]
 8005ab0:	6815      	ldr	r5, [r2, #0]
 8005ab2:	6862      	ldr	r2, [r4, #4]
 8005ab4:	2100      	movs	r1, #0
 8005ab6:	4628      	mov	r0, r5
 8005ab8:	f7fa fb8a 	bl	80001d0 <memchr>
 8005abc:	b108      	cbz	r0, 8005ac2 <_printf_i+0x1da>
 8005abe:	1b40      	subs	r0, r0, r5
 8005ac0:	6060      	str	r0, [r4, #4]
 8005ac2:	6863      	ldr	r3, [r4, #4]
 8005ac4:	6123      	str	r3, [r4, #16]
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005acc:	e79f      	b.n	8005a0e <_printf_i+0x126>
 8005ace:	6923      	ldr	r3, [r4, #16]
 8005ad0:	462a      	mov	r2, r5
 8005ad2:	4639      	mov	r1, r7
 8005ad4:	4630      	mov	r0, r6
 8005ad6:	47c0      	blx	r8
 8005ad8:	3001      	adds	r0, #1
 8005ada:	d0a2      	beq.n	8005a22 <_printf_i+0x13a>
 8005adc:	6823      	ldr	r3, [r4, #0]
 8005ade:	079b      	lsls	r3, r3, #30
 8005ae0:	d507      	bpl.n	8005af2 <_printf_i+0x20a>
 8005ae2:	2500      	movs	r5, #0
 8005ae4:	f104 0919 	add.w	r9, r4, #25
 8005ae8:	68e3      	ldr	r3, [r4, #12]
 8005aea:	9a03      	ldr	r2, [sp, #12]
 8005aec:	1a9b      	subs	r3, r3, r2
 8005aee:	429d      	cmp	r5, r3
 8005af0:	db05      	blt.n	8005afe <_printf_i+0x216>
 8005af2:	68e0      	ldr	r0, [r4, #12]
 8005af4:	9b03      	ldr	r3, [sp, #12]
 8005af6:	4298      	cmp	r0, r3
 8005af8:	bfb8      	it	lt
 8005afa:	4618      	movlt	r0, r3
 8005afc:	e793      	b.n	8005a26 <_printf_i+0x13e>
 8005afe:	2301      	movs	r3, #1
 8005b00:	464a      	mov	r2, r9
 8005b02:	4639      	mov	r1, r7
 8005b04:	4630      	mov	r0, r6
 8005b06:	47c0      	blx	r8
 8005b08:	3001      	adds	r0, #1
 8005b0a:	d08a      	beq.n	8005a22 <_printf_i+0x13a>
 8005b0c:	3501      	adds	r5, #1
 8005b0e:	e7eb      	b.n	8005ae8 <_printf_i+0x200>
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d1a7      	bne.n	8005a64 <_printf_i+0x17c>
 8005b14:	780b      	ldrb	r3, [r1, #0]
 8005b16:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b1a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b1e:	e765      	b.n	80059ec <_printf_i+0x104>
 8005b20:	08006166 	.word	0x08006166
 8005b24:	08006155 	.word	0x08006155

08005b28 <_putc_r>:
 8005b28:	b570      	push	{r4, r5, r6, lr}
 8005b2a:	460d      	mov	r5, r1
 8005b2c:	4614      	mov	r4, r2
 8005b2e:	4606      	mov	r6, r0
 8005b30:	b118      	cbz	r0, 8005b3a <_putc_r+0x12>
 8005b32:	6983      	ldr	r3, [r0, #24]
 8005b34:	b90b      	cbnz	r3, 8005b3a <_putc_r+0x12>
 8005b36:	f7ff fa37 	bl	8004fa8 <__sinit>
 8005b3a:	4b13      	ldr	r3, [pc, #76]	; (8005b88 <_putc_r+0x60>)
 8005b3c:	429c      	cmp	r4, r3
 8005b3e:	d112      	bne.n	8005b66 <_putc_r+0x3e>
 8005b40:	6874      	ldr	r4, [r6, #4]
 8005b42:	68a3      	ldr	r3, [r4, #8]
 8005b44:	3b01      	subs	r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	60a3      	str	r3, [r4, #8]
 8005b4a:	da16      	bge.n	8005b7a <_putc_r+0x52>
 8005b4c:	69a2      	ldr	r2, [r4, #24]
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	db02      	blt.n	8005b58 <_putc_r+0x30>
 8005b52:	b2eb      	uxtb	r3, r5
 8005b54:	2b0a      	cmp	r3, #10
 8005b56:	d110      	bne.n	8005b7a <_putc_r+0x52>
 8005b58:	4622      	mov	r2, r4
 8005b5a:	4629      	mov	r1, r5
 8005b5c:	4630      	mov	r0, r6
 8005b5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005b62:	f7ff b86f 	b.w	8004c44 <__swbuf_r>
 8005b66:	4b09      	ldr	r3, [pc, #36]	; (8005b8c <_putc_r+0x64>)
 8005b68:	429c      	cmp	r4, r3
 8005b6a:	d101      	bne.n	8005b70 <_putc_r+0x48>
 8005b6c:	68b4      	ldr	r4, [r6, #8]
 8005b6e:	e7e8      	b.n	8005b42 <_putc_r+0x1a>
 8005b70:	4b07      	ldr	r3, [pc, #28]	; (8005b90 <_putc_r+0x68>)
 8005b72:	429c      	cmp	r4, r3
 8005b74:	bf08      	it	eq
 8005b76:	68f4      	ldreq	r4, [r6, #12]
 8005b78:	e7e3      	b.n	8005b42 <_putc_r+0x1a>
 8005b7a:	6823      	ldr	r3, [r4, #0]
 8005b7c:	1c5a      	adds	r2, r3, #1
 8005b7e:	6022      	str	r2, [r4, #0]
 8005b80:	701d      	strb	r5, [r3, #0]
 8005b82:	b2e8      	uxtb	r0, r5
 8005b84:	bd70      	pop	{r4, r5, r6, pc}
 8005b86:	bf00      	nop
 8005b88:	08006104 	.word	0x08006104
 8005b8c:	08006124 	.word	0x08006124
 8005b90:	080060e4 	.word	0x080060e4

08005b94 <_sbrk_r>:
 8005b94:	b538      	push	{r3, r4, r5, lr}
 8005b96:	4c06      	ldr	r4, [pc, #24]	; (8005bb0 <_sbrk_r+0x1c>)
 8005b98:	2300      	movs	r3, #0
 8005b9a:	4605      	mov	r5, r0
 8005b9c:	4608      	mov	r0, r1
 8005b9e:	6023      	str	r3, [r4, #0]
 8005ba0:	f7fe fee8 	bl	8004974 <_sbrk>
 8005ba4:	1c43      	adds	r3, r0, #1
 8005ba6:	d102      	bne.n	8005bae <_sbrk_r+0x1a>
 8005ba8:	6823      	ldr	r3, [r4, #0]
 8005baa:	b103      	cbz	r3, 8005bae <_sbrk_r+0x1a>
 8005bac:	602b      	str	r3, [r5, #0]
 8005bae:	bd38      	pop	{r3, r4, r5, pc}
 8005bb0:	20005d0c 	.word	0x20005d0c

08005bb4 <__sread>:
 8005bb4:	b510      	push	{r4, lr}
 8005bb6:	460c      	mov	r4, r1
 8005bb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bbc:	f000 f8d6 	bl	8005d6c <_read_r>
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	bfab      	itete	ge
 8005bc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005bc6:	89a3      	ldrhlt	r3, [r4, #12]
 8005bc8:	181b      	addge	r3, r3, r0
 8005bca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005bce:	bfac      	ite	ge
 8005bd0:	6563      	strge	r3, [r4, #84]	; 0x54
 8005bd2:	81a3      	strhlt	r3, [r4, #12]
 8005bd4:	bd10      	pop	{r4, pc}

08005bd6 <__swrite>:
 8005bd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bda:	461f      	mov	r7, r3
 8005bdc:	898b      	ldrh	r3, [r1, #12]
 8005bde:	05db      	lsls	r3, r3, #23
 8005be0:	4605      	mov	r5, r0
 8005be2:	460c      	mov	r4, r1
 8005be4:	4616      	mov	r6, r2
 8005be6:	d505      	bpl.n	8005bf4 <__swrite+0x1e>
 8005be8:	2302      	movs	r3, #2
 8005bea:	2200      	movs	r2, #0
 8005bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bf0:	f000 f868 	bl	8005cc4 <_lseek_r>
 8005bf4:	89a3      	ldrh	r3, [r4, #12]
 8005bf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bfa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005bfe:	81a3      	strh	r3, [r4, #12]
 8005c00:	4632      	mov	r2, r6
 8005c02:	463b      	mov	r3, r7
 8005c04:	4628      	mov	r0, r5
 8005c06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c0a:	f000 b817 	b.w	8005c3c <_write_r>

08005c0e <__sseek>:
 8005c0e:	b510      	push	{r4, lr}
 8005c10:	460c      	mov	r4, r1
 8005c12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c16:	f000 f855 	bl	8005cc4 <_lseek_r>
 8005c1a:	1c43      	adds	r3, r0, #1
 8005c1c:	89a3      	ldrh	r3, [r4, #12]
 8005c1e:	bf15      	itete	ne
 8005c20:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c2a:	81a3      	strheq	r3, [r4, #12]
 8005c2c:	bf18      	it	ne
 8005c2e:	81a3      	strhne	r3, [r4, #12]
 8005c30:	bd10      	pop	{r4, pc}

08005c32 <__sclose>:
 8005c32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c36:	f000 b813 	b.w	8005c60 <_close_r>
	...

08005c3c <_write_r>:
 8005c3c:	b538      	push	{r3, r4, r5, lr}
 8005c3e:	4c07      	ldr	r4, [pc, #28]	; (8005c5c <_write_r+0x20>)
 8005c40:	4605      	mov	r5, r0
 8005c42:	4608      	mov	r0, r1
 8005c44:	4611      	mov	r1, r2
 8005c46:	2200      	movs	r2, #0
 8005c48:	6022      	str	r2, [r4, #0]
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	f7fe fe78 	bl	8004940 <_write>
 8005c50:	1c43      	adds	r3, r0, #1
 8005c52:	d102      	bne.n	8005c5a <_write_r+0x1e>
 8005c54:	6823      	ldr	r3, [r4, #0]
 8005c56:	b103      	cbz	r3, 8005c5a <_write_r+0x1e>
 8005c58:	602b      	str	r3, [r5, #0]
 8005c5a:	bd38      	pop	{r3, r4, r5, pc}
 8005c5c:	20005d0c 	.word	0x20005d0c

08005c60 <_close_r>:
 8005c60:	b538      	push	{r3, r4, r5, lr}
 8005c62:	4c06      	ldr	r4, [pc, #24]	; (8005c7c <_close_r+0x1c>)
 8005c64:	2300      	movs	r3, #0
 8005c66:	4605      	mov	r5, r0
 8005c68:	4608      	mov	r0, r1
 8005c6a:	6023      	str	r3, [r4, #0]
 8005c6c:	f7fe fe9c 	bl	80049a8 <_close>
 8005c70:	1c43      	adds	r3, r0, #1
 8005c72:	d102      	bne.n	8005c7a <_close_r+0x1a>
 8005c74:	6823      	ldr	r3, [r4, #0]
 8005c76:	b103      	cbz	r3, 8005c7a <_close_r+0x1a>
 8005c78:	602b      	str	r3, [r5, #0]
 8005c7a:	bd38      	pop	{r3, r4, r5, pc}
 8005c7c:	20005d0c 	.word	0x20005d0c

08005c80 <_fstat_r>:
 8005c80:	b538      	push	{r3, r4, r5, lr}
 8005c82:	4c07      	ldr	r4, [pc, #28]	; (8005ca0 <_fstat_r+0x20>)
 8005c84:	2300      	movs	r3, #0
 8005c86:	4605      	mov	r5, r0
 8005c88:	4608      	mov	r0, r1
 8005c8a:	4611      	mov	r1, r2
 8005c8c:	6023      	str	r3, [r4, #0]
 8005c8e:	f7fe fe8e 	bl	80049ae <_fstat>
 8005c92:	1c43      	adds	r3, r0, #1
 8005c94:	d102      	bne.n	8005c9c <_fstat_r+0x1c>
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	b103      	cbz	r3, 8005c9c <_fstat_r+0x1c>
 8005c9a:	602b      	str	r3, [r5, #0]
 8005c9c:	bd38      	pop	{r3, r4, r5, pc}
 8005c9e:	bf00      	nop
 8005ca0:	20005d0c 	.word	0x20005d0c

08005ca4 <_isatty_r>:
 8005ca4:	b538      	push	{r3, r4, r5, lr}
 8005ca6:	4c06      	ldr	r4, [pc, #24]	; (8005cc0 <_isatty_r+0x1c>)
 8005ca8:	2300      	movs	r3, #0
 8005caa:	4605      	mov	r5, r0
 8005cac:	4608      	mov	r0, r1
 8005cae:	6023      	str	r3, [r4, #0]
 8005cb0:	f7fe fe82 	bl	80049b8 <_isatty>
 8005cb4:	1c43      	adds	r3, r0, #1
 8005cb6:	d102      	bne.n	8005cbe <_isatty_r+0x1a>
 8005cb8:	6823      	ldr	r3, [r4, #0]
 8005cba:	b103      	cbz	r3, 8005cbe <_isatty_r+0x1a>
 8005cbc:	602b      	str	r3, [r5, #0]
 8005cbe:	bd38      	pop	{r3, r4, r5, pc}
 8005cc0:	20005d0c 	.word	0x20005d0c

08005cc4 <_lseek_r>:
 8005cc4:	b538      	push	{r3, r4, r5, lr}
 8005cc6:	4c07      	ldr	r4, [pc, #28]	; (8005ce4 <_lseek_r+0x20>)
 8005cc8:	4605      	mov	r5, r0
 8005cca:	4608      	mov	r0, r1
 8005ccc:	4611      	mov	r1, r2
 8005cce:	2200      	movs	r2, #0
 8005cd0:	6022      	str	r2, [r4, #0]
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	f7fe fe72 	bl	80049bc <_lseek>
 8005cd8:	1c43      	adds	r3, r0, #1
 8005cda:	d102      	bne.n	8005ce2 <_lseek_r+0x1e>
 8005cdc:	6823      	ldr	r3, [r4, #0]
 8005cde:	b103      	cbz	r3, 8005ce2 <_lseek_r+0x1e>
 8005ce0:	602b      	str	r3, [r5, #0]
 8005ce2:	bd38      	pop	{r3, r4, r5, pc}
 8005ce4:	20005d0c 	.word	0x20005d0c

08005ce8 <memmove>:
 8005ce8:	4288      	cmp	r0, r1
 8005cea:	b510      	push	{r4, lr}
 8005cec:	eb01 0302 	add.w	r3, r1, r2
 8005cf0:	d803      	bhi.n	8005cfa <memmove+0x12>
 8005cf2:	1e42      	subs	r2, r0, #1
 8005cf4:	4299      	cmp	r1, r3
 8005cf6:	d10c      	bne.n	8005d12 <memmove+0x2a>
 8005cf8:	bd10      	pop	{r4, pc}
 8005cfa:	4298      	cmp	r0, r3
 8005cfc:	d2f9      	bcs.n	8005cf2 <memmove+0xa>
 8005cfe:	1881      	adds	r1, r0, r2
 8005d00:	1ad2      	subs	r2, r2, r3
 8005d02:	42d3      	cmn	r3, r2
 8005d04:	d100      	bne.n	8005d08 <memmove+0x20>
 8005d06:	bd10      	pop	{r4, pc}
 8005d08:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d0c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005d10:	e7f7      	b.n	8005d02 <memmove+0x1a>
 8005d12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d16:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005d1a:	e7eb      	b.n	8005cf4 <memmove+0xc>

08005d1c <__malloc_lock>:
 8005d1c:	4770      	bx	lr

08005d1e <__malloc_unlock>:
 8005d1e:	4770      	bx	lr

08005d20 <_realloc_r>:
 8005d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d22:	4607      	mov	r7, r0
 8005d24:	4614      	mov	r4, r2
 8005d26:	460e      	mov	r6, r1
 8005d28:	b921      	cbnz	r1, 8005d34 <_realloc_r+0x14>
 8005d2a:	4611      	mov	r1, r2
 8005d2c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005d30:	f7ff ba76 	b.w	8005220 <_malloc_r>
 8005d34:	b922      	cbnz	r2, 8005d40 <_realloc_r+0x20>
 8005d36:	f7ff fa25 	bl	8005184 <_free_r>
 8005d3a:	4625      	mov	r5, r4
 8005d3c:	4628      	mov	r0, r5
 8005d3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d40:	f000 f826 	bl	8005d90 <_malloc_usable_size_r>
 8005d44:	4284      	cmp	r4, r0
 8005d46:	d90f      	bls.n	8005d68 <_realloc_r+0x48>
 8005d48:	4621      	mov	r1, r4
 8005d4a:	4638      	mov	r0, r7
 8005d4c:	f7ff fa68 	bl	8005220 <_malloc_r>
 8005d50:	4605      	mov	r5, r0
 8005d52:	2800      	cmp	r0, #0
 8005d54:	d0f2      	beq.n	8005d3c <_realloc_r+0x1c>
 8005d56:	4631      	mov	r1, r6
 8005d58:	4622      	mov	r2, r4
 8005d5a:	f7fe feab 	bl	8004ab4 <memcpy>
 8005d5e:	4631      	mov	r1, r6
 8005d60:	4638      	mov	r0, r7
 8005d62:	f7ff fa0f 	bl	8005184 <_free_r>
 8005d66:	e7e9      	b.n	8005d3c <_realloc_r+0x1c>
 8005d68:	4635      	mov	r5, r6
 8005d6a:	e7e7      	b.n	8005d3c <_realloc_r+0x1c>

08005d6c <_read_r>:
 8005d6c:	b538      	push	{r3, r4, r5, lr}
 8005d6e:	4c07      	ldr	r4, [pc, #28]	; (8005d8c <_read_r+0x20>)
 8005d70:	4605      	mov	r5, r0
 8005d72:	4608      	mov	r0, r1
 8005d74:	4611      	mov	r1, r2
 8005d76:	2200      	movs	r2, #0
 8005d78:	6022      	str	r2, [r4, #0]
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	f7fe fdd2 	bl	8004924 <_read>
 8005d80:	1c43      	adds	r3, r0, #1
 8005d82:	d102      	bne.n	8005d8a <_read_r+0x1e>
 8005d84:	6823      	ldr	r3, [r4, #0]
 8005d86:	b103      	cbz	r3, 8005d8a <_read_r+0x1e>
 8005d88:	602b      	str	r3, [r5, #0]
 8005d8a:	bd38      	pop	{r3, r4, r5, pc}
 8005d8c:	20005d0c 	.word	0x20005d0c

08005d90 <_malloc_usable_size_r>:
 8005d90:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005d94:	2800      	cmp	r0, #0
 8005d96:	f1a0 0004 	sub.w	r0, r0, #4
 8005d9a:	bfbc      	itt	lt
 8005d9c:	580b      	ldrlt	r3, [r1, r0]
 8005d9e:	18c0      	addlt	r0, r0, r3
 8005da0:	4770      	bx	lr
	...

08005da4 <_init>:
 8005da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005da6:	bf00      	nop
 8005da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005daa:	bc08      	pop	{r3}
 8005dac:	469e      	mov	lr, r3
 8005dae:	4770      	bx	lr

08005db0 <_fini>:
 8005db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005db2:	bf00      	nop
 8005db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005db6:	bc08      	pop	{r3}
 8005db8:	469e      	mov	lr, r3
 8005dba:	4770      	bx	lr
