# Reading pref.tcl
# do Aula2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/memoriaROM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:10 on Sep 20,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/memoriaROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memoriaROM
# -- Compiling architecture assincrona of memoriaROM
# End time: 22:45:11 on Sep 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/edgeDetector.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:11 on Sep 20,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/edgeDetector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity edgeDetector
# -- Compiling architecture bordaSubida of edgeDetector
# -- Compiling architecture bordaDescida of edgeDetector
# -- Loading entity edgeDetector
# End time: 22:45:11 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/muxGenerico2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:11 on Sep 20,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/muxGenerico2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity muxGenerico2x1
# -- Compiling architecture comportamento of muxGenerico2x1
# End time: 22:45:11 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/ULASomaSub.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:11 on Sep 20,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/ULASomaSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ULASomaSub
# -- Compiling architecture comportamento of ULASomaSub
# End time: 22:45:11 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/registradorGenerico.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:11 on Sep 20,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/registradorGenerico.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registradorGenerico
# -- Compiling architecture comportamento of registradorGenerico
# End time: 22:45:11 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/Decodificador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:11 on Sep 20,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/Decodificador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodificador
# -- Compiling architecture arquitetura of Decodificador
# End time: 22:45:11 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:11 on Sep 20,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch_name of PC
# End time: 22:45:11 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/memoriaDADOS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:11 on Sep 20,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/memoriaDADOS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memoriaDADOS
# -- Compiling architecture rtl of memoriaDADOS
# End time: 22:45:11 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/logicaDesvio.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:11 on Sep 20,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/logicaDesvio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity logicaDesvio
# -- Compiling architecture arch_name of logicaDesvio
# End time: 22:45:11 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/muxGenerico4x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:12 on Sep 20,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/muxGenerico4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity muxGenerico4x1
# -- Compiling architecture comportamento of muxGenerico4x1
# End time: 22:45:12 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/somadorGenerico.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:12 on Sep 20,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/somadorGenerico.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity somadorGenerico
# -- Compiling architecture comportamento of somadorGenerico
# End time: 22:45:12 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/registradorGenericoBit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:12 on Sep 20,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/registradorGenericoBit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registradorGenericoBit
# -- Compiling architecture comportamento of registradorGenericoBit
# End time: 22:45:12 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/Decodificador3x8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:12 on Sep 20,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/Decodificador3x8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decodificador3x8
# -- Compiling architecture arquitetura of Decodificador3x8
# ** Error (suppressible): C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/Decodificador3x8.vhd(25): (vcom-1339) Case statement choices cover only 8 out of 729 cases.
# ** Note: C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/Decodificador3x8.vhd(36): VHDL Compiler exiting
# End time: 22:45:12 on Sep 20,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Aula2_run_msim_rtl_vhdl.do line 20
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/Users/guinh/Insper/6Semestre/DesComp/desComp/Aula8_keybut/Decodificador3x8.vhd}"
