PPA Report for ParityShift.v (Module: ParityShift)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 8
IO Count: 11
Cell Count: 28

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 199.49 MHz
Reg-to-Reg Critical Path Delay: 3.163 ns

POWER METRICS:
-------------
Total Power Consumption: 1.967 W
