Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 18 20:04:47 2020
| Host         : DESKTOP-NBS8INV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file modPrin_control_sets_placed.rpt
| Design       : modPrin
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | portMap/r_RX_Byte[2]_i_1_n_0   |                                   |                1 |              1 |
|  clk_IBUF_BUFG | portMap/r_RX_Byte[5]_i_1_n_0   |                                   |                1 |              1 |
|  clk_IBUF_BUFG | portMap/r_RX_Byte[1]_i_1_n_0   |                                   |                1 |              1 |
|  clk_IBUF_BUFG | portMap/r_RX_Byte[6]_i_1_n_0   |                                   |                1 |              1 |
|  clk_IBUF_BUFG | portMap/r_RX_Byte[3]_i_1_n_0   |                                   |                1 |              1 |
|  clk_IBUF_BUFG | portMap/r_RX_Byte[4]_i_1_n_0   |                                   |                1 |              1 |
|  clk_IBUF_BUFG | portMap/r_RX_Byte[0]_i_1_n_0   |                                   |                1 |              1 |
|  clk_IBUF_BUFG | portMap/r_RX_Byte[7]_i_1_n_0   |                                   |                1 |              1 |
|  clk_IBUF_BUFG | portMap/r_Clk_Count[8]_i_2_n_0 | portMap/r_Clk_Count[8]_i_1__0_n_0 |                2 |              7 |
|  clk_IBUF_BUFG | portMap1/r_TX_Data_0           |                                   |                2 |              8 |
|  clk_IBUF_BUFG | portMap1/r_Clk_Count_1         | portMap1/r_Clk_Count0             |                3 |             10 |
|  clk_IBUF_BUFG |                                |                                   |                7 |             18 |
+----------------+--------------------------------+-----------------------------------+------------------+----------------+


