// Seed: 3273465569
module module_0;
  integer id_1;
  wire id_2;
  assign id_1 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    id_6,
    input  uwire id_1,
    output wire  id_2,
    output wor   id_3,
    input  tri   id_4
);
  assign id_3 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_7;
endmodule
module module_2 (
    input wand id_0,
    input supply1 void id_1,
    input tri1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    output tri0 id_6,
    output tri1 id_7,
    output wor id_8,
    input supply1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    output tri0 id_13,
    output tri id_14,
    output tri1 id_15,
    input tri0 id_16,
    output uwire id_17,
    input tri0 id_18,
    output wor id_19,
    input supply0 id_20,
    input wire id_21,
    input wor id_22,
    input supply0 id_23,
    input supply1 id_24
);
  id_26(
      id_2, !id_23, 1'b0
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
