==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 177.963 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.6 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.36 seconds; current allocated memory: 179.072 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.01 seconds. CPU system time: 0.4 seconds. Elapsed time: 6.34 seconds; current allocated memory: 181.036 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.037 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 182.567 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 181.714 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_2' (hw_baseline/Vitis_HLS/lsal.cpp:41) in function 'compute_matrices' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 202.679 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 196.411 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 145, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 147, Depth = 185, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 198.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 203.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/similarity_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'string1', 'string2', 'max_index', 'similarity_matrix', 'direction_matrix', 'N', 'M' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 178.084 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.03 seconds; current allocated memory: 179.217 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.07 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.2 seconds; current allocated memory: 181.120 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 181.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 182.650 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 181.798 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_2' (hw_baseline/Vitis_HLS/lsal.cpp:41) in function 'compute_matrices' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 202.743 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 196.506 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 145, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 147, Depth = 185, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 199.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.43 seconds; current allocated memory: 203.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/similarity_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 178.036 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.96 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.03 seconds; current allocated memory: 179.183 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.89 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.69 seconds; current allocated memory: 181.149 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 181.150 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 182.663 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 181.813 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_2' (hw_baseline/Vitis_HLS/lsal.cpp:41) in function 'compute_matrices' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 202.760 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 196.508 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 145, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 147, Depth = 185, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 199.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.58 seconds; current allocated memory: 203.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/similarity_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 162.089 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.91 seconds; current allocated memory: 163.207 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.08 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.47 seconds; current allocated memory: 165.175 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.176 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 166.689 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 165.839 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_2' (hw_baseline/Vitis_HLS/lsal.cpp:41) in function 'compute_matrices' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 186.801 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 180.577 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 145, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'VITIS_LOOP_91_2'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:138) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:103).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 147, Depth = 185, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 183.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.46 seconds; current allocated memory: 187.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/similarity_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 162.071 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.86 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.01 seconds; current allocated memory: 162.322 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.09 seconds. CPU system time: 0.43 seconds. Elapsed time: 6.22 seconds; current allocated memory: 165.087 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.088 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 166.615 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 165.763 MB.
INFO: [XFORM 203-510] Pipelining loop 'first_row_scan' (hw_baseline/Vitis_HLS/lsal.cpp:53) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'second_row_scan' (hw_baseline/Vitis_HLS/lsal.cpp:41) in function 'compute_matrices' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 186.753 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 180.539 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first_row_scan'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:83) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 145, loop 'first_row_scan'
INFO: [SCHED 204-61] Pipelining loop 'second_row_scan'.
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'second_row_scan'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:140) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:105).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'second_row_scan'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:140) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:105).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'second_row_scan'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:140) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:105).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'second_row_scan'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:140) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:105).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'second_row_scan'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:140) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:105).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'second_row_scan'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:140) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:105).
WARNING: [HLS 200-880] The II Violation in module 'compute_matrices' (loop 'second_row_scan'): Unable to enforce a carried dependence constraint (II = 146, distance = 1, offset = 1) between bus response on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:140) and bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:105).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 147, Depth = 185, loop 'second_row_scan'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.28 seconds; current allocated memory: 183.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.73 seconds; current allocated memory: 187.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/similarity_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compute_matrices' to 's_axilite & ap_ctrl_chain'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name compute_matrices compute_matrices 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 0 compute_matrices/second_row_scan 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 0 compute_matrices/first_row_scan 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 162.064 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'n': hw_baseline/Vitis_HLS/lsal.cpp:31:143
WARNING: [HLS 207-5301] unused parameter 'm': hw_baseline/Vitis_HLS/lsal.cpp:31:150
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.2 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.94 seconds; current allocated memory: 162.848 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 512 has been inferred on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:101:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.36 seconds. CPU system time: 0.54 seconds. Elapsed time: 7.22 seconds; current allocated memory: 165.428 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.429 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 166.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 166.088 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col_for' (hw_baseline/Vitis_HLS/lsal.cpp:41) in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.4' in function 'compute_matrices' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 186.943 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:41:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:57:21)
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:91:21)
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 180.539 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'col_for'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:69) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 220, loop 'col_for'
INFO: [SCHED 204-61] Pipelining loop 'diag_for.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'diag_for.2'
INFO: [SCHED 204-61] Pipelining loop 'diag_for.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'diag_for.3'
INFO: [SCHED 204-61] Pipelining loop 'diag_for.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'diag_for.4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.15 seconds; current allocated memory: 182.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.74 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.14 seconds; current allocated memory: 184.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/string2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/max_index' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/similarity_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/direction_matrix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compute_matrices/n' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
