// Seed: 3207200576
module module_0;
  final begin : LABEL_0
    id_1 <= 1;
  end
  reg id_3;
  final $display(1);
  wire id_4;
  wire id_5;
  assign id_5 = 1;
  assign module_1.id_16 = 0;
  always id_3 <= id_3;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    output wand id_5,
    input supply0 id_6,
    input wor id_7,
    output tri1 id_8,
    input wor id_9,
    output wand id_10,
    input supply0 id_11,
    input wor id_12,
    output wor id_13,
    input wire id_14,
    input tri1 id_15,
    input tri1 id_16,
    input tri id_17,
    output wor id_18
);
  assign id_13 = 1;
  module_0 modCall_1 ();
endmodule
