{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523292433449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523292433452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 09 13:47:13 2018 " "Processing started: Mon Apr 09 13:47:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523292433452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523292433452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quanta2 -c quanta2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off quanta2 -c quanta2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523292433452 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523292434356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stage/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/stage/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-behavioral " "Found design unit 1: fetch-behavioral" {  } { { "src/stage/Fetch.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Fetch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435519 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "src/stage/Fetch.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Fetch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/component/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/component/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_register-behavioral " "Found design unit 1: parallel_register-behavioral" {  } { { "src/component/Register.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Register.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435530 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_register " "Found entity 1: parallel_register" {  } { { "src/component/Register.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/lib/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "src/lib/Constants.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/lib/Constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/component/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/component/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behavioral " "Found design unit 1: adder-behavioral" {  } { { "src/component/Adder.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435548 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/component/Adder.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435548 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux src/component/Multiplexer.vhd " "Entity \"mux\" obtained from \"src/component/Multiplexer.vhd\" instead of from Quartus II megafunction library" {  } { { "src/component/Multiplexer.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Multiplexer.vhd" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1523292435557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/component/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/component/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavioral " "Found design unit 1: mux-behavioral" {  } { { "src/component/Multiplexer.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Multiplexer.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435557 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "src/component/Multiplexer.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Multiplexer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/lib/types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 types " "Found design unit 1: types" {  } { { "src/lib/Types.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/lib/Types.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/component/instructionram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/component/instructionram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_ram-behavioral " "Found design unit 1: instruction_ram-behavioral" {  } { { "src/component/InstructionRAM.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/InstructionRAM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435596 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_ram " "Found entity 1: instruction_ram" {  } { { "src/component/InstructionRAM.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/InstructionRAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quanta2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file quanta2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 quanta2 " "Found entity 1: quanta2" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stage/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/stage/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-behavioral " "Found design unit 1: decode-behavioral" {  } { { "src/stage/Decode.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Decode.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435615 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "src/stage/Decode.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Decode.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/component/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/component/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "src/component/RegisterFile.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/RegisterFile.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435625 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "src/component/RegisterFile.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/RegisterFile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stage/execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/stage/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-behavioral " "Found design unit 1: execute-behavioral" {  } { { "src/stage/Execute.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Execute.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435634 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "src/stage/Execute.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Execute.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/component/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/component/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "src/component/ALU.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/ALU.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435643 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/component/ALU.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/ALU.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/component/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/component/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-behavioral " "Found design unit 1: shifter-behavioral" {  } { { "src/component/Shifter.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Shifter.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435653 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "src/component/Shifter.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Shifter.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stage/memoryaccess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/stage/memoryaccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_access-behavioral " "Found design unit 1: memory_access-behavioral" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435661 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/component/dataram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/component/dataram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_ram-behavioral " "Found design unit 1: data_ram-behavioral" {  } { { "src/component/DataRAM.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/DataRAM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435670 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "src/component/DataRAM.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/DataRAM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stage/writeback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/stage/writeback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_back-behavioral " "Found design unit 1: write_back-behavioral" {  } { { "src/stage/WriteBack.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/WriteBack.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435679 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_back " "Found entity 1: write_back" {  } { { "src/stage/WriteBack.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/WriteBack.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/component/jumpcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/component/jumpcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jump_controller-behavioral " "Found design unit 1: jump_controller-behavioral" {  } { { "src/component/JumpController.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/JumpController.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435688 ""} { "Info" "ISGN_ENTITY_NAME" "1 jump_controller " "Found entity 1: jump_controller" {  } { { "src/component/JumpController.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/JumpController.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/component/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/component/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behavioral " "Found design unit 1: controller-behavioral" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435698 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stage/fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/stage/fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_d-behavioral " "Found design unit 1: f_d-behavioral" {  } { { "src/stage/FD.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/FD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435707 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_d " "Found entity 1: f_d" {  } { { "src/stage/FD.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/FD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stage/de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/stage/de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_e-behavioral " "Found design unit 1: d_e-behavioral" {  } { { "src/stage/DE.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/DE.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435722 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_e " "Found entity 1: d_e" {  } { { "src/stage/DE.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/DE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stage/ema.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/stage/ema.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_ma-behavioral " "Found design unit 1: e_ma-behavioral" {  } { { "src/stage/EMA.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/EMA.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435732 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_ma " "Found entity 1: e_ma" {  } { { "src/stage/EMA.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/EMA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stage/mawb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/stage/mawb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ma_wb-behavioral " "Found design unit 1: ma_wb-behavioral" {  } { { "src/stage/MAWB.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MAWB.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435741 ""} { "Info" "ISGN_ENTITY_NAME" "1 ma_wb " "Found entity 1: ma_wb" {  } { { "src/stage/MAWB.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MAWB.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "src/Processor.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/src/Processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/component/bitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/component/bitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_bit_register-behavioral " "Found design unit 1: parallel_bit_register-behavioral" {  } { { "src/component/BitRegister.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/BitRegister.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435757 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_bit_register " "Found entity 1: parallel_bit_register" {  } { { "src/component/BitRegister.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/BitRegister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/component/hexdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/component/hexdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_display-behavioral " "Found design unit 1: hex_display-behavioral" {  } { { "src/component/HexDisplay.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/HexDisplay.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435767 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "src/component/HexDisplay.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/HexDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/component/forwardunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/component/forwardunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forward_unit-behavioral " "Found design unit 1: forward_unit-behavioral" {  } { { "src/component/ForwardUnit.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/ForwardUnit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435777 ""} { "Info" "ISGN_ENTITY_NAME" "1 forward_unit " "Found entity 1: forward_unit" {  } { { "src/component/ForwardUnit.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/ForwardUnit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292435777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292435777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quanta2 " "Elaborating entity \"quanta2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523292436026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:inst " "Elaborating entity \"Processor\" for hierarchy \"Processor:inst\"" {  } { { "quanta2.bdf" "inst" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 64 208 376 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute Processor:inst\|execute:inst5 " "Elaborating entity \"execute\" for hierarchy \"Processor:inst\|execute:inst5\"" {  } { { "src/Processor.bdf" "inst5" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/src/Processor.bdf" { { 544 2560 2896 720 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436136 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "in_i 56 64 Execute.vhd(105) " "VHDL Incomplete Partial Association warning at Execute.vhd(105): port or argument \"in_i\" has 56/64 unassociated elements" {  } { { "src/stage/Execute.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Execute.vhd" 105 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1523292436138 "|quanta2|Processor:inst|execute:inst5"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "out_o 28 32 Execute.vhd(105) " "VHDL Incomplete Partial Association warning at Execute.vhd(105): port or argument \"out_o\" has 28/32 unassociated elements" {  } { { "src/stage/Execute.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Execute.vhd" 105 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1523292436139 "|quanta2|Processor:inst|execute:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux Processor:inst\|execute:inst5\|mux:b_mux A:behavioral " "Elaborating entity \"mux\" using architecture \"A:behavioral\" for hierarchy \"Processor:inst\|execute:inst5\|mux:b_mux\"" {  } { { "src/stage/Execute.vhd" "b_mux" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Execute.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shifter Processor:inst\|execute:inst5\|shifter:shifter A:behavioral " "Elaborating entity \"shifter\" using architecture \"A:behavioral\" for hierarchy \"Processor:inst\|execute:inst5\|shifter:shifter\"" {  } { { "src/stage/Execute.vhd" "shifter" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Execute.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu Processor:inst\|execute:inst5\|alu:alu A:behavioral " "Elaborating entity \"alu\" using architecture \"A:behavioral\" for hierarchy \"Processor:inst\|execute:inst5\|alu:alu\"" {  } { { "src/stage/Execute.vhd" "alu" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Execute.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder Processor:inst\|execute:inst5\|alu:alu\|adder:a A:behavioral " "Elaborating entity \"adder\" using architecture \"A:behavioral\" for hierarchy \"Processor:inst\|execute:inst5\|alu:alu\|adder:a\"" {  } { { "src/component/ALU.vhd" "a" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/ALU.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_e Processor:inst\|d_e:inst4 " "Elaborating entity \"d_e\" for hierarchy \"Processor:inst\|d_e:inst4\"" {  } { { "src/Processor.bdf" "inst4" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/src/Processor.bdf" { { 480 2136 2472 752 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "parallel_bit_register Processor:inst\|d_e:inst4\|parallel_bit_register:control_register_write A:behavioral " "Elaborating entity \"parallel_bit_register\" using architecture \"A:behavioral\" for hierarchy \"Processor:inst\|d_e:inst4\|parallel_bit_register:control_register_write\"" {  } { { "src/stage/DE.vhd" "control_register_write" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/DE.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "parallel_register Processor:inst\|d_e:inst4\|parallel_register:control_function A:behavioral " "Elaborating entity \"parallel_register\" using architecture \"A:behavioral\" for hierarchy \"Processor:inst\|d_e:inst4\|parallel_register:control_function\"" {  } { { "src/stage/DE.vhd" "control_function" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/DE.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "parallel_register Processor:inst\|d_e:inst4\|parallel_register:opcode A:behavioral " "Elaborating entity \"parallel_register\" using architecture \"A:behavioral\" for hierarchy \"Processor:inst\|d_e:inst4\|parallel_register:opcode\"" {  } { { "src/stage/DE.vhd" "opcode" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/DE.vhd" 125 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "parallel_register Processor:inst\|d_e:inst4\|parallel_register:a A:behavioral " "Elaborating entity \"parallel_register\" using architecture \"A:behavioral\" for hierarchy \"Processor:inst\|d_e:inst4\|parallel_register:a\"" {  } { { "src/stage/DE.vhd" "a" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/DE.vhd" 140 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "parallel_register Processor:inst\|d_e:inst4\|parallel_register:write_back_address A:behavioral " "Elaborating entity \"parallel_register\" using architecture \"A:behavioral\" for hierarchy \"Processor:inst\|d_e:inst4\|parallel_register:write_back_address\"" {  } { { "src/stage/DE.vhd" "write_back_address" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/DE.vhd" 196 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller Processor:inst\|controller:inst1 " "Elaborating entity \"controller\" for hierarchy \"Processor:inst\|controller:inst1\"" {  } { { "src/Processor.bdf" "inst1" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/src/Processor.bdf" { { 440 1808 2040 584 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436195 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_register_write Controller.vhd(31) " "VHDL Process Statement warning at Controller.vhd(31): inferring latch(es) for signal or variable \"out_register_write\", which holds its previous value in one or more paths through the process" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523292436204 "|quanta2|Processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_we Controller.vhd(31) " "VHDL Process Statement warning at Controller.vhd(31): inferring latch(es) for signal or variable \"out_we\", which holds its previous value in one or more paths through the process" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523292436204 "|quanta2|Processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_alu Controller.vhd(31) " "VHDL Process Statement warning at Controller.vhd(31): inferring latch(es) for signal or variable \"out_alu\", which holds its previous value in one or more paths through the process" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523292436204 "|quanta2|Processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_immediate Controller.vhd(31) " "VHDL Process Statement warning at Controller.vhd(31): inferring latch(es) for signal or variable \"out_immediate\", which holds its previous value in one or more paths through the process" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523292436204 "|quanta2|Processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_function Controller.vhd(31) " "VHDL Process Statement warning at Controller.vhd(31): inferring latch(es) for signal or variable \"out_function\", which holds its previous value in one or more paths through the process" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523292436204 "|quanta2|Processor:inst|controller:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_ram_data Controller.vhd(31) " "VHDL Process Statement warning at Controller.vhd(31): inferring latch(es) for signal or variable \"out_ram_data\", which holds its previous value in one or more paths through the process" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523292436204 "|quanta2|Processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ram_data Controller.vhd(31) " "Inferred latch for \"out_ram_data\" at Controller.vhd(31)" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436204 "|quanta2|Processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_function\[0\] Controller.vhd(31) " "Inferred latch for \"out_function\[0\]\" at Controller.vhd(31)" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436204 "|quanta2|Processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_function\[1\] Controller.vhd(31) " "Inferred latch for \"out_function\[1\]\" at Controller.vhd(31)" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436204 "|quanta2|Processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_function\[2\] Controller.vhd(31) " "Inferred latch for \"out_function\[2\]\" at Controller.vhd(31)" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436204 "|quanta2|Processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_function\[3\] Controller.vhd(31) " "Inferred latch for \"out_function\[3\]\" at Controller.vhd(31)" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436205 "|quanta2|Processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_immediate Controller.vhd(31) " "Inferred latch for \"out_immediate\" at Controller.vhd(31)" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436205 "|quanta2|Processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu Controller.vhd(31) " "Inferred latch for \"out_alu\" at Controller.vhd(31)" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436205 "|quanta2|Processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_we Controller.vhd(31) " "Inferred latch for \"out_we\" at Controller.vhd(31)" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436205 "|quanta2|Processor:inst|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_register_write Controller.vhd(31) " "Inferred latch for \"out_register_write\" at Controller.vhd(31)" {  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436205 "|quanta2|Processor:inst|controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode Processor:inst\|decode:inst2 " "Elaborating entity \"decode\" for hierarchy \"Processor:inst\|decode:inst2\"" {  } { { "src/Processor.bdf" "inst2" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/src/Processor.bdf" { { 688 1472 1784 832 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436207 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "out_immediate\[31..16\] Decode.vhd(21) " "Using initial value X (don't care) for net \"out_immediate\[31..16\]\" at Decode.vhd(21)" {  } { { "src/stage/Decode.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Decode.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436209 "|quanta2|Processor:inst|decode:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "register_file Processor:inst\|decode:inst2\|register_file:reg_file A:behavioral " "Elaborating entity \"register_file\" using architecture \"A:behavioral\" for hierarchy \"Processor:inst\|decode:inst2\|register_file:reg_file\"" {  } { { "src/stage/Decode.vhd" "reg_file" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Decode.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux Processor:inst\|decode:inst2\|register_file:reg_file\|mux:mux_a A:behavioral " "Elaborating entity \"mux\" using architecture \"A:behavioral\" for hierarchy \"Processor:inst\|decode:inst2\|register_file:reg_file\|mux:mux_a\"" {  } { { "src/component/RegisterFile.vhd" "mux_a" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/RegisterFile.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ma_wb Processor:inst\|ma_wb:inst28 " "Elaborating entity \"ma_wb\" for hierarchy \"Processor:inst\|ma_wb:inst28\"" {  } { { "src/Processor.bdf" "inst28" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/src/Processor.bdf" { { 480 4040 4376 624 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_ma Processor:inst\|e_ma:inst27 " "Elaborating entity \"e_ma\" for hierarchy \"Processor:inst\|e_ma:inst27\"" {  } { { "src/Processor.bdf" "inst27" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/src/Processor.bdf" { { 464 2976 3312 672 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access Processor:inst\|memory_access:inst3 " "Elaborating entity \"memory_access\" for hierarchy \"Processor:inst\|memory_access:inst3\"" {  } { { "src/Processor.bdf" "inst3" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/src/Processor.bdf" { { 528 3632 3968 672 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436321 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_result MemoryAccess.vhd(53) " "VHDL Process Statement warning at MemoryAccess.vhd(53): signal \"in_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523292436327 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_debug_port MemoryAccess.vhd(50) " "VHDL Process Statement warning at MemoryAccess.vhd(50): inferring latch(es) for signal or variable \"out_debug_port\", which holds its previous value in one or more paths through the process" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523292436328 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[0\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[0\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436328 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[1\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[1\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436328 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[2\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[2\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436328 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[3\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[3\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436328 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[4\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[4\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436328 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[5\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[5\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436328 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[6\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[6\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436328 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[7\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[7\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436328 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[8\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[8\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436328 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[9\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[9\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436329 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[10\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[10\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436330 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[11\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[11\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436333 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[12\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[12\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436333 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[13\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[13\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436340 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[14\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[14\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436341 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[15\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[15\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436348 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[16\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[16\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436348 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[17\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[17\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436348 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[18\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[18\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436357 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[19\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[19\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436358 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[20\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[20\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436361 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[21\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[21\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436361 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[22\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[22\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436362 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[23\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[23\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436362 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[24\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[24\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436362 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[25\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[25\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436362 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[26\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[26\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436362 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[27\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[27\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436362 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[28\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[28\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436362 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[29\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[29\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436363 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[30\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[30\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436363 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_debug_port\[31\] MemoryAccess.vhd(50) " "Inferred latch for \"out_debug_port\[31\]\" at MemoryAccess.vhd(50)" {  } { { "src/stage/MemoryAccess.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523292436363 "|quanta2|Processor:inst|memory_access:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "data_ram Processor:inst\|memory_access:inst3\|data_ram:ram A:behavioral " "Elaborating entity \"data_ram\" using architecture \"A:behavioral\" for hierarchy \"Processor:inst\|memory_access:inst3\|data_ram:ram\"" {  } { { "src/stage/MemoryAccess.vhd" "ram" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_d Processor:inst\|f_d:inst24 " "Elaborating entity \"f_d\" for hierarchy \"Processor:inst\|f_d:inst24\"" {  } { { "src/Processor.bdf" "inst24" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/src/Processor.bdf" { { 752 976 1232 832 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch Processor:inst\|fetch:inst " "Elaborating entity \"fetch\" for hierarchy \"Processor:inst\|fetch:inst\"" {  } { { "src/Processor.bdf" "inst" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/src/Processor.bdf" { { 768 680 952 880 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "instruction_ram Processor:inst\|fetch:inst\|instruction_ram:instruction_ram A:behavioral " "Elaborating entity \"instruction_ram\" using architecture \"A:behavioral\" for hierarchy \"Processor:inst\|fetch:inst\|instruction_ram:instruction_ram\"" {  } { { "src/stage/Fetch.vhd" "instruction_ram" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/stage/Fetch.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436384 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memory InstructionRAM.vhd(27) " "VHDL Signal Declaration warning at InstructionRAM.vhd(27): used implicit default value for signal \"memory\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/component/InstructionRAM.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/InstructionRAM.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523292436386 "|quanta2|Processor:inst|fetch:inst|instruction_ram:instruction_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_controller Processor:inst\|jump_controller:inst6 " "Elaborating entity \"jump_controller\" for hierarchy \"Processor:inst\|jump_controller:inst6\"" {  } { { "src/Processor.bdf" "inst6" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/src/Processor.bdf" { { 360 3464 3664 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back Processor:inst\|write_back:inst14 " "Elaborating entity \"write_back\" for hierarchy \"Processor:inst\|write_back:inst14\"" {  } { { "src/Processor.bdf" "inst14" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/src/Processor.bdf" { { 496 4464 4752 608 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292436391 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "255 256 0 1 1 " "255 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 255 " "Addresses ranging from 1 to 255 are not initialized" {  } { { "C:/Vinicius/quanta/Hardware/quanta2/quanta2data.mif" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/quanta2data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1523292438670 ""}  } { { "C:/Vinicius/quanta/Hardware/quanta2/quanta2data.mif" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/quanta2data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1523292438670 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Processor:inst\|memory_access:inst3\|data_ram:ram\|memory_rtl_0 " "Inferred RAM node \"Processor:inst\|memory_access:inst3\|data_ram:ram\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1523292438673 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Processor:inst\|fetch:inst\|instruction_ram:instruction_ram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Processor:inst\|fetch:inst\|instruction_ram:instruction_ram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE quanta2inst.mif " "Parameter INIT_FILE set to quanta2inst.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Processor:inst\|memory_access:inst3\|data_ram:ram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Processor:inst\|memory_access:inst3\|data_ram:ram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE quanta2data.mif " "Parameter INIT_FILE set to quanta2data.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1523292440760 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1523292440760 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1523292440760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:inst\|fetch:inst\|instruction_ram:instruction_ram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"Processor:inst\|fetch:inst\|instruction_ram:instruction_ram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523292440907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:inst\|fetch:inst\|instruction_ram:instruction_ram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"Processor:inst\|fetch:inst\|instruction_ram:instruction_ram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292440908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292440908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292440908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292440908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292440908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292440908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292440908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292440908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292440908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE quanta2inst.mif " "Parameter \"INIT_FILE\" = \"quanta2inst.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292440908 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523292440908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mt41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mt41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mt41 " "Found entity 1: altsyncram_mt41" {  } { { "db/altsyncram_mt41.tdf" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/db/altsyncram_mt41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292441029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292441029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:inst\|memory_access:inst3\|data_ram:ram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"Processor:inst\|memory_access:inst3\|data_ram:ram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:inst\|memory_access:inst3\|data_ram:ram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"Processor:inst\|memory_access:inst3\|data_ram:ram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE quanta2data.mif " "Parameter \"INIT_FILE\" = \"quanta2data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523292441051 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523292441051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogj1 " "Found entity 1: altsyncram_ogj1" {  } { { "db/altsyncram_ogj1.tdf" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/db/altsyncram_ogj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523292441244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523292441244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:inst\|controller:inst1\|out_function\[0\] " "Latch Processor:inst\|controller:inst1\|out_function\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[28\] " "Ports D and ENA on the latch are fed by the same signal Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[28\]" {  } { { "src/component/Register.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Register.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523292442582 ""}  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523292442582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:inst\|controller:inst1\|out_function\[2\] " "Latch Processor:inst\|controller:inst1\|out_function\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[28\] " "Ports D and ENA on the latch are fed by the same signal Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[28\]" {  } { { "src/component/Register.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Register.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523292442583 ""}  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523292442583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:inst\|controller:inst1\|out_function\[1\] " "Latch Processor:inst\|controller:inst1\|out_function\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[27\] " "Ports D and ENA on the latch are fed by the same signal Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[27\]" {  } { { "src/component/Register.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Register.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523292442583 ""}  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523292442583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:inst\|controller:inst1\|out_immediate " "Latch Processor:inst\|controller:inst1\|out_immediate has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[24\] " "Ports D and ENA on the latch are fed by the same signal Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[24\]" {  } { { "src/component/Register.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Register.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523292442583 ""}  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523292442583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:inst\|controller:inst1\|out_function\[3\] " "Latch Processor:inst\|controller:inst1\|out_function\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[28\] " "Ports D and ENA on the latch are fed by the same signal Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[28\]" {  } { { "src/component/Register.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Register.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523292442583 ""}  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523292442583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:inst\|controller:inst1\|out_alu " "Latch Processor:inst\|controller:inst1\|out_alu has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[28\] " "Ports D and ENA on the latch are fed by the same signal Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[28\]" {  } { { "src/component/Register.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Register.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523292442583 ""}  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523292442583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:inst\|controller:inst1\|out_ram_data " "Latch Processor:inst\|controller:inst1\|out_ram_data has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[24\] " "Ports D and ENA on the latch are fed by the same signal Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[24\]" {  } { { "src/component/Register.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Register.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523292442584 ""}  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523292442584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:inst\|controller:inst1\|out_we " "Latch Processor:inst\|controller:inst1\|out_we has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[24\] " "Ports D and ENA on the latch are fed by the same signal Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[24\]" {  } { { "src/component/Register.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Register.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523292442584 ""}  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523292442584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:inst\|controller:inst1\|out_register_write " "Latch Processor:inst\|controller:inst1\|out_register_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[28\] " "Ports D and ENA on the latch are fed by the same signal Processor:inst\|f_d:inst24\|parallel_register:instruction\|s_memory\[28\]" {  } { { "src/component/Register.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Register.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523292442584 ""}  } { { "src/component/Controller.vhd" "" { Text "C:/Vinicius/quanta/Hardware/quanta2/src/component/Controller.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523292442584 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[31\] GND " "Pin \"immediate\[31\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[30\] GND " "Pin \"immediate\[30\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[29\] GND " "Pin \"immediate\[29\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[28\] GND " "Pin \"immediate\[28\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[27\] GND " "Pin \"immediate\[27\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[26\] GND " "Pin \"immediate\[26\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[25\] GND " "Pin \"immediate\[25\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[24\] GND " "Pin \"immediate\[24\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[23\] GND " "Pin \"immediate\[23\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[22\] GND " "Pin \"immediate\[22\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[21\] GND " "Pin \"immediate\[21\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[20\] GND " "Pin \"immediate\[20\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[19\] GND " "Pin \"immediate\[19\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[18\] GND " "Pin \"immediate\[18\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[17\] GND " "Pin \"immediate\[17\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "immediate\[16\] GND " "Pin \"immediate\[16\]\" is stuck at GND" {  } { { "quanta2.bdf" "" { Schematic "C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf" { { 168 408 586 184 "immediate\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523292445464 "|quanta2|immediate[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523292445464 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1523292445979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523292477083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523292477083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4476 " "Implemented 4476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523292478256 ""} { "Info" "ICUT_CUT_TM_OPINS" "232 " "Implemented 232 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523292478256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4179 " "Implemented 4179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523292478256 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1523292478256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523292478256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523292478454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 09 13:47:58 2018 " "Processing ended: Mon Apr 09 13:47:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523292478454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523292478454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523292478454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523292478454 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523292487225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523292487232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 09 13:48:06 2018 " "Processing started: Mon Apr 09 13:48:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523292487232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1523292487232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp quanta2 -c quanta2 --netlist_type=sgate " "Command: quartus_npp quanta2 -c quanta2 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1523292487232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523292488315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 09 13:48:08 2018 " "Processing ended: Mon Apr 09 13:48:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523292488315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523292488315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523292488315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1523292488315 ""}
