

================================================================
== Vivado HLS Report for 'mobilenet_unrolled'
================================================================
* Date:           Fri Nov 13 14:07:16 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mobilenet_unrolled
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.950 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    |  min |  max |   Type  |
    +---------+---------+----------+-----------+------+------+---------+
    |     1351|     7621| 6.755 us | 38.105 us |  1351|  7621|   none  |
    +---------+---------+----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     1350|     7620| 45 ~ 254 |          -|          -|    30|    no    |
        | + Loop 1.1  |       41|       41|        13|          1|          1|    30|    yes   |
        | + Loop 1.2  |       28|       28|         1|          1|          1|    28|    yes   |
        | + Loop 1.3  |       28|       28|         1|          1|          1|    28|    yes   |
        | + Loop 1.4  |       28|       28|         1|          1|          1|    28|    yes   |
        | + Loop 1.5  |       28|       28|         1|          1|          1|    28|    yes   |
        | + Loop 1.6  |       28|       28|         1|          1|          1|    28|    yes   |
        | + Loop 1.7  |       28|       28|         1|          1|          1|    28|    yes   |
        | + Loop 1.8  |       28|       28|         1|          1|          1|    28|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|     48|       -|       -|    -|
|Expression       |        -|      -|       0|    4436|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|     270|      63|    0|
|Multiplexer      |        -|      -|       -|     895|    -|
|Register         |        0|      -|    6644|     896|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     48|    6914|    6290|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      8|       3|       6|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |mobilenet_unrolleqcK_U1   |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U2   |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U3   |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U4   |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U5   |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U7   |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U9   |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U11  |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U14  |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U16  |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U18  |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U21  |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U37  |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U38  |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrolleqcK_U39  |mobilenet_unrolleqcK  |    i0 * i1   |
    |mobilenet_unrollercU_U6   |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U8   |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U10  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U12  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U13  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U15  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U17  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U19  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U20  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U22  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U23  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U24  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U25  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U26  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U27  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U28  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U29  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U31  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U32  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U34  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U40  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U41  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U42  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U44  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U46  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollercU_U48  |mobilenet_unrollercU  | i0 + i1 * i2 |
    |mobilenet_unrollesc4_U30  |mobilenet_unrollesc4  | i0 + i1 * i2 |
    |mobilenet_unrollesc4_U33  |mobilenet_unrollesc4  | i0 + i1 * i2 |
    |mobilenet_unrollesc4_U35  |mobilenet_unrollesc4  | i0 + i1 * i2 |
    |mobilenet_unrollesc4_U36  |mobilenet_unrollesc4  | i0 + i1 * i2 |
    |mobilenet_unrollesc4_U43  |mobilenet_unrollesc4  | i0 + i1 * i2 |
    |mobilenet_unrollesc4_U45  |mobilenet_unrollesc4  | i0 + i1 * i2 |
    |mobilenet_unrollesc4_U47  |mobilenet_unrollesc4  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +--------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dw_conv_stencil_dw_c_4_U  |mobilenet_unrollebkb  |        0|   2|   1|    0|    56|    1|     1|           56|
    |dw_conv_stencil_dw_c_5_U  |mobilenet_unrollebkb  |        0|   2|   1|    0|    56|    1|     1|           56|
    |dw_conv_stencil_dw_c_6_U  |mobilenet_unrollebkb  |        0|   2|   1|    0|    56|    1|     1|           56|
    |dw_conv_stencil_dw_c_7_U  |mobilenet_unrollebkb  |        0|   2|   1|    0|    56|    1|     1|           56|
    |pw_conv_reduction_st_3_U  |mobilenet_unrollebkb  |        0|   2|   1|    0|    56|    1|     1|           56|
    |pw_conv_reduction_st_4_U  |mobilenet_unrollebkb  |        0|   2|   1|    0|    56|    1|     1|           56|
    |pw_conv_reduction_st_5_U  |mobilenet_unrollebkb  |        0|   2|   1|    0|    56|    1|     1|           56|
    |hw_input_global_wrap_U    |mobilenet_unrollefYi  |        0|  32|   7|    0|    27|   16|     1|          432|
    |hw_input_global_wrap_1_U  |mobilenet_unrollefYi  |        0|  32|   7|    0|    27|   16|     1|          432|
    |hw_input_global_wrap_2_U  |mobilenet_unrollefYi  |        0|  32|   7|    0|    27|   16|     1|          432|
    |hw_input_global_wrap_3_U  |mobilenet_unrollefYi  |        0|  32|   7|    0|    27|   16|     1|          432|
    |hw_input_global_wrap_4_U  |mobilenet_unrollefYi  |        0|  32|   7|    0|    27|   16|     1|          432|
    |hw_input_global_wrap_5_U  |mobilenet_unrollefYi  |        0|  32|   7|    0|    27|   16|     1|          432|
    |hw_input_global_wrap_6_U  |mobilenet_unrollefYi  |        0|  32|   7|    0|    27|   16|     1|          432|
    |hw_input_global_wrap_7_U  |mobilenet_unrollefYi  |        0|  32|   7|    0|    27|   16|     1|          432|
    +--------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                     |                      |        0| 270|  63|    0|   608|  135|    15|         3848|
    +--------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln121_10_fu_2034_p2                         |     +    |      0|  0|  39|          32|           1|
    |add_ln121_11_fu_2072_p2                         |     +    |      0|  0|  39|          32|           1|
    |add_ln121_12_fu_3354_p2                         |     +    |      0|  0|  39|          32|           1|
    |add_ln121_13_fu_3396_p2                         |     +    |      0|  0|  39|          32|           1|
    |add_ln121_14_fu_3443_p2                         |     +    |      0|  0|  39|          32|           1|
    |add_ln121_1_fu_1656_p2                          |     +    |      0|  0|  39|          32|           1|
    |add_ln121_2_fu_3177_p2                          |     +    |      0|  0|  39|          32|           1|
    |add_ln121_3_fu_1694_p2                          |     +    |      0|  0|  39|          32|           1|
    |add_ln121_4_fu_1832_p2                          |     +    |      0|  0|  39|          32|           1|
    |add_ln121_5_fu_3230_p2                          |     +    |      0|  0|  39|          32|           1|
    |add_ln121_6_fu_1870_p2                          |     +    |      0|  0|  39|          32|           1|
    |add_ln121_7_fu_3277_p2                          |     +    |      0|  0|  39|          32|           1|
    |add_ln121_8_fu_1908_p2                          |     +    |      0|  0|  39|          32|           1|
    |add_ln121_9_fu_1946_p2                          |     +    |      0|  0|  39|          32|           1|
    |add_ln121_fu_3135_p2                            |     +    |      0|  0|  39|          32|           1|
    |add_ln127_3_fu_2861_p2                          |     +    |      0|  0|  16|          16|          16|
    |add_ln127_7_fu_2776_p2                          |     +    |      0|  0|  23|          16|          16|
    |add_ln172_3_fu_2889_p2                          |     +    |      0|  0|  16|          16|          16|
    |add_ln172_7_fu_2739_p2                          |     +    |      0|  0|  23|          16|          16|
    |add_ln217_3_fu_2816_p2                          |     +    |      0|  0|  16|          16|          16|
    |add_ln217_7_fu_2747_p2                          |     +    |      0|  0|  23|          16|          16|
    |add_ln262_3_fu_2836_p2                          |     +    |      0|  0|  16|          16|          16|
    |add_ln262_7_fu_2731_p2                          |     +    |      0|  0|  23|          16|          16|
    |add_ln87_4_fu_2567_p2                           |     +    |      0|  0|  15|           7|           6|
    |add_ln87_fu_2553_p2                             |     +    |      0|  0|  15|           7|           6|
    |addr_12_fu_1452_p2                              |     +    |      0|  0|  39|          32|           5|
    |addr_13_fu_1458_p2                              |     +    |      0|  0|  39|          32|           5|
    |addr_14_fu_2685_p2                              |     +    |      0|  0|  39|          32|          32|
    |addr_18_fu_1475_p2                              |     +    |      0|  0|  39|          32|           5|
    |addr_19_fu_1481_p2                              |     +    |      0|  0|  39|          32|           5|
    |addr_1_fu_1380_p2                               |     +    |      0|  0|  39|          32|           5|
    |addr_20_fu_2610_p2                              |     +    |      0|  0|  39|          32|          32|
    |addr_24_fu_2914_p2                              |     +    |      0|  0|  39|          32|          32|
    |addr_28_fu_2938_p2                              |     +    |      0|  0|  39|          32|          32|
    |addr_2_fu_2636_p2                               |     +    |      0|  0|  39|          32|          32|
    |addr_32_fu_2962_p2                              |     +    |      0|  0|  39|          32|          32|
    |addr_36_fu_2647_p2                              |     +    |      0|  0|  39|          32|          32|
    |addr_37_fu_2590_p2                              |     +    |      0|  0|  39|          32|          32|
    |addr_38_fu_2696_p2                              |     +    |      0|  0|  39|          32|          32|
    |addr_39_fu_2622_p2                              |     +    |      0|  0|  39|          32|          32|
    |addr_40_fu_2925_p2                              |     +    |      0|  0|  39|          32|          32|
    |addr_41_fu_2949_p2                              |     +    |      0|  0|  39|          32|          32|
    |addr_42_fu_2973_p2                              |     +    |      0|  0|  39|          32|          32|
    |addr_6_fu_1440_p2                               |     +    |      0|  0|  39|          32|           5|
    |addr_7_fu_1446_p2                               |     +    |      0|  0|  39|          32|           5|
    |addr_8_fu_2578_p2                               |     +    |      0|  0|  39|          32|          32|
    |addr_fu_1374_p2                                 |     +    |      0|  0|  39|          32|           5|
    |c0_fu_1268_p2                                   |     +    |      0|  0|  15|           5|           1|
    |c2_1_fu_3160_p2                                 |     +    |      0|  0|  15|           5|           1|
    |c2_2_fu_1362_p2                                 |     +    |      0|  0|  15|           5|           1|
    |c2_3_fu_3213_p2                                 |     +    |      0|  0|  15|           5|           1|
    |c2_4_fu_3260_p2                                 |     +    |      0|  0|  15|           5|           1|
    |c2_5_fu_3337_p2                                 |     +    |      0|  0|  15|           5|           1|
    |c2_6_fu_3379_p2                                 |     +    |      0|  0|  15|           5|           1|
    |c2_7_fu_3426_p2                                 |     +    |      0|  0|  15|           5|           1|
    |c2_fu_3118_p2                                   |     +    |      0|  0|  15|           5|           1|
    |hw_output_stencil_clkwrk_20_values_V_val_V_din  |     +    |      0|  0|  23|          16|          16|
    |hw_output_stencil_clkwrk_21_values_V_val_V_din  |     +    |      0|  0|  23|          16|          16|
    |hw_output_stencil_clkwrk_22_values_V_val_V_din  |     +    |      0|  0|  23|          16|          16|
    |p_767_fu_2865_p2                                |     +    |      0|  0|  16|          16|          16|
    |p_844_fu_2893_p2                                |     +    |      0|  0|  16|          16|          16|
    |p_921_fu_2820_p2                                |     +    |      0|  0|  16|          16|          16|
    |p_998_fu_2840_p2                                |     +    |      0|  0|  16|          16|          16|
    |rem_21_fu_2796_p2                               |     +    |      0|  0|  39|          32|           7|
    |rem_22_fu_2668_p2                               |     +    |      0|  0|  39|          32|           7|
    |rem_23_fu_2759_p2                               |     +    |      0|  0|  39|          32|           7|
    |rem_24_fu_2714_p2                               |     +    |      0|  0|  39|          32|           7|
    |rem_25_fu_3018_p2                               |     +    |      0|  0|  39|          32|           7|
    |rem_26_fu_3040_p2                               |     +    |      0|  0|  39|          32|           7|
    |rem_fu_3062_p2                                  |     +    |      0|  0|  39|          32|           7|
    |sub_ln249_1_fu_2268_p2                          |     -    |      0|  0|  15|           5|           6|
    |sub_ln249_2_fu_2301_p2                          |     -    |      0|  0|  15|           4|           6|
    |sub_ln249_3_fu_2315_p2                          |     -    |      0|  0|  15|           3|           5|
    |sub_ln249_fu_1300_p2                            |     -    |      0|  0|  15|           5|           6|
    |sub_ln45_fu_2348_p2                             |     -    |      0|  0|  15|           6|           7|
    |sub_ln89_fu_2478_p2                             |     -    |      0|  0|  15|           6|           7|
    |and_ln249_1_fu_2330_p2                          |    and   |      0|  0|   2|           1|           1|
    |and_ln249_fu_2325_p2                            |    and   |      0|  0|   2|           1|           1|
    |and_ln271_1_fu_2473_p2                          |    and   |      0|  0|   2|           1|           1|
    |and_ln271_fu_2455_p2                            |    and   |      0|  0|   2|           1|           1|
    |and_ln4454_fu_1392_p2                           |    and   |      0|  0|   2|           1|           1|
    |and_ln4456_fu_1418_p2                           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20                                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22                                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28                                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op335_read_state4                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op992_read_state30                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln106_1_fu_1669_p2                         |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln106_2_fu_1807_p2                         |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln106_3_fu_1845_p2                         |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln106_4_fu_1883_p2                         |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln106_5_fu_1921_p2                         |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln106_6_fu_2009_p2                         |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln106_7_fu_2047_p2                         |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln106_fu_1631_p2                           |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln121_10_fu_2029_p2                        |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln121_11_fu_2067_p2                        |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln121_12_fu_3348_p2                        |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln121_13_fu_3390_p2                        |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln121_14_fu_3437_p2                        |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln121_1_fu_1651_p2                         |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln121_2_fu_3171_p2                         |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln121_3_fu_1689_p2                         |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln121_4_fu_1827_p2                         |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln121_5_fu_3224_p2                         |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln121_6_fu_1865_p2                         |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln121_7_fu_3271_p2                         |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln121_8_fu_1903_p2                         |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln121_9_fu_1941_p2                         |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln121_fu_3129_p2                           |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln249_1_fu_2257_p2                         |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln249_fu_1306_p2                           |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln271_fu_2438_p2                           |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln4450_fu_1262_p2                          |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln4451_fu_1356_p2                          |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln4454_1_fu_1386_p2                        |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln4454_fu_1278_p2                          |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln4456_1_fu_1412_p2                        |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln4456_fu_1294_p2                          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln4481_fu_3106_p2                          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln4482_fu_3112_p2                          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln4485_fu_3154_p2                          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln4488_fu_3196_p2                          |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln4490_fu_3207_p2                          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln4495_fu_3254_p2                          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln4507_fu_3331_p2                          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln4510_fu_3373_p2                          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln4515_fu_3420_p2                          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln88_1_fu_2584_p2                          |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln88_2_fu_2690_p2                          |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln88_3_fu_2616_p2                          |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln88_4_fu_2919_p2                          |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln88_5_fu_2943_p2                          |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln88_6_fu_2967_p2                          |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln88_fu_2641_p2                            |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln93_1_fu_2663_p2                          |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln93_2_fu_2754_p2                          |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln93_3_fu_2709_p2                          |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln93_4_fu_3013_p2                          |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln93_5_fu_3035_p2                          |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln93_6_fu_3057_p2                          |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln93_fu_2791_p2                            |   icmp   |      0|  0|  18|          32|           6|
    |ap_block_pp0_stage0_01001                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage0_iter12              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state24                                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state30                                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2                |    or    |      0|  0|   2|           1|           1|
    |or_ln249_1_fu_2288_p2                           |    or    |      0|  0|   6|           6|           6|
    |or_ln249_fu_2263_p2                             |    or    |      0|  0|   2|           1|           1|
    |or_ln271_fu_2450_p2                             |    or    |      0|  0|   2|           1|           1|
    |addr_11_fu_2673_p3                              |  select  |      0|  0|  32|           1|          32|
    |addr_17_fu_2764_p3                              |  select  |      0|  0|  32|           1|          32|
    |addr_23_fu_2719_p3                              |  select  |      0|  0|  32|           1|          32|
    |addr_27_fu_3023_p3                              |  select  |      0|  0|  32|           1|          32|
    |addr_31_fu_3045_p3                              |  select  |      0|  0|  32|           1|          32|
    |addr_35_fu_3067_p3                              |  select  |      0|  0|  32|           1|          32|
    |addr_5_fu_2801_p3                               |  select  |      0|  0|  32|           1|          32|
    |dw_conv_stencil_dw_c_22_fu_3141_p3              |  select  |      0|  0|  32|           1|           1|
    |dw_conv_stencil_dw_c_25_fu_3283_p3              |  select  |      0|  0|  32|           1|           1|
    |dw_conv_stencil_dw_c_28_fu_3360_p3              |  select  |      0|  0|  32|           1|           1|
    |dw_conv_stencil_dw_c_31_fu_3449_p3              |  select  |      0|  0|  32|           1|           1|
    |hw_input_global_wrap_31_fu_1661_p3              |  select  |      0|  0|  32|           1|           1|
    |hw_input_global_wrap_35_fu_1699_p3              |  select  |      0|  0|  32|           1|           1|
    |hw_input_global_wrap_39_fu_1837_p3              |  select  |      0|  0|  32|           1|           1|
    |hw_input_global_wrap_43_fu_1875_p3              |  select  |      0|  0|  32|           1|           1|
    |hw_input_global_wrap_47_fu_1913_p3              |  select  |      0|  0|  32|           1|           1|
    |hw_input_global_wrap_51_fu_1951_p3              |  select  |      0|  0|  32|           1|           1|
    |hw_input_global_wrap_55_fu_2039_p3              |  select  |      0|  0|  32|           1|           1|
    |hw_input_global_wrap_59_fu_2077_p3              |  select  |      0|  0|  32|           1|           1|
    |p_Val2_128_fu_2870_p3                           |  select  |      0|  0|  16|           1|          16|
    |p_Val2_129_fu_2898_p3                           |  select  |      0|  0|  16|           1|          16|
    |p_Val2_130_fu_2825_p3                           |  select  |      0|  0|  16|           1|          16|
    |pw_conv_reduction_st_20_fu_3183_p3              |  select  |      0|  0|  32|           1|           1|
    |pw_conv_reduction_st_23_fu_3236_p3              |  select  |      0|  0|  32|           1|           1|
    |pw_conv_reduction_st_26_fu_3402_p3              |  select  |      0|  0|  32|           1|           1|
    |select_ln106_1_fu_1674_p3                       |  select  |      0|  0|  32|           1|          32|
    |select_ln106_2_fu_1812_p3                       |  select  |      0|  0|  32|           1|          32|
    |select_ln106_3_fu_1850_p3                       |  select  |      0|  0|  32|           1|          32|
    |select_ln106_4_fu_1888_p3                       |  select  |      0|  0|  32|           1|          32|
    |select_ln106_5_fu_1926_p3                       |  select  |      0|  0|  32|           1|          32|
    |select_ln106_6_fu_2014_p3                       |  select  |      0|  0|  32|           1|          32|
    |select_ln106_7_fu_2052_p3                       |  select  |      0|  0|  32|           1|          32|
    |select_ln106_fu_1636_p3                         |  select  |      0|  0|  32|           1|          32|
    |select_ln249_1_fu_2336_p3                       |  select  |      0|  0|   6|           1|           6|
    |select_ln249_fu_2307_p3                         |  select  |      0|  0|   6|           1|           1|
    |select_ln271_fu_2461_p3                         |  select  |      0|  0|   6|           1|           6|
    |select_ln45_fu_2354_p3                          |  select  |      0|  0|   7|           1|           7|
    |select_ln88_1_fu_2596_p3                        |  select  |      0|  0|  32|           1|          32|
    |select_ln88_2_fu_2701_p3                        |  select  |      0|  0|  32|           1|          32|
    |select_ln88_3_fu_2628_p3                        |  select  |      0|  0|  32|           1|          32|
    |select_ln88_4_fu_2930_p3                        |  select  |      0|  0|  32|           1|          32|
    |select_ln88_5_fu_2954_p3                        |  select  |      0|  0|  32|           1|          32|
    |select_ln88_6_fu_2978_p3                        |  select  |      0|  0|  32|           1|          32|
    |select_ln88_fu_2652_p3                          |  select  |      0|  0|  32|           1|          32|
    |select_ln89_fu_2484_p3                          |  select  |      0|  0|   7|           1|           5|
    |ap_enable_pp0                                   |    xor   |      0|  0|   2|           1|           2|
    |xor_ln249_fu_2282_p2                            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln271_1_fu_1320_p2                          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln271_fu_2444_p2                            |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                           |          |      0|  0|4436|        3082|        1935|
    +------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter12                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                              |   9|          2|    1|          2|
    |ap_phi_mux_c2_0_phi_fu_1081_p4                       |   9|          2|    5|         10|
    |ap_sig_allocacmp_hw_filter_dw_global_36              |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_filter_dw_global_41              |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_filter_dw_global_43              |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_filter_dw_global_44              |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_filter_dw_global_45              |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_filter_dw_global_47              |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_filter_dw_global_52              |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_filter_dw_global_60              |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_input_global_wrap_10             |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_input_global_wrap_13             |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_input_global_wrap_15             |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_input_global_wrap_17             |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_input_global_wrap_18             |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_input_global_wrap_20             |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_input_global_wrap_23             |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_input_global_wrap_25             |   9|          2|   16|         32|
    |ap_sig_allocacmp_hw_input_global_wrap_8              |   9|          2|   16|         32|
    |ap_sig_allocacmp_p_Val2_17_load                      |   9|          2|   16|         32|
    |ap_sig_allocacmp_p_Val2_33_load                      |   9|          2|   16|         32|
    |ap_sig_allocacmp_p_Val2_41_load                      |   9|          2|   16|         32|
    |ap_sig_allocacmp_p_Val2_50_load                      |   9|          2|   16|         32|
    |ap_sig_allocacmp_rem_1_load                          |   9|          2|   32|         64|
    |ap_sig_allocacmp_rem_2_load                          |   9|          2|   32|         64|
    |ap_sig_allocacmp_rem_3_load                          |   9|          2|   32|         64|
    |ap_sig_allocacmp_rem_4_load                          |   9|          2|   32|         64|
    |ap_sig_allocacmp_rem_5_load                          |   9|          2|   32|         64|
    |ap_sig_allocacmp_rem_6_load                          |   9|          2|   32|         64|
    |ap_sig_allocacmp_rem_7_load                          |   9|          2|   32|         64|
    |ap_sig_allocacmp_rem_8_load                          |   9|          2|   32|         64|
    |c0_0_reg_1065                                        |   9|          2|    5|         10|
    |c21_0_reg_1089                                       |   9|          2|    5|         10|
    |c22_0_reg_1100                                       |   9|          2|    5|         10|
    |c23_0_reg_1111                                       |   9|          2|    5|         10|
    |c24_0_reg_1122                                       |   9|          2|    5|         10|
    |c25_0_reg_1133                                       |   9|          2|    5|         10|
    |c26_0_reg_1144                                       |   9|          2|    5|         10|
    |c27_0_reg_1155                                       |   9|          2|    5|         10|
    |c2_0_reg_1077                                        |   9|          2|    5|         10|
    |dw_conv_stencil_dw_c_1_fu_164                        |   9|          2|   32|         64|
    |dw_conv_stencil_dw_c_2_fu_168                        |   9|          2|   32|         64|
    |dw_conv_stencil_dw_c_3_fu_172                        |   9|          2|   32|         64|
    |dw_conv_stencil_dw_c_4_address0                      |  13|          3|    6|         18|
    |dw_conv_stencil_dw_c_5_address0                      |  13|          3|    6|         18|
    |dw_conv_stencil_dw_c_6_address0                      |  13|          3|    6|         18|
    |dw_conv_stencil_dw_c_7_address0                      |  13|          3|    6|         18|
    |dw_conv_stencil_dw_c_fu_160                          |   9|          2|   32|         64|
    |hw_filter_dw_stencil_clkwrk_0_values_V_val_V_blk_n   |   9|          2|    1|          2|
    |hw_filter_dw_stencil_clkwrk_1_values_V_val_V_blk_n   |   9|          2|    1|          2|
    |hw_filter_dw_stencil_clkwrk_2_values_V_val_V_blk_n   |   9|          2|    1|          2|
    |hw_filter_dw_stencil_clkwrk_3_values_V_val_V_blk_n   |   9|          2|    1|          2|
    |hw_filter_pw_stencil_clkwrk_10_values_V_val_V_blk_n  |   9|          2|    1|          2|
    |hw_filter_pw_stencil_clkwrk_11_values_V_val_V_blk_n  |   9|          2|    1|          2|
    |hw_filter_pw_stencil_clkwrk_12_values_V_val_V_blk_n  |   9|          2|    1|          2|
    |hw_filter_pw_stencil_clkwrk_13_values_V_val_V_blk_n  |   9|          2|    1|          2|
    |hw_filter_pw_stencil_clkwrk_14_values_V_val_V_blk_n  |   9|          2|    1|          2|
    |hw_filter_pw_stencil_clkwrk_15_values_V_val_V_blk_n  |   9|          2|    1|          2|
    |hw_filter_pw_stencil_clkwrk_4_values_V_val_V_blk_n   |   9|          2|    1|          2|
    |hw_filter_pw_stencil_clkwrk_5_values_V_val_V_blk_n   |   9|          2|    1|          2|
    |hw_filter_pw_stencil_clkwrk_6_values_V_val_V_blk_n   |   9|          2|    1|          2|
    |hw_filter_pw_stencil_clkwrk_7_values_V_val_V_blk_n   |   9|          2|    1|          2|
    |hw_filter_pw_stencil_clkwrk_8_values_V_val_V_blk_n   |   9|          2|    1|          2|
    |hw_filter_pw_stencil_clkwrk_9_values_V_val_V_blk_n   |   9|          2|    1|          2|
    |hw_input_stencil_clkwrk_16_values_V_val_V_blk_n      |   9|          2|    1|          2|
    |hw_input_stencil_clkwrk_17_values_V_val_V_blk_n      |   9|          2|    1|          2|
    |hw_input_stencil_clkwrk_18_values_V_val_V_blk_n      |   9|          2|    1|          2|
    |hw_input_stencil_clkwrk_19_values_V_val_V_blk_n      |   9|          2|    1|          2|
    |hw_output_stencil_clkwrk_20_values_V_val_V_blk_n     |   9|          2|    1|          2|
    |hw_output_stencil_clkwrk_21_values_V_val_V_blk_n     |   9|          2|    1|          2|
    |hw_output_stencil_clkwrk_22_values_V_val_V_blk_n     |   9|          2|    1|          2|
    |pw_conv_reduction_st_1_fu_152                        |   9|          2|   32|         64|
    |pw_conv_reduction_st_2_fu_156                        |   9|          2|   32|         64|
    |pw_conv_reduction_st_3_address0                      |  13|          3|    6|         18|
    |pw_conv_reduction_st_4_address0                      |  13|          3|    6|         18|
    |pw_conv_reduction_st_5_address0                      |  13|          3|    6|         18|
    |pw_conv_reduction_st_fu_148                          |   9|          2|   32|         64|
    |rem_1_fu_232                                         |   9|          2|   32|         64|
    |rem_2_fu_248                                         |   9|          2|   32|         64|
    |rem_3_fu_272                                         |   9|          2|   32|         64|
    |rem_4_fu_288                                         |   9|          2|   32|         64|
    |rem_5_fu_312                                         |   9|          2|   32|         64|
    |rem_6_fu_328                                         |   9|          2|   32|         64|
    |rem_7_fu_352                                         |   9|          2|   32|         64|
    |rem_8_fu_368                                         |   9|          2|   32|         64|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                | 895|        198| 1190|       2439|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln127_1_reg_5187                            |  16|   0|   16|          0|
    |add_ln127_2_reg_5247                            |  16|   0|   16|          0|
    |add_ln127_2_reg_5247_pp0_iter7_reg              |  16|   0|   16|          0|
    |add_ln127_4_reg_5028                            |  16|   0|   16|          0|
    |add_ln127_5_reg_5107                            |  16|   0|   16|          0|
    |add_ln127_6_reg_5192                            |  16|   0|   16|          0|
    |add_ln127_7_reg_5252                            |  16|   0|   16|          0|
    |add_ln127_7_reg_5252_pp0_iter7_reg              |  16|   0|   16|          0|
    |add_ln127_reg_5284                              |  16|   0|   16|          0|
    |add_ln172_1_reg_5150                            |  16|   0|   16|          0|
    |add_ln172_2_reg_5212                            |  16|   0|   16|          0|
    |add_ln172_4_reg_5008                            |  16|   0|   16|          0|
    |add_ln172_5_reg_5080                            |  16|   0|   16|          0|
    |add_ln172_6_reg_5155                            |  16|   0|   16|          0|
    |add_ln172_7_reg_5217                            |  16|   0|   16|          0|
    |add_ln172_reg_5296                              |  16|   0|   16|          0|
    |add_ln217_1_reg_5170                            |  16|   0|   16|          0|
    |add_ln217_2_reg_5227                            |  16|   0|   16|          0|
    |add_ln217_4_reg_5018                            |  16|   0|   16|          0|
    |add_ln217_5_reg_5097                            |  16|   0|   16|          0|
    |add_ln217_6_reg_5175                            |  16|   0|   16|          0|
    |add_ln217_7_reg_5232                            |  16|   0|   16|          0|
    |add_ln217_reg_5222                              |  16|   0|   16|          0|
    |add_ln262_1_reg_5202                            |  16|   0|   16|          0|
    |add_ln262_2_reg_5262                            |  16|   0|   16|          0|
    |add_ln262_4_reg_5053                            |  16|   0|   16|          0|
    |add_ln262_4_reg_5053_pp0_iter4_reg              |  16|   0|   16|          0|
    |add_ln262_5_reg_5058                            |  16|   0|   16|          0|
    |add_ln262_6_reg_5138                            |  16|   0|   16|          0|
    |add_ln262_7_reg_5207                            |  16|   0|   16|          0|
    |add_ln262_7_reg_5207_pp0_iter6_reg              |  16|   0|   16|          0|
    |add_ln262_reg_5257                              |  16|   0|   16|          0|
    |add_ln389_1_reg_5417                            |  16|   0|   16|          0|
    |add_ln389_2_reg_5447                            |  16|   0|   16|          0|
    |add_ln389_reg_5442                              |  16|   0|   16|          0|
    |add_ln414_1_reg_5427                            |  16|   0|   16|          0|
    |add_ln414_2_reg_5457                            |  16|   0|   16|          0|
    |add_ln414_reg_5452                              |  16|   0|   16|          0|
    |add_ln439_1_reg_5437                            |  16|   0|   16|          0|
    |add_ln439_2_reg_5467                            |  16|   0|   16|          0|
    |add_ln439_reg_5462                              |  16|   0|   16|          0|
    |add_ln87_4_reg_5048                             |   7|   0|    7|          0|
    |add_ln87_reg_4998                               |   7|   0|    7|          0|
    |addr_12_reg_4534                                |  32|   0|   32|          0|
    |addr_13_reg_4540                                |  32|   0|   32|          0|
    |addr_18_reg_4562                                |  32|   0|   32|          0|
    |addr_19_reg_4568                                |  32|   0|   32|          0|
    |addr_1_reg_4473                                 |  32|   0|   32|          0|
    |addr_6_reg_4522                                 |  32|   0|   32|          0|
    |addr_7_reg_4528                                 |  32|   0|   32|          0|
    |addr_reg_4467                                   |  32|   0|   32|          0|
    |and_ln4454_reg_4479                             |   1|   0|    1|          0|
    |and_ln4454_reg_4479_pp0_iter1_reg               |   1|   0|    1|          0|
    |and_ln4456_reg_4483                             |   1|   0|    1|          0|
    |ap_CS_fsm                                       |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                         |   1|   0|    1|          0|
    |c0_0_reg_1065                                   |   5|   0|    5|          0|
    |c0_reg_4381                                     |   5|   0|    5|          0|
    |c21_0_reg_1089                                  |   5|   0|    5|          0|
    |c22_0_reg_1100                                  |   5|   0|    5|          0|
    |c23_0_reg_1111                                  |   5|   0|    5|          0|
    |c24_0_reg_1122                                  |   5|   0|    5|          0|
    |c25_0_reg_1133                                  |   5|   0|    5|          0|
    |c26_0_reg_1144                                  |   5|   0|    5|          0|
    |c27_0_reg_1155                                  |   5|   0|    5|          0|
    |c2_0_reg_1077                                   |   5|   0|    5|          0|
    |c2_0_reg_1077_pp0_iter1_reg                     |   5|   0|    5|          0|
    |c2_2_reg_4446                                   |   5|   0|    5|          0|
    |dw_conv_stencil_dw_c_1_fu_164                   |  32|   0|   32|          0|
    |dw_conv_stencil_dw_c_2_fu_168                   |  32|   0|   32|          0|
    |dw_conv_stencil_dw_c_3_fu_172                   |  32|   0|   32|          0|
    |dw_conv_stencil_dw_c_fu_160                     |  32|   0|   32|          0|
    |hw_filter_dw_global_10_fu_432                   |  16|   0|   16|          0|
    |hw_filter_dw_global_11_fu_436                   |  16|   0|   16|          0|
    |hw_filter_dw_global_12_fu_440                   |  16|   0|   16|          0|
    |hw_filter_dw_global_13_fu_444                   |  16|   0|   16|          0|
    |hw_filter_dw_global_14_fu_448                   |  16|   0|   16|          0|
    |hw_filter_dw_global_15_fu_452                   |  16|   0|   16|          0|
    |hw_filter_dw_global_16_fu_460                   |  16|   0|   16|          0|
    |hw_filter_dw_global_17_fu_464                   |  16|   0|   16|          0|
    |hw_filter_dw_global_18_fu_468                   |  16|   0|   16|          0|
    |hw_filter_dw_global_19_fu_472                   |  16|   0|   16|          0|
    |hw_filter_dw_global_1_fu_392                    |  16|   0|   16|          0|
    |hw_filter_dw_global_20_fu_476                   |  16|   0|   16|          0|
    |hw_filter_dw_global_21_fu_480                   |  16|   0|   16|          0|
    |hw_filter_dw_global_22_fu_484                   |  16|   0|   16|          0|
    |hw_filter_dw_global_23_fu_488                   |  16|   0|   16|          0|
    |hw_filter_dw_global_24_fu_496                   |  16|   0|   16|          0|
    |hw_filter_dw_global_25_fu_500                   |  16|   0|   16|          0|
    |hw_filter_dw_global_26_fu_504                   |  16|   0|   16|          0|
    |hw_filter_dw_global_27_fu_508                   |  16|   0|   16|          0|
    |hw_filter_dw_global_28_fu_512                   |  16|   0|   16|          0|
    |hw_filter_dw_global_29_fu_516                   |  16|   0|   16|          0|
    |hw_filter_dw_global_2_fu_396                    |  16|   0|   16|          0|
    |hw_filter_dw_global_30_fu_520                   |  16|   0|   16|          0|
    |hw_filter_dw_global_31_fu_524                   |  16|   0|   16|          0|
    |hw_filter_dw_global_35_reg_4417                 |  16|   0|   16|          0|
    |hw_filter_dw_global_3_fu_400                    |  16|   0|   16|          0|
    |hw_filter_dw_global_40_reg_4422                 |  16|   0|   16|          0|
    |hw_filter_dw_global_42_reg_4427                 |  16|   0|   16|          0|
    |hw_filter_dw_global_45_reg_4681                 |  16|   0|   16|          0|
    |hw_filter_dw_global_46_reg_4686                 |  16|   0|   16|          0|
    |hw_filter_dw_global_4_fu_404                    |  16|   0|   16|          0|
    |hw_filter_dw_global_51_reg_4432                 |  16|   0|   16|          0|
    |hw_filter_dw_global_59_reg_4437                 |  16|   0|   16|          0|
    |hw_filter_dw_global_5_fu_408                    |  16|   0|   16|          0|
    |hw_filter_dw_global_64_reg_4781                 |  16|   0|   16|          0|
    |hw_filter_dw_global_65_reg_4786                 |  16|   0|   16|          0|
    |hw_filter_dw_global_66_reg_4791                 |  16|   0|   16|          0|
    |hw_filter_dw_global_67_reg_4796                 |  16|   0|   16|          0|
    |hw_filter_dw_global_67_reg_4796_pp0_iter3_reg   |  16|   0|   16|          0|
    |hw_filter_dw_global_6_fu_412                    |  16|   0|   16|          0|
    |hw_filter_dw_global_70_reg_4806                 |  16|   0|   16|          0|
    |hw_filter_dw_global_70_reg_4806_pp0_iter3_reg   |  16|   0|   16|          0|
    |hw_filter_dw_global_71_reg_4811                 |  16|   0|   16|          0|
    |hw_filter_dw_global_73_reg_4832                 |  16|   0|   16|          0|
    |hw_filter_dw_global_74_reg_4837                 |  16|   0|   16|          0|
    |hw_filter_dw_global_75_reg_4842                 |  16|   0|   16|          0|
    |hw_filter_dw_global_76_reg_4847                 |  16|   0|   16|          0|
    |hw_filter_dw_global_76_reg_4847_pp0_iter3_reg   |  16|   0|   16|          0|
    |hw_filter_dw_global_79_reg_4857                 |  16|   0|   16|          0|
    |hw_filter_dw_global_79_reg_4857_pp0_iter3_reg   |  16|   0|   16|          0|
    |hw_filter_dw_global_7_fu_416                    |  16|   0|   16|          0|
    |hw_filter_dw_global_80_reg_4862                 |  16|   0|   16|          0|
    |hw_filter_dw_global_82_reg_4897                 |  16|   0|   16|          0|
    |hw_filter_dw_global_83_reg_4902                 |  16|   0|   16|          0|
    |hw_filter_dw_global_84_reg_4907                 |  16|   0|   16|          0|
    |hw_filter_dw_global_85_reg_4912                 |  16|   0|   16|          0|
    |hw_filter_dw_global_85_reg_4912_pp0_iter3_reg   |  16|   0|   16|          0|
    |hw_filter_dw_global_88_reg_4922                 |  16|   0|   16|          0|
    |hw_filter_dw_global_88_reg_4922_pp0_iter3_reg   |  16|   0|   16|          0|
    |hw_filter_dw_global_89_reg_4927                 |  16|   0|   16|          0|
    |hw_filter_dw_global_8_fu_424                    |  16|   0|   16|          0|
    |hw_filter_dw_global_92_reg_4967                 |  16|   0|   16|          0|
    |hw_filter_dw_global_94_reg_4972                 |  16|   0|   16|          0|
    |hw_filter_dw_global_94_reg_4972_pp0_iter3_reg   |  16|   0|   16|          0|
    |hw_filter_dw_global_96_reg_5038                 |  16|   0|   16|          0|
    |hw_filter_dw_global_96_reg_5038_pp0_iter4_reg   |  16|   0|   16|          0|
    |hw_filter_dw_global_98_reg_5043                 |  16|   0|   16|          0|
    |hw_filter_dw_global_98_reg_5043_pp0_iter4_reg   |  16|   0|   16|          0|
    |hw_filter_dw_global_9_fu_428                    |  16|   0|   16|          0|
    |hw_filter_dw_global_s_fu_388                    |  16|   0|   16|          0|
    |hw_input_global_wrap_11_reg_4590                |  16|   0|   16|          0|
    |hw_input_global_wrap_12_reg_4596                |  16|   0|   16|          0|
    |hw_input_global_wrap_12_reg_4596_pp0_iter2_reg  |  16|   0|   16|          0|
    |hw_input_global_wrap_13_reg_4601                |  16|   0|   16|          0|
    |hw_input_global_wrap_15_reg_4612                |  16|   0|   16|          0|
    |hw_input_global_wrap_16_reg_4617                |  16|   0|   16|          0|
    |hw_input_global_wrap_17_reg_4622                |  16|   0|   16|          0|
    |hw_input_global_wrap_18_reg_4627                |  16|   0|   16|          0|
    |hw_input_global_wrap_19_reg_4633                |  16|   0|   16|          0|
    |hw_input_global_wrap_21_reg_4643                |  16|   0|   16|          0|
    |hw_input_global_wrap_22_reg_4649                |  16|   0|   16|          0|
    |hw_input_global_wrap_22_reg_4649_pp0_iter2_reg  |  16|   0|   16|          0|
    |hw_input_global_wrap_23_reg_4654                |  16|   0|   16|          0|
    |hw_input_global_wrap_24_reg_4660                |  16|   0|   16|          0|
    |hw_input_global_wrap_26_reg_4670                |  16|   0|   16|          0|
    |hw_input_global_wrap_27_reg_4676                |  16|   0|   16|          0|
    |hw_input_global_wrap_27_reg_4676_pp0_iter2_reg  |  16|   0|   16|          0|
    |hw_input_global_wrap_29_reg_4771                |  16|   0|   16|          0|
    |hw_input_global_wrap_37_reg_4872                |  16|   0|   16|          0|
    |hw_input_global_wrap_45_reg_4887                |  16|   0|   16|          0|
    |hw_input_global_wrap_53_reg_4947                |  16|   0|   16|          0|
    |hw_input_global_wrap_57_reg_4952                |  16|   0|   16|          0|
    |hw_input_global_wrap_8_reg_4574                 |  16|   0|   16|          0|
    |hw_input_global_wrap_9_reg_4580                 |  16|   0|   16|          0|
    |icmp_ln249_reg_4401                             |   1|   0|    1|          0|
    |icmp_ln4451_reg_4442                            |   1|   0|    1|          0|
    |icmp_ln4454_reg_4386                            |   1|   0|    1|          0|
    |icmp_ln4456_reg_4391                            |   1|   0|    1|          0|
    |icmp_ln4481_reg_5472                            |   1|   0|    1|          0|
    |icmp_ln4488_reg_5492                            |   1|   0|    1|          0|
    |offset_assign_1_cast_reg_5063                   |  32|   0|   32|          0|
    |offset_assign_7_cast_reg_5112                   |  32|   0|   32|          0|
    |p_1081_reg_5353                                 |  16|   0|   16|          0|
    |p_1114_reg_5365                                 |  16|   0|   16|          0|
    |p_1148_reg_5377                                 |  16|   0|   16|          0|
    |p_752_reg_5102                                  |  16|   0|   16|          0|
    |p_754_reg_4937                                  |  16|   0|   16|          0|
    |p_757_reg_5023                                  |  16|   0|   16|          0|
    |p_829_reg_5075                                  |  16|   0|   16|          0|
    |p_831_reg_4827                                  |  16|   0|   16|          0|
    |p_834_reg_5003                                  |  16|   0|   16|          0|
    |p_906_reg_5092                                  |  16|   0|   16|          0|
    |p_908_reg_4882                                  |  16|   0|   16|          0|
    |p_911_reg_5013                                  |  16|   0|   16|          0|
    |p_982_reg_4988                                  |  16|   0|   16|          0|
    |p_984_reg_4993                                  |  16|   0|   16|          0|
    |p_986_reg_5133                                  |  16|   0|   16|          0|
    |p_998_reg_5289                                  |  16|   0|   16|          0|
    |p_Val2_10_fu_216                                |  16|   0|   16|          0|
    |p_Val2_11_fu_220                                |  16|   0|   16|          0|
    |p_Val2_128_reg_5301                             |  16|   0|   16|          0|
    |p_Val2_128_reg_5301_pp0_iter9_reg               |  16|   0|   16|          0|
    |p_Val2_129_reg_5324                             |  16|   0|   16|          0|
    |p_Val2_12_fu_224                                |  16|   0|   16|          0|
    |p_Val2_130_reg_5277                             |  16|   0|   16|          0|
    |p_Val2_130_reg_5277_pp0_iter8_reg               |  16|   0|   16|          0|
    |p_Val2_13_fu_228                                |  16|   0|   16|          0|
    |p_Val2_14_fu_236                                |  16|   0|   16|          0|
    |p_Val2_15_fu_240                                |  16|   0|   16|          0|
    |p_Val2_16_fu_244                                |  16|   0|   16|          0|
    |p_Val2_17_fu_252                                |  16|   0|   16|          0|
    |p_Val2_18_fu_256                                |  16|   0|   16|          0|
    |p_Val2_19_fu_260                                |  16|   0|   16|          0|
    |p_Val2_1_fu_180                                 |  16|   0|   16|          0|
    |p_Val2_20_fu_264                                |  16|   0|   16|          0|
    |p_Val2_21_fu_268                                |  16|   0|   16|          0|
    |p_Val2_22_fu_276                                |  16|   0|   16|          0|
    |p_Val2_23_fu_280                                |  16|   0|   16|          0|
    |p_Val2_24_fu_284                                |  16|   0|   16|          0|
    |p_Val2_25_fu_292                                |  16|   0|   16|          0|
    |p_Val2_26_fu_296                                |  16|   0|   16|          0|
    |p_Val2_27_fu_300                                |  16|   0|   16|          0|
    |p_Val2_28_fu_304                                |  16|   0|   16|          0|
    |p_Val2_29_fu_308                                |  16|   0|   16|          0|
    |p_Val2_2_fu_184                                 |  16|   0|   16|          0|
    |p_Val2_30_fu_316                                |  16|   0|   16|          0|
    |p_Val2_31_fu_320                                |  16|   0|   16|          0|
    |p_Val2_32_fu_324                                |  16|   0|   16|          0|
    |p_Val2_33_fu_332                                |  16|   0|   16|          0|
    |p_Val2_34_fu_336                                |  16|   0|   16|          0|
    |p_Val2_35_fu_340                                |  16|   0|   16|          0|
    |p_Val2_36_fu_344                                |  16|   0|   16|          0|
    |p_Val2_37_fu_348                                |  16|   0|   16|          0|
    |p_Val2_38_fu_356                                |  16|   0|   16|          0|
    |p_Val2_39_fu_360                                |  16|   0|   16|          0|
    |p_Val2_3_fu_188                                 |  16|   0|   16|          0|
    |p_Val2_40_fu_364                                |  16|   0|   16|          0|
    |p_Val2_41_fu_372                                |  16|   0|   16|          0|
    |p_Val2_42_fu_376                                |  16|   0|   16|          0|
    |p_Val2_43_fu_380                                |  16|   0|   16|          0|
    |p_Val2_44_fu_384                                |  16|   0|   16|          0|
    |p_Val2_45_fu_420                                |  16|   0|   16|          0|
    |p_Val2_46_fu_456                                |  16|   0|   16|          0|
    |p_Val2_47_fu_492                                |  16|   0|   16|          0|
    |p_Val2_48_fu_528                                |  16|   0|   16|          0|
    |p_Val2_49_fu_532                                |  16|   0|   16|          0|
    |p_Val2_4_fu_192                                 |  16|   0|   16|          0|
    |p_Val2_50_fu_536                                |  16|   0|   16|          0|
    |p_Val2_5_fu_196                                 |  16|   0|   16|          0|
    |p_Val2_6_fu_200                                 |  16|   0|   16|          0|
    |p_Val2_7_fu_204                                 |  16|   0|   16|          0|
    |p_Val2_8_fu_208                                 |  16|   0|   16|          0|
    |p_Val2_9_fu_212                                 |  16|   0|   16|          0|
    |p_Val2_s_fu_176                                 |  16|   0|   16|          0|
    |pw_conv_reduction_st_1_fu_152                   |  32|   0|   32|          0|
    |pw_conv_reduction_st_2_fu_156                   |  32|   0|   32|          0|
    |pw_conv_reduction_st_fu_148                     |  32|   0|   32|          0|
    |rem_1_fu_232                                    |  32|   0|   32|          0|
    |rem_1_load_reg_4490                             |  32|   0|   32|          0|
    |rem_2_fu_248                                    |  32|   0|   32|          0|
    |rem_2_load_reg_4498                             |  32|   0|   32|          0|
    |rem_3_fu_272                                    |  32|   0|   32|          0|
    |rem_3_load_reg_4546                             |  32|   0|   32|          0|
    |rem_4_fu_288                                    |  32|   0|   32|          0|
    |rem_4_load_reg_4554                             |  32|   0|   32|          0|
    |rem_5_fu_312                                    |  32|   0|   32|          0|
    |rem_5_load_reg_4506                             |  32|   0|   32|          0|
    |rem_6_fu_328                                    |  32|   0|   32|          0|
    |rem_6_load_reg_4514                             |  32|   0|   32|          0|
    |rem_7_fu_352                                    |  32|   0|   32|          0|
    |rem_7_load_reg_4451                             |  32|   0|   32|          0|
    |rem_8_fu_368                                    |  32|   0|   32|          0|
    |rem_8_load_reg_4459                             |  32|   0|   32|          0|
    |select_ln45_reg_4821                            |   7|   0|    7|          0|
    |select_ln45_reg_4821_pp0_iter3_reg              |   7|   0|    7|          0|
    |select_ln88_1_reg_5085                          |  32|   0|   32|          0|
    |select_ln88_2_reg_5180                          |  32|   0|   32|          0|
    |select_ln88_3_reg_5126                          |  32|   0|   32|          0|
    |select_ln88_4_reg_5346                          |  32|   0|   32|          0|
    |select_ln88_5_reg_5358                          |  32|   0|   32|          0|
    |select_ln88_6_reg_5370                          |  32|   0|   32|          0|
    |select_ln88_reg_5143                            |  32|   0|   32|          0|
    |select_ln88_reg_5143_pp0_iter6_reg              |  32|   0|   32|          0|
    |select_ln89_reg_4982                            |   7|   0|    7|          0|
    |select_ln89_reg_4982_pp0_iter3_reg              |   7|   0|    7|          0|
    |sub_ln249_reg_4396                              |   6|   0|    6|          0|
    |tmp_9_reg_4406                                  |   1|   0|    1|          0|
    |tmp_val_V_3_reg_4716                            |  16|   0|   16|          0|
    |tmp_val_V_4_reg_4731                            |  16|   0|   16|          0|
    |tmp_val_V_6_reg_4942                            |  16|   0|   16|          0|
    |tmp_val_V_reg_4691                              |  16|   0|   16|          0|
    |xor_ln271_1_reg_4412                            |   1|   0|    1|          0|
    |zext_ln87_1_reg_5119                            |   7|   0|   32|         25|
    |zext_ln87_reg_5069                              |   7|   0|   32|         25|
    |add_ln127_4_reg_5028                            |  64|  32|   16|          0|
    |add_ln172_2_reg_5212                            |  64|  32|   16|          0|
    |add_ln172_4_reg_5008                            |  64|  32|   16|          0|
    |add_ln172_7_reg_5217                            |  64|  32|   16|          0|
    |add_ln217_4_reg_5018                            |  64|  32|   16|          0|
    |and_ln4456_reg_4483                             |  64|  32|    1|          0|
    |hw_filter_dw_global_64_reg_4781                 |  64|  32|   16|          0|
    |hw_filter_dw_global_65_reg_4786                 |  64|  32|   16|          0|
    |hw_filter_dw_global_73_reg_4832                 |  64|  32|   16|          0|
    |hw_filter_dw_global_74_reg_4837                 |  64|  32|   16|          0|
    |hw_filter_dw_global_82_reg_4897                 |  64|  32|   16|          0|
    |hw_filter_dw_global_83_reg_4902                 |  64|  32|   16|          0|
    |hw_input_global_wrap_11_reg_4590                |  64|  32|   16|          0|
    |hw_input_global_wrap_15_reg_4612                |  64|  32|   16|          0|
    |hw_input_global_wrap_16_reg_4617                |  64|  32|   16|          0|
    |hw_input_global_wrap_18_reg_4627                |  64|  32|   16|          0|
    |hw_input_global_wrap_19_reg_4633                |  64|  32|   16|          0|
    |hw_input_global_wrap_21_reg_4643                |  64|  32|   16|          0|
    |hw_input_global_wrap_23_reg_4654                |  64|  32|   16|          0|
    |hw_input_global_wrap_24_reg_4660                |  64|  32|   16|          0|
    |hw_input_global_wrap_26_reg_4670                |  64|  32|   16|          0|
    |hw_input_global_wrap_8_reg_4574                 |  64|  32|   16|          0|
    |hw_input_global_wrap_9_reg_4580                 |  64|  32|   16|          0|
    |icmp_ln4451_reg_4442                            |  64|  32|    1|          0|
    |offset_assign_7_cast_reg_5112                   |  64|  32|   32|          0|
    |p_998_reg_5289                                  |  64|  32|   16|          0|
    |tmp_val_V_6_reg_4942                            |  64|  32|   16|          0|
    |zext_ln87_1_reg_5119                            |  64|  32|   32|         25|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |6644| 896| 5352|         75|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|                       RTL Ports                       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                                                 |  in |    1| ap_ctrl_hs |               mobilenet_unrolled              | return value |
|ap_rst                                                 |  in |    1| ap_ctrl_hs |               mobilenet_unrolled              | return value |
|ap_start                                               |  in |    1| ap_ctrl_hs |               mobilenet_unrolled              | return value |
|ap_done                                                | out |    1| ap_ctrl_hs |               mobilenet_unrolled              | return value |
|ap_idle                                                | out |    1| ap_ctrl_hs |               mobilenet_unrolled              | return value |
|ap_ready                                               | out |    1| ap_ctrl_hs |               mobilenet_unrolled              | return value |
|hw_filter_dw_stencil_clkwrk_0_values_V_val_V_dout      |  in |   16|   ap_fifo  |  hw_filter_dw_stencil_clkwrk_0_values_V_val_V |    pointer   |
|hw_filter_dw_stencil_clkwrk_0_values_V_val_V_empty_n   |  in |    1|   ap_fifo  |  hw_filter_dw_stencil_clkwrk_0_values_V_val_V |    pointer   |
|hw_filter_dw_stencil_clkwrk_0_values_V_val_V_read      | out |    1|   ap_fifo  |  hw_filter_dw_stencil_clkwrk_0_values_V_val_V |    pointer   |
|hw_filter_dw_stencil_clkwrk_1_values_V_val_V_dout      |  in |   16|   ap_fifo  |  hw_filter_dw_stencil_clkwrk_1_values_V_val_V |    pointer   |
|hw_filter_dw_stencil_clkwrk_1_values_V_val_V_empty_n   |  in |    1|   ap_fifo  |  hw_filter_dw_stencil_clkwrk_1_values_V_val_V |    pointer   |
|hw_filter_dw_stencil_clkwrk_1_values_V_val_V_read      | out |    1|   ap_fifo  |  hw_filter_dw_stencil_clkwrk_1_values_V_val_V |    pointer   |
|hw_filter_dw_stencil_clkwrk_2_values_V_val_V_dout      |  in |   16|   ap_fifo  |  hw_filter_dw_stencil_clkwrk_2_values_V_val_V |    pointer   |
|hw_filter_dw_stencil_clkwrk_2_values_V_val_V_empty_n   |  in |    1|   ap_fifo  |  hw_filter_dw_stencil_clkwrk_2_values_V_val_V |    pointer   |
|hw_filter_dw_stencil_clkwrk_2_values_V_val_V_read      | out |    1|   ap_fifo  |  hw_filter_dw_stencil_clkwrk_2_values_V_val_V |    pointer   |
|hw_filter_dw_stencil_clkwrk_3_values_V_val_V_dout      |  in |   16|   ap_fifo  |  hw_filter_dw_stencil_clkwrk_3_values_V_val_V |    pointer   |
|hw_filter_dw_stencil_clkwrk_3_values_V_val_V_empty_n   |  in |    1|   ap_fifo  |  hw_filter_dw_stencil_clkwrk_3_values_V_val_V |    pointer   |
|hw_filter_dw_stencil_clkwrk_3_values_V_val_V_read      | out |    1|   ap_fifo  |  hw_filter_dw_stencil_clkwrk_3_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_10_values_V_val_V_dout     |  in |   16|   ap_fifo  | hw_filter_pw_stencil_clkwrk_10_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_10_values_V_val_V_empty_n  |  in |    1|   ap_fifo  | hw_filter_pw_stencil_clkwrk_10_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_10_values_V_val_V_read     | out |    1|   ap_fifo  | hw_filter_pw_stencil_clkwrk_10_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_11_values_V_val_V_dout     |  in |   16|   ap_fifo  | hw_filter_pw_stencil_clkwrk_11_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_11_values_V_val_V_empty_n  |  in |    1|   ap_fifo  | hw_filter_pw_stencil_clkwrk_11_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_11_values_V_val_V_read     | out |    1|   ap_fifo  | hw_filter_pw_stencil_clkwrk_11_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_12_values_V_val_V_dout     |  in |   16|   ap_fifo  | hw_filter_pw_stencil_clkwrk_12_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_12_values_V_val_V_empty_n  |  in |    1|   ap_fifo  | hw_filter_pw_stencil_clkwrk_12_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_12_values_V_val_V_read     | out |    1|   ap_fifo  | hw_filter_pw_stencil_clkwrk_12_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_13_values_V_val_V_dout     |  in |   16|   ap_fifo  | hw_filter_pw_stencil_clkwrk_13_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_13_values_V_val_V_empty_n  |  in |    1|   ap_fifo  | hw_filter_pw_stencil_clkwrk_13_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_13_values_V_val_V_read     | out |    1|   ap_fifo  | hw_filter_pw_stencil_clkwrk_13_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_14_values_V_val_V_dout     |  in |   16|   ap_fifo  | hw_filter_pw_stencil_clkwrk_14_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_14_values_V_val_V_empty_n  |  in |    1|   ap_fifo  | hw_filter_pw_stencil_clkwrk_14_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_14_values_V_val_V_read     | out |    1|   ap_fifo  | hw_filter_pw_stencil_clkwrk_14_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_15_values_V_val_V_dout     |  in |   16|   ap_fifo  | hw_filter_pw_stencil_clkwrk_15_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_15_values_V_val_V_empty_n  |  in |    1|   ap_fifo  | hw_filter_pw_stencil_clkwrk_15_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_15_values_V_val_V_read     | out |    1|   ap_fifo  | hw_filter_pw_stencil_clkwrk_15_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_4_values_V_val_V_dout      |  in |   16|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_4_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_4_values_V_val_V_empty_n   |  in |    1|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_4_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_4_values_V_val_V_read      | out |    1|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_4_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_5_values_V_val_V_dout      |  in |   16|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_5_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_5_values_V_val_V_empty_n   |  in |    1|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_5_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_5_values_V_val_V_read      | out |    1|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_5_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_6_values_V_val_V_dout      |  in |   16|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_6_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_6_values_V_val_V_empty_n   |  in |    1|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_6_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_6_values_V_val_V_read      | out |    1|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_6_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_7_values_V_val_V_dout      |  in |   16|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_7_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_7_values_V_val_V_empty_n   |  in |    1|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_7_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_7_values_V_val_V_read      | out |    1|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_7_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_8_values_V_val_V_dout      |  in |   16|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_8_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_8_values_V_val_V_empty_n   |  in |    1|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_8_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_8_values_V_val_V_read      | out |    1|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_8_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_9_values_V_val_V_dout      |  in |   16|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_9_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_9_values_V_val_V_empty_n   |  in |    1|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_9_values_V_val_V |    pointer   |
|hw_filter_pw_stencil_clkwrk_9_values_V_val_V_read      | out |    1|   ap_fifo  |  hw_filter_pw_stencil_clkwrk_9_values_V_val_V |    pointer   |
|hw_input_stencil_clkwrk_16_values_V_val_V_dout         |  in |   16|   ap_fifo  |   hw_input_stencil_clkwrk_16_values_V_val_V   |    pointer   |
|hw_input_stencil_clkwrk_16_values_V_val_V_empty_n      |  in |    1|   ap_fifo  |   hw_input_stencil_clkwrk_16_values_V_val_V   |    pointer   |
|hw_input_stencil_clkwrk_16_values_V_val_V_read         | out |    1|   ap_fifo  |   hw_input_stencil_clkwrk_16_values_V_val_V   |    pointer   |
|hw_input_stencil_clkwrk_17_values_V_val_V_dout         |  in |   16|   ap_fifo  |   hw_input_stencil_clkwrk_17_values_V_val_V   |    pointer   |
|hw_input_stencil_clkwrk_17_values_V_val_V_empty_n      |  in |    1|   ap_fifo  |   hw_input_stencil_clkwrk_17_values_V_val_V   |    pointer   |
|hw_input_stencil_clkwrk_17_values_V_val_V_read         | out |    1|   ap_fifo  |   hw_input_stencil_clkwrk_17_values_V_val_V   |    pointer   |
|hw_input_stencil_clkwrk_18_values_V_val_V_dout         |  in |   16|   ap_fifo  |   hw_input_stencil_clkwrk_18_values_V_val_V   |    pointer   |
|hw_input_stencil_clkwrk_18_values_V_val_V_empty_n      |  in |    1|   ap_fifo  |   hw_input_stencil_clkwrk_18_values_V_val_V   |    pointer   |
|hw_input_stencil_clkwrk_18_values_V_val_V_read         | out |    1|   ap_fifo  |   hw_input_stencil_clkwrk_18_values_V_val_V   |    pointer   |
|hw_input_stencil_clkwrk_19_values_V_val_V_dout         |  in |   16|   ap_fifo  |   hw_input_stencil_clkwrk_19_values_V_val_V   |    pointer   |
|hw_input_stencil_clkwrk_19_values_V_val_V_empty_n      |  in |    1|   ap_fifo  |   hw_input_stencil_clkwrk_19_values_V_val_V   |    pointer   |
|hw_input_stencil_clkwrk_19_values_V_val_V_read         | out |    1|   ap_fifo  |   hw_input_stencil_clkwrk_19_values_V_val_V   |    pointer   |
|hw_output_stencil_clkwrk_20_values_V_val_V_din         | out |   16|   ap_fifo  |   hw_output_stencil_clkwrk_20_values_V_val_V  |    pointer   |
|hw_output_stencil_clkwrk_20_values_V_val_V_full_n      |  in |    1|   ap_fifo  |   hw_output_stencil_clkwrk_20_values_V_val_V  |    pointer   |
|hw_output_stencil_clkwrk_20_values_V_val_V_write       | out |    1|   ap_fifo  |   hw_output_stencil_clkwrk_20_values_V_val_V  |    pointer   |
|hw_output_stencil_clkwrk_21_values_V_val_V_din         | out |   16|   ap_fifo  |   hw_output_stencil_clkwrk_21_values_V_val_V  |    pointer   |
|hw_output_stencil_clkwrk_21_values_V_val_V_full_n      |  in |    1|   ap_fifo  |   hw_output_stencil_clkwrk_21_values_V_val_V  |    pointer   |
|hw_output_stencil_clkwrk_21_values_V_val_V_write       | out |    1|   ap_fifo  |   hw_output_stencil_clkwrk_21_values_V_val_V  |    pointer   |
|hw_output_stencil_clkwrk_22_values_V_val_V_din         | out |   16|   ap_fifo  |   hw_output_stencil_clkwrk_22_values_V_val_V  |    pointer   |
|hw_output_stencil_clkwrk_22_values_V_val_V_full_n      |  in |    1|   ap_fifo  |   hw_output_stencil_clkwrk_22_values_V_val_V  |    pointer   |
|hw_output_stencil_clkwrk_22_values_V_val_V_write       | out |    1|   ap_fifo  |   hw_output_stencil_clkwrk_22_values_V_val_V  |    pointer   |
+-------------------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

