


ARM Macro Assembler    Page 1 


    1 00000000         ; ------------------------------------------------------
                       -------------------------
    2 00000000                 THUMB                        ; Instru√É¬ß√É¬µes 
                                                            do tipo Thumb-2
    3 00000000         ; ------------------------------------------------------
                       -------------------------
    4 00000000         
    5 00000000         
    6 00000000         ; ------------------------------------------------------
                       -------------------------
    7 00000000         ; √É¬Årea de C√É¬≥digo - Tudo abaixo da diretiva a segui
                       r ser√É¬° armazenado na mem√É¬≥ria de 
    8 00000000         ;                  c√É¬≥digo
    9 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   10 00000000         
   11 00000000         ; Se alguma fun√É¬ß√É¬£o do arquivo for chamada em outro
                        arquivo 
   12 00000000                 EXPORT           DefineLedA
   13 00000000                 EXPORT           DefineLedB
   14 00000000                 EXPORT           DefineLedC
   15 00000000                 EXPORT           DefineLedD
   16 00000000                 EXPORT           DefineLedE
   17 00000000                 EXPORT           DefineLedF
   18 00000000                 EXPORT           DefineLedG
   19 00000000         
   20 00000000         DefineLedA
   21 00000000         ; Define o led (a) do display       ; MNOP
   22 00000000 F000 000F       AND              R0, R0, #0x0F ; Filtra os LSB d
                                                            e R0
   23 00000004         
   24 00000004 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
   25 00000008 F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 0 (l√≥gica negad
                                                            a)
   26 0000000C F083 0200       EOR              R2, R3, #0  ; 
   27 00000010         
   28 00000010 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
   29 00000014 F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
   30 00000018 EA83 0202       EOR              R2, R3, R2  ; 
   31 0000001C         
   32 0000001C F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
   33 00000020 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
   34 00000024 EA83 0202       EOR              R2, R3, R2  ; 
   35 00000028         
   36 00000028 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
   37 0000002C F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √



ARM Macro Assembler    Page 2 


                                                            © 1 (l√≥gica negada
                                                            )
   38 00000030 EA83 0202       EOR              R2, R3, R2  ; 
   39 00000034         
   40 00000034 2A0F            CMP              R2, #2_1111
   41 00000036 D04D            BEQ              SetaLedA
   42 00000038         
   43 00000038         
   44 00000038 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
   45 0000003C F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
   46 00000040 F083 0200       EOR              R2, R3, #0  ; 
   47 00000044         
   48 00000044 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
   49 00000048 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
   50 0000004C EA83 0202       EOR              R2, R3, R2  ; 
   51 00000050         
   52 00000050 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
   53 00000054 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
   54 00000058 EA83 0202       EOR              R2, R3, R2  ; 
   55 0000005C         
   56 0000005C F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
   57 00000060 F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
   58 00000064 EA83 0202       EOR              R2, R3, R2  ; 
   59 00000068         
   60 00000068 2A0F            CMP              R2, #2_1111
   61 0000006A D033            BEQ              SetaLedA
   62 0000006C         
   63 0000006C         
   64 0000006C F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
   65 00000070 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
   66 00000074 F083 0200       EOR              R2, R3, #0  ; 
   67 00000078         
   68 00000078 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
   69 0000007C F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
   70 00000080 EA83 0202       EOR              R2, R3, R2  ; 



ARM Macro Assembler    Page 3 


   71 00000084         
   72 00000084 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
   73 00000088 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
   74 0000008C EA83 0202       EOR              R2, R3, R2  ; 
   75 00000090         
   76 00000090 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
   77 00000094 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
   78 00000098 EA83 0202       EOR              R2, R3, R2  ; 
   79 0000009C         
   80 0000009C 2A0F            CMP              R2, #2_1111
   81 0000009E D019            BEQ              SetaLedA
   82 000000A0         
   83 000000A0         
   84 000000A0 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
   85 000000A4 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
   86 000000A8 F083 0200       EOR              R2, R3, #0  ; 
   87 000000AC         
   88 000000AC F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
   89 000000B0 F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
   90 000000B4 EA83 0202       EOR              R2, R3, R2  ; 
   91 000000B8         
   92 000000B8 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
   93 000000BC F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
   94 000000C0 EA83 0202       EOR              R2, R3, R2  ; 
   95 000000C4         
   96 000000C4 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
   97 000000C8 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
   98 000000CC EA83 0202       EOR              R2, R3, R2  ; 
   99 000000D0         
  100 000000D0 2A0F            CMP              R2, #2_1111
  101 000000D2 D0FF            BEQ              SetaLedA
  102 000000D4         
  103 000000D4         SetaLedA
  104 000000D4 BF08            IT               EQ
  105 000000D6 F005 05FE       ANDEQ            R5, R5, #2_11111110 ; Se for ig



ARM Macro Assembler    Page 4 


                                                            ual, seta o bit par
                                                            a ligar o led (a)
  106 000000DA         
  107 000000DA 4770            BX               LR
  108 000000DC         
  109 000000DC         DefineLedB
  110 000000DC         ; Define o led (b) do display       ; MNOP
  111 000000DC F000 000F       AND              R0, R0, #0x0F ; Filtra os LSB d
                                                            e R0
  112 000000E0         
  113 000000E0 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  114 000000E4 F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  115 000000E8 F083 0200       EOR              R2, R3, #0  ; 
  116 000000EC         
  117 000000EC F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  118 000000F0 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  119 000000F4 EA83 0202       EOR              R2, R3, R2  ; 
  120 000000F8         
  121 000000F8 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  122 000000FC F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
  123 00000100 EA83 0202       EOR              R2, R3, R2  ; 
  124 00000104         
  125 00000104 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  126 00000108 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  127 0000010C EA83 0202       EOR              R2, R3, R2  ; 
  128 00000110         
  129 00000110 2A0F            CMP              R2, #2_1111
  130 00000112 D03B            BEQ              SetaLedB
  131 00000114         
  132 00000114         
  133 00000114 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  134 00000118 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  135 0000011C F083 0200       EOR              R2, R3, #0  ; 
  136 00000120         
  137 00000120 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  138 00000124 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada



ARM Macro Assembler    Page 5 


                                                            )
  139 00000128 EA83 0202       EOR              R2, R3, R2  ; 
  140 0000012C         
  141 0000012C F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  142 00000130 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  143 00000134 EA83 0202       EOR              R2, R3, R2  ; 
  144 00000138         
  145 00000138 2A0B            CMP              R2, #2_1011
  146 0000013A D027            BEQ              SetaLedB
  147 0000013C         
  148 0000013C         
  149 0000013C F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  150 00000140 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  151 00000144 F083 0200       EOR              R2, R3, #0  ; 
  152 00000148         
  153 00000148 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  154 0000014C F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  155 00000150 EA83 0202       EOR              R2, R3, R2  ; 
  156 00000154         
  157 00000154 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  158 00000158 F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  159 0000015C EA83 0202       EOR              R2, R3, R2  ; 
  160 00000160         
  161 00000160 2A07            CMP              R2, #2_0111
  162 00000162 D013            BEQ              SetaLedB
  163 00000164         
  164 00000164         
  165 00000164 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  166 00000168 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  167 0000016C F083 0200       EOR              R2, R3, #0  ; 
  168 00000170         
  169 00000170 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  170 00000174 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  171 00000178 EA83 0202       EOR              R2, R3, R2  ; 
  172 0000017C         



ARM Macro Assembler    Page 6 


  173 0000017C F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  174 00000180 F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  175 00000184 EA83 0202       EOR              R2, R3, R2  ; 
  176 00000188         
  177 00000188 2A0D            CMP              R2, #2_1101
  178 0000018A D0FF            BEQ              SetaLedB
  179 0000018C         
  180 0000018C         SetaLedB
  181 0000018C BF08            IT               EQ
  182 0000018E F005 05FD       ANDEQ            R5, R5, #2_11111101 ; Se for ig
                                                            ual, seta o bit par
                                                            a ligar o led (b)
  183 00000192         
  184 00000192 4770            BX               LR
  185 00000194         
  186 00000194         DefineLedC
  187 00000194         ; Define o led (c) do display       ; MNOP
  188 00000194 F000 000F       AND              R0, R0, #0x0F ; Filtra os LSB d
                                                            e R0
  189 00000198         
  190 00000198 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  191 0000019C F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  192 000001A0 F083 0200       EOR              R2, R3, #0  ; 
  193 000001A4         
  194 000001A4 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  195 000001A8 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  196 000001AC EA83 0202       EOR              R2, R3, R2  ; 
  197 000001B0         
  198 000001B0 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  199 000001B4 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  200 000001B8 EA83 0202       EOR              R2, R3, R2  ; 
  201 000001BC         
  202 000001BC 2A0E            CMP              R2, #2_1110
  203 000001BE D02D            BEQ              SetaLedC
  204 000001C0         
  205 000001C0         
  206 000001C0 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  207 000001C4 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  208 000001C8 F083 0200       EOR              R2, R3, #0  ; 



ARM Macro Assembler    Page 7 


  209 000001CC         
  210 000001CC F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  211 000001D0 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  212 000001D4 EA83 0202       EOR              R2, R3, R2  ; 
  213 000001D8         
  214 000001D8 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  215 000001DC F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  216 000001E0 EA83 0202       EOR              R2, R3, R2  ; 
  217 000001E4         
  218 000001E4 2A0D            CMP              R2, #2_1101
  219 000001E6 D019            BEQ              SetaLedC
  220 000001E8         
  221 000001E8         
  222 000001E8 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  223 000001EC F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  224 000001F0 F083 0200       EOR              R2, R3, #0
  225 000001F4         
  226 000001F4 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  227 000001F8 F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  228 000001FC EA83 0202       EOR              R2, R3, R2  ; 
  229 00000200         
  230 00000200 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  231 00000204 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  232 00000208 EA83 0202       EOR              R2, R3, R2  ; 
  233 0000020C         
  234 0000020C F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  235 00000210 F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  236 00000214 EA83 0202       EOR              R2, R3, R2  ; 
  237 00000218         
  238 00000218 2A0F            CMP              R2, #2_1111
  239 0000021A D0FF            BEQ              SetaLedC
  240 0000021C         
  241 0000021C         SetaLedC
  242 0000021C BF08            IT               EQ
  243 0000021E F005 05FB       ANDEQ            R5, R5, #2_11111011 ; Se for ig



ARM Macro Assembler    Page 8 


                                                            ual, seta o bit par
                                                            a ligar o led (c)
  244 00000222         
  245 00000222 4770            BX               LR
  246 00000224         
  247 00000224         DefineLedD
  248 00000224         ; Define o led (d) do display       ; MNOP
  249 00000224 F000 000F       AND              R0, R0, #0x0F ; Filtra os LSB d
                                                            e R0
  250 00000228         
  251 00000228 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  252 0000022C F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 0 (l√≥gica negad
                                                            a)
  253 00000230 F083 0200       EOR              R2, R3, #0  ; 
  254 00000234         
  255 00000234 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  256 00000238 F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
  257 0000023C EA83 0202       EOR              R2, R3, R2  ; 
  258 00000240         
  259 00000240 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  260 00000244 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  261 00000248 EA83 0202       EOR              R2, R3, R2  ; 
  262 0000024C         
  263 0000024C F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  264 00000250 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  265 00000254 EA83 0202       EOR              R2, R3, R2  ; 
  266 00000258         
  267 00000258 2A0F            CMP              R2, #2_1111
  268 0000025A D047            BEQ              SetaLedD
  269 0000025C         
  270 0000025C         
  271 0000025C F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  272 00000260 F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  273 00000264 F083 0200       EOR              R2, R3, #0  ; 
  274 00000268         
  275 00000268 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  276 0000026C F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada



ARM Macro Assembler    Page 9 


                                                            )
  277 00000270 EA83 0202       EOR              R2, R3, R2  ; 
  278 00000274         
  279 00000274 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  280 00000278 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
  281 0000027C EA83 0202       EOR              R2, R3, R2  ; 
  282 00000280         
  283 00000280 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  284 00000284 F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  285 00000288 EA83 0202       EOR              R2, R3, R2  ; 
  286 0000028C         
  287 0000028C 2A0F            CMP              R2, #2_1111
  288 0000028E D02D            BEQ              SetaLedD
  289 00000290         
  290 00000290         
  291 00000290 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  292 00000294 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  293 00000298 F083 0200       EOR              R2, R3, #0  ; 
  294 0000029C         
  295 0000029C F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  296 000002A0 F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  297 000002A4 EA83 0202       EOR              R2, R3, R2  ; 
  298 000002A8         
  299 000002A8 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  300 000002AC F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  301 000002B0 EA83 0202       EOR              R2, R3, R2  ; 
  302 000002B4         
  303 000002B4 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  304 000002B8 F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  305 000002BC EA83 0202       EOR              R2, R3, R2  ; 
  306 000002C0         
  307 000002C0 2A0F            CMP              R2, #2_1111
  308 000002C2 D013            BEQ              SetaLedD
  309 000002C4         
  310 000002C4         



ARM Macro Assembler    Page 10 


  311 000002C4 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  312 000002C8 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  313 000002CC F083 0200       EOR              R2, R3, #0  ; 
  314 000002D0         
  315 000002D0 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  316 000002D4 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  317 000002D8 EA83 0202       EOR              R2, R3, R2  ; 
  318 000002DC         
  319 000002DC F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  320 000002E0 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  321 000002E4 EA83 0202       EOR              R2, R3, R2  ; 
  322 000002E8         
  323 000002E8 2A07            CMP              R2, #2_0111
  324 000002EA D0FF            BEQ              SetaLedD
  325 000002EC         
  326 000002EC         SetaLedD
  327 000002EC BF08            IT               EQ
  328 000002EE F005 05F7       ANDEQ            R5, R5, #2_11110111 ; Se for ig
                                                            ual, seta o bit par
                                                            a ligar o led (d)
  329 000002F2         
  330 000002F2 4770            BX               LR
  331 000002F4         
  332 000002F4         DefineLedE
  333 000002F4         ; Define o led (e) do display       ; MNOP
  334 000002F4 F000 000F       AND              R0, R0, #0x0F ; Filtra os LSB d
                                                            e R0
  335 000002F8         
  336 000002F8 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 4 d
                                                            e R0
  337 000002FC F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  338 00000300 F083 0200       EOR              R2, R3, #0  ; 
  339 00000304         
  340 00000304 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 3 d
                                                            e R0
  341 00000308 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  342 0000030C EA83 0202       EOR              R2, R3, R2  ; 
  343 00000310         
  344 00000310 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 2 d
                                                            e R0
  345 00000314 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para



ARM Macro Assembler    Page 11 


                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  346 00000318 EA83 0202       EOR              R2, R3, R2  ; 
  347 0000031C         
  348 0000031C 2A07            CMP              R2, #2_0111
  349 0000031E D021            BEQ              SetaLedE
  350 00000320         
  351 00000320         
  352 00000320 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  353 00000324 F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  354 00000328 F083 0200       EOR              R2, R3, #0  ; 
  355 0000032C         
  356 0000032C F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  357 00000330 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  358 00000334 EA83 0202       EOR              R2, R3, R2  ; 
  359 00000338         
  360 00000338 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 1 d
                                                            e R0
  361 0000033C F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  362 00000340 EA83 0202       EOR              R2, R3, R2  ; 
  363 00000344         
  364 00000344 2A0E            CMP              R2, #2_1110
  365 00000346 D00D            BEQ              SetaLedE
  366 00000348         
  367 00000348         
  368 00000348 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 2 d
                                                            e R0
  369 0000034C F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
  370 00000350 F083 0200       EOR              R2, R3, #0  ; 
  371 00000354         
  372 00000354 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  373 00000358 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  374 0000035C EA83 0202       EOR              R2, R3, R2  ; 
  375 00000360         
  376 00000360 2A09            CMP              R2, #2_1001
  377 00000362 D0FF            BEQ              SetaLedE
  378 00000364         
  379 00000364         SetaLedE
  380 00000364 BF08            IT               EQ
  381 00000366 F005 05EF       ANDEQ            R5, R5, #2_11101111 ; Se for ig



ARM Macro Assembler    Page 12 


                                                            ual, seta o bit par
                                                            a ligar o led (e)
  382 0000036A         
  383 0000036A 4770            BX               LR
  384 0000036C         
  385 0000036C         DefineLedF
  386 0000036C         ; Define o led (f) do display       ; MNOP
  387 0000036C F000 000F       AND              R0, R0, #0x0F ; Filtra os LSB d
                                                            e R0
  388 00000370         
  389 00000370 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  390 00000374 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  391 00000378 F083 0200       EOR              R2, R3, #0  ; 
  392 0000037C         
  393 0000037C F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  394 00000380 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  395 00000384 EA83 0202       EOR              R2, R3, R2  ; 
  396 00000388         
  397 00000388 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  398 0000038C F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
  399 00000390 EA83 0202       EOR              R2, R3, R2  ; 
  400 00000394         
  401 00000394 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  402 00000398 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  403 0000039C EA83 0202       EOR              R2, R3, R2  ; 
  404 000003A0         
  405 000003A0 2A0F            CMP              R2, #2_1111
  406 000003A2 D03B            BEQ              SetaLedF
  407 000003A4         
  408 000003A4         
  409 000003A4 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  410 000003A8 F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  411 000003AC F083 0200       EOR              R2, R3, #0  ; 
  412 000003B0         
  413 000003B0 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  414 000003B4 F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad



ARM Macro Assembler    Page 13 


                                                            a)
  415 000003B8 EA83 0202       EOR              R2, R3, R2  ; 
  416 000003BC         
  417 000003BC F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  418 000003C0 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  419 000003C4 EA83 0202       EOR              R2, R3, R2  ; 
  420 000003C8         
  421 000003C8 2A0D            CMP              R2, #2_1101
  422 000003CA D027            BEQ              SetaLedF
  423 000003CC         
  424 000003CC         
  425 000003CC F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  426 000003D0 F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  427 000003D4 F083 0200       EOR              R2, R3, #0  ; 
  428 000003D8         
  429 000003D8 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  430 000003DC F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  431 000003E0 EA83 0202       EOR              R2, R3, R2  ; 
  432 000003E4         
  433 000003E4 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  434 000003E8 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  435 000003EC EA83 0202       EOR              R2, R3, R2  ; 
  436 000003F0         
  437 000003F0 2A0B            CMP              R2, #2_1011
  438 000003F2 D013            BEQ              SetaLedF
  439 000003F4         
  440 000003F4         
  441 000003F4 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  442 000003F8 F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  443 000003FC F083 0200       EOR              R2, R3, #0  ; 
  444 00000400         
  445 00000400 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  446 00000404 F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  447 00000408 EA83 0202       EOR              R2, R3, R2  ; 
  448 0000040C         



ARM Macro Assembler    Page 14 


  449 0000040C F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  450 00000410 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  451 00000414 EA83 0202       EOR              R2, R3, R2  ; 
  452 00000418         
  453 00000418 2A0E            CMP              R2, #2_1110
  454 0000041A D0FF            BEQ              SetaLedF
  455 0000041C         
  456 0000041C         SetaLedF
  457 0000041C BF08            IT               EQ
  458 0000041E F005 05DF       ANDEQ            R5, R5, #2_11011111 ; Se for ig
                                                            ual, seta o bit par
                                                            a ligar o led (f)
  459 00000422         
  460 00000422 4770            BX               LR
  461 00000424         
  462 00000424         DefineLedG
  463 00000424         ; Define o led (g) do display       ; MNOP
  464 00000424 F000 000F       AND              R0, R0, #0x0F ; Filtra os LSB d
                                                            e R0
  465 00000428         
  466 00000428 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  467 0000042C F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 1 √
                                                            © 0 (l√≥gica negada
                                                            )
  468 00000430 F083 0200       EOR              R2, R3, #0  ; 
  469 00000434         
  470 00000434 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  471 00000438 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  472 0000043C EA83 0202       EOR              R2, R3, R2  ; 
  473 00000440         
  474 00000440 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  475 00000444 F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)
  476 00000448 EA83 0202       EOR              R2, R3, R2  ; 
  477 0000044C         
  478 0000044C F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  479 00000450 F081 0301       EOR              R3, R1, #0x1 ; Compara√ß√£o par
                                                            a saber se o bit 4 
                                                            √© 1 (l√≥gica negad
                                                            a)
  480 00000454 EA83 0202       EOR              R2, R3, R2  ; 
  481 00000458         
  482 00000458 2A0F            CMP              R2, #2_1111
  483 0000045A D02D            BEQ              SetaLedG
  484 0000045C         



ARM Macro Assembler    Page 15 


  485 0000045C         
  486 0000045C F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  487 00000460 F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  488 00000464 F083 0200       EOR              R2, R3, #0  ; 
  489 00000468         
  490 00000468 F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  491 0000046C F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 2 √
                                                            © 0 (l√≥gica negada
                                                            )
  492 00000470 EA83 0202       EOR              R2, R3, R2  ; 
  493 00000474         
  494 00000474 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  495 00000478 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 3 √
                                                            © 0 (l√≥gica negada
                                                            )
  496 0000047C EA83 0202       EOR              R2, R3, R2  ; 
  497 00000480         
  498 00000480 F000 0101       AND              R1, R0, #0x1 ; Filtra o bit 1 d
                                                            e R0
  499 00000484 F081 0300       EOR              R3, R1, #0  ; Compara√ß√£o para
                                                             saber se o bit 4 √
                                                            © 1 (l√≥gica negada
                                                            )
  500 00000488 EA83 0202       EOR              R2, R3, R2  ; 
  501 0000048C         
  502 0000048C 2A0F            CMP              R2, #2_1111
  503 0000048E D013            BEQ              SetaLedG
  504 00000490         
  505 00000490         
  506 00000490 F000 0108       AND              R1, R0, #0x8 ; Filtra o bit 4 d
                                                            e R0
  507 00000494 F081 0308       EOR              R3, R1, #0x8 ; Compara√ß√£o par
                                                            a saber se o bit 1 
                                                            √© 0 (l√≥gica negad
                                                            a)
  508 00000498 F083 0200       EOR              R2, R3, #0  ; 
  509 0000049C         
  510 0000049C F000 0104       AND              R1, R0, #0x4 ; Filtra o bit 3 d
                                                            e R0
  511 000004A0 F081 0304       EOR              R3, R1, #0x4 ; Compara√ß√£o par
                                                            a saber se o bit 2 
                                                            √© 0 (l√≥gica negad
                                                            a)
  512 000004A4 EA83 0202       EOR              R2, R3, R2  ; 
  513 000004A8         
  514 000004A8 F000 0102       AND              R1, R0, #0x2 ; Filtra o bit 2 d
                                                            e R0
  515 000004AC F081 0302       EOR              R3, R1, #0x2 ; Compara√ß√£o par
                                                            a saber se o bit 3 
                                                            √© 0 (l√≥gica negad
                                                            a)



ARM Macro Assembler    Page 16 


  516 000004B0 EA83 0202       EOR              R2, R3, R2  ; 
  517 000004B4         
  518 000004B4 2A0E            CMP              R2, #2_1110
  519 000004B6 D0FF            BEQ              SetaLedG
  520 000004B8         
  521 000004B8         SetaLedG
  522 000004B8 BF08            IT               EQ
  523 000004BA F005 05BF       ANDEQ            R5, R5, #2_10111111 ; Se for ig
                                                            ual, seta o bit par
                                                            a ligar o led (a)
  524 000004BE         
  525 000004BE 4770            BX               LR
  526 000004C0         
  527 000004C0         ;
  528 000004C0                 ALIGN                        ; garante que o fim
                                                             da se√Ø¬ø¬Ω√Ø¬ø¬Ωo
                                                             est√Ø¬ø¬Ω alinhada
                                                             
  529 000004C0                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs=
interwork --depend=.\objects\defineleds.d -o.\objects\defineleds.o -IC:\Users\R
icar\AppData\Local\Arm\Packs\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C129 --prede
fine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 536" --predefine="TM4C
1294NCPDT SETA 1" --list=.\listings\defineleds.lst DefineLeds.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 9 in file DefineLeds.s
   Uses
      None
Comment: .text unused
DefineLedA 00000000

Symbol: DefineLedA
   Definitions
      At line 20 in file DefineLeds.s
   Uses
      At line 12 in file DefineLeds.s
Comment: DefineLedA used once
DefineLedB 000000DC

Symbol: DefineLedB
   Definitions
      At line 109 in file DefineLeds.s
   Uses
      At line 13 in file DefineLeds.s
Comment: DefineLedB used once
DefineLedC 00000194

Symbol: DefineLedC
   Definitions
      At line 186 in file DefineLeds.s
   Uses
      At line 14 in file DefineLeds.s
Comment: DefineLedC used once
DefineLedD 00000224

Symbol: DefineLedD
   Definitions
      At line 247 in file DefineLeds.s
   Uses
      At line 15 in file DefineLeds.s
Comment: DefineLedD used once
DefineLedE 000002F4

Symbol: DefineLedE
   Definitions
      At line 332 in file DefineLeds.s
   Uses
      At line 16 in file DefineLeds.s
Comment: DefineLedE used once
DefineLedF 0000036C

Symbol: DefineLedF
   Definitions
      At line 385 in file DefineLeds.s
   Uses
      At line 17 in file DefineLeds.s
Comment: DefineLedF used once
DefineLedG 00000424

Symbol: DefineLedG



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 462 in file DefineLeds.s
   Uses
      At line 18 in file DefineLeds.s
Comment: DefineLedG used once
SetaLedA 000000D4

Symbol: SetaLedA
   Definitions
      At line 103 in file DefineLeds.s
   Uses
      At line 41 in file DefineLeds.s
      At line 61 in file DefineLeds.s
      At line 81 in file DefineLeds.s
      At line 101 in file DefineLeds.s

SetaLedB 0000018C

Symbol: SetaLedB
   Definitions
      At line 180 in file DefineLeds.s
   Uses
      At line 130 in file DefineLeds.s
      At line 146 in file DefineLeds.s
      At line 162 in file DefineLeds.s
      At line 178 in file DefineLeds.s

SetaLedC 0000021C

Symbol: SetaLedC
   Definitions
      At line 241 in file DefineLeds.s
   Uses
      At line 203 in file DefineLeds.s
      At line 219 in file DefineLeds.s
      At line 239 in file DefineLeds.s

SetaLedD 000002EC

Symbol: SetaLedD
   Definitions
      At line 326 in file DefineLeds.s
   Uses
      At line 268 in file DefineLeds.s
      At line 288 in file DefineLeds.s
      At line 308 in file DefineLeds.s
      At line 324 in file DefineLeds.s

SetaLedE 00000364

Symbol: SetaLedE
   Definitions
      At line 379 in file DefineLeds.s
   Uses
      At line 349 in file DefineLeds.s
      At line 365 in file DefineLeds.s
      At line 377 in file DefineLeds.s

SetaLedF 0000041C



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols


Symbol: SetaLedF
   Definitions
      At line 456 in file DefineLeds.s
   Uses
      At line 406 in file DefineLeds.s
      At line 422 in file DefineLeds.s
      At line 438 in file DefineLeds.s
      At line 454 in file DefineLeds.s

SetaLedG 000004B8

Symbol: SetaLedG
   Definitions
      At line 521 in file DefineLeds.s
   Uses
      At line 483 in file DefineLeds.s
      At line 503 in file DefineLeds.s
      At line 519 in file DefineLeds.s

15 symbols
349 symbols in table
