<stg><name>layer6</name>


<trans_list>

<trans id="1059" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln807" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="15" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="17" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="21" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="23" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="25" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln825" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="27" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln825" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="28" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="0"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="28" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="30" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="31" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="32" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="33" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="35" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp><and_exp><literal name="and_ln879" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="36" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="37" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="1"/>
</and_exp><and_exp><literal name="icmp_ln860" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="38" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
<literal name="icmp_ln898" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="39" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln898" val="1"/>
</and_exp><and_exp><literal name="icmp_ln896" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="40" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln900" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln900" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="41" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="43" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="44" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="45" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="46" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="48" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="50" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="52" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="56" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str510, i32 0, i32 0, [1 x i8]* @p_str511, [1 x i8]* @p_str512, [1 x i8]* @p_str513, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str514, [1 x i8]* @p_str515)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str503, i32 0, i32 0, [1 x i8]* @p_str504, [1 x i8]* @p_str505, [1 x i8]* @p_str506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str507, [1 x i8]* @p_str508)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str496, i32 0, i32 0, [1 x i8]* @p_str497, [1 x i8]* @p_str498, [1 x i8]* @p_str499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str500, [1 x i8]* @p_str501)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str489, i32 0, i32 0, [1 x i8]* @p_str490, [1 x i8]* @p_str491, [1 x i8]* @p_str492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str493, [1 x i8]* @p_str494)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i4* %corr6_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str482, i32 0, i32 0, [1 x i8]* @p_str483, [1 x i8]* @p_str484, [1 x i8]* @p_str485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str486, [1 x i8]* @p_str487)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i12* %corr6_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str475, i32 0, i32 0, [1 x i8]* @p_str476, [1 x i8]* @p_str477, [1 x i8]* @p_str478, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str479, [1 x i8]* @p_str480)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str468, i32 0, i32 0, [1 x i8]* @p_str469, [1 x i8]* @p_str470, [1 x i8]* @p_str471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str472, [1 x i8]* @p_str473)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str461, i32 0, i32 0, [1 x i8]* @p_str462, [1 x i8]* @p_str463, [1 x i8]* @p_str464, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str465, [1 x i8]* @p_str466)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str454, i32 0, i32 0, [1 x i8]* @p_str455, [1 x i8]* @p_str456, [1 x i8]* @p_str457, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str458, [1 x i8]* @p_str459)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str447, i32 0, i32 0, [1 x i8]* @p_str448, [1 x i8]* @p_str449, [1 x i8]* @p_str450, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str451, [1 x i8]* @p_str452)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str440, i32 0, i32 0, [1 x i8]* @p_str441, [1 x i8]* @p_str442, [1 x i8]* @p_str443, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str444, [1 x i8]* @p_str445)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i4* %corr5_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str433, i32 0, i32 0, [1 x i8]* @p_str434, [1 x i8]* @p_str435, [1 x i8]* @p_str436, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str437, [1 x i8]* @p_str438)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i12* %corr5_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str426, i32 0, i32 0, [1 x i8]* @p_str427, [1 x i8]* @p_str428, [1 x i8]* @p_str429, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str430, [1 x i8]* @p_str431)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str420, [1 x i8]* @p_str421, [1 x i8]* @p_str422, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str423, [1 x i8]* @p_str424)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:14  %subfilter_layer_V = alloca [9 x i12], align 2

]]></Node>
<StgValue><ssdm name="subfilter_layer_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %correlate_img = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="correlate_img"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:16  %img_channel_valid_V = alloca [2376 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_valid_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:17  %img_channel_data_V = alloca [2376 x i12], align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:18  %img_channel_keep_V = alloca [2376 x i4], align 1

]]></Node>
<StgValue><ssdm name="img_channel_keep_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:19  %img_channel_user_V = alloca [2376 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %img_channel_last_V = alloca [2376 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_last_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:21  %img_channel_id_V = alloca [2376 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:22  %img_channel_dest_V = alloca [2376 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_dest_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %channel_from_prev_ou = alloca [5508 x i12], align 2

]]></Node>
<StgValue><ssdm name="channel_from_prev_ou"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:24  %out_layer_0_valid_V = alloca [64 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_0_valid_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  %out_layer_1_valid_V = alloca [64 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_1_valid_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:26  %out_layer_2_valid_V = alloca [64 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_2_valid_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:27  %out_layer_3_valid_V = alloca [64 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_3_valid_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:28  %out_layer_4_valid_V = alloca [64 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_4_valid_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:29  %out_layer_5_valid_V = alloca [64 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_5_valid_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:30  %out_layer_6_valid_V = alloca [64 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_6_valid_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:31  %out_layer_7_valid_V = alloca [64 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_7_valid_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:32  %out_layer_8_valid_V = alloca [64 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_8_valid_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:33  %out_layer_9_valid_V = alloca [64 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_9_valid_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:34  %out_layer_10_valid_s = alloca [64 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_10_valid_s"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:35  %out_layer_11_valid_s = alloca [64 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_11_valid_s"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:36  %out_layer_0_data_V = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:37  %out_layer_1_data_V = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:38  %out_layer_2_data_V = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:39  %out_layer_3_data_V = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:40  %out_layer_4_data_V = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:41  %out_layer_5_data_V = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:42  %out_layer_6_data_V = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_6_data_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:43  %out_layer_7_data_V = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_7_data_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:44  %out_layer_8_data_V = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_8_data_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:45  %out_layer_9_data_V = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_9_data_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:46  %out_layer_10_data_V = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_10_data_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:47  %out_layer_11_data_V = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_11_data_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:48  br label %.preheader371

]]></Node>
<StgValue><ssdm name="br_ln807"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader371:0  %row_idx_0 = phi i7 [ %row_idx, %hls_label_26_end ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="row_idx_0"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader371:1  %icmp_ln807 = icmp eq i7 %row_idx_0, -62

]]></Node>
<StgValue><ssdm name="icmp_ln807"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader371:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader371:3  %row_idx = add i7 %row_idx_0, 1

]]></Node>
<StgValue><ssdm name="row_idx"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader371:4  br i1 %icmp_ln807, label %24, label %hls_label_26_begin

]]></Node>
<StgValue><ssdm name="br_ln807"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln807" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_26_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str43)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln807" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_26_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln807" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
hls_label_26_begin:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln807" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln933"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0_0 = phi i7 [ 0, %hls_label_26_begin ], [ %add_ln819, %hls_label_28 ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln819 = icmp eq i7 %j_0_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln819"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln819 = add i7 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln819"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln819, label %hls_label_27, label %hls_label_28

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_28:0  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_28:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln820"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="7">
<![CDATA[
hls_label_28:2  %zext_ln821 = zext i7 %j_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln821"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_28:3  %out_layer_0_data_V_s = getelementptr [64 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln821

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_s"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
hls_label_28:4  store i12 0, i12* %out_layer_0_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln821"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_28:5  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
hls_label_28:6  br label %0

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_27:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_27:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
hls_label_27:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0_1 = phi i7 [ 0, %hls_label_27 ], [ %add_ln819_1, %hls_label_281 ]

]]></Node>
<StgValue><ssdm name="j_0_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln819_1 = icmp eq i7 %j_0_1, -64

]]></Node>
<StgValue><ssdm name="icmp_ln819_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln819_1 = add i7 %j_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln819_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln819_1, label %hls_label_271, label %hls_label_281

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_281:0  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_281:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln820"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="7">
<![CDATA[
hls_label_281:2  %zext_ln821_1 = zext i7 %j_0_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln821_1"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_281:3  %out_layer_1_data_V_s = getelementptr [64 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln821_1

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_s"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
hls_label_281:4  store i12 0, i12* %out_layer_1_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln821"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_281:5  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
hls_label_281:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_271:0  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_271:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
hls_label_271:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0_2 = phi i7 [ 0, %hls_label_271 ], [ %add_ln819_2, %hls_label_282 ]

]]></Node>
<StgValue><ssdm name="j_0_2"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln819_2 = icmp eq i7 %j_0_2, -64

]]></Node>
<StgValue><ssdm name="icmp_ln819_2"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln819_2 = add i7 %j_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln819_2"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln819_2, label %hls_label_272, label %hls_label_282

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_282:0  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_282:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln820"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="7">
<![CDATA[
hls_label_282:2  %zext_ln821_2 = zext i7 %j_0_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln821_2"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_282:3  %out_layer_2_data_V_s = getelementptr [64 x i12]* %out_layer_2_data_V, i64 0, i64 %zext_ln821_2

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_s"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
hls_label_282:4  store i12 0, i12* %out_layer_2_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln821"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_282:5  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
hls_label_282:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_272:0  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_272:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
hls_label_272:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0_3 = phi i7 [ 0, %hls_label_272 ], [ %add_ln819_3, %hls_label_283 ]

]]></Node>
<StgValue><ssdm name="j_0_3"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln819_3 = icmp eq i7 %j_0_3, -64

]]></Node>
<StgValue><ssdm name="icmp_ln819_3"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln819_3 = add i7 %j_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln819_3"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln819_3, label %hls_label_273, label %hls_label_283

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_283:0  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_283:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln820"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="7">
<![CDATA[
hls_label_283:2  %zext_ln821_3 = zext i7 %j_0_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln821_3"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_283:3  %out_layer_3_data_V_s = getelementptr [64 x i12]* %out_layer_3_data_V, i64 0, i64 %zext_ln821_3

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_s"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
hls_label_283:4  store i12 0, i12* %out_layer_3_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln821"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_283:5  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
hls_label_283:6  br label %3

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_273:0  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_273:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
hls_label_273:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0_4 = phi i7 [ 0, %hls_label_273 ], [ %add_ln819_4, %hls_label_284 ]

]]></Node>
<StgValue><ssdm name="j_0_4"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln819_4 = icmp eq i7 %j_0_4, -64

]]></Node>
<StgValue><ssdm name="icmp_ln819_4"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln819_4 = add i7 %j_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln819_4"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln819_4, label %hls_label_274, label %hls_label_284

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_284:0  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_284:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln820"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="7">
<![CDATA[
hls_label_284:2  %zext_ln821_4 = zext i7 %j_0_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln821_4"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_284:3  %out_layer_4_data_V_s = getelementptr [64 x i12]* %out_layer_4_data_V, i64 0, i64 %zext_ln821_4

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_s"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
hls_label_284:4  store i12 0, i12* %out_layer_4_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln821"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_284:5  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_21)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
hls_label_284:6  br label %4

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_274:0  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_274:1  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
hls_label_274:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0_5 = phi i7 [ 0, %hls_label_274 ], [ %add_ln819_5, %hls_label_285 ]

]]></Node>
<StgValue><ssdm name="j_0_5"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln819_5 = icmp eq i7 %j_0_5, -64

]]></Node>
<StgValue><ssdm name="icmp_ln819_5"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln819_5 = add i7 %j_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln819_5"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln819_5, label %hls_label_275, label %hls_label_285

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_285:0  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_285:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln820"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="7">
<![CDATA[
hls_label_285:2  %zext_ln821_5 = zext i7 %j_0_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln821_5"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_285:3  %out_layer_5_data_V_s = getelementptr [64 x i12]* %out_layer_5_data_V, i64 0, i64 %zext_ln821_5

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_s"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
hls_label_285:4  store i12 0, i12* %out_layer_5_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln821"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_285:5  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
hls_label_285:6  br label %5

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_275:0  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_20)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_275:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
hls_label_275:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0_6 = phi i7 [ 0, %hls_label_275 ], [ %add_ln819_6, %hls_label_286 ]

]]></Node>
<StgValue><ssdm name="j_0_6"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln819_6 = icmp eq i7 %j_0_6, -64

]]></Node>
<StgValue><ssdm name="icmp_ln819_6"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln819_6 = add i7 %j_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln819_6"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln819_6, label %hls_label_276, label %hls_label_286

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_286:0  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_286:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln820"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="7">
<![CDATA[
hls_label_286:2  %zext_ln821_6 = zext i7 %j_0_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln821_6"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_286:3  %out_layer_6_data_V_s = getelementptr [64 x i12]* %out_layer_6_data_V, i64 0, i64 %zext_ln821_6

]]></Node>
<StgValue><ssdm name="out_layer_6_data_V_s"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
hls_label_286:4  store i12 0, i12* %out_layer_6_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln821"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_286:5  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_25)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
hls_label_286:6  br label %6

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_276:0  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_22)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_276:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
hls_label_276:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0_7 = phi i7 [ 0, %hls_label_276 ], [ %add_ln819_7, %hls_label_287 ]

]]></Node>
<StgValue><ssdm name="j_0_7"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln819_7 = icmp eq i7 %j_0_7, -64

]]></Node>
<StgValue><ssdm name="icmp_ln819_7"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln819_7 = add i7 %j_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln819_7"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln819_7, label %hls_label_277, label %hls_label_287

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_287:0  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_287:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln820"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="7">
<![CDATA[
hls_label_287:2  %zext_ln821_7 = zext i7 %j_0_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln821_7"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_287:3  %out_layer_7_data_V_s = getelementptr [64 x i12]* %out_layer_7_data_V, i64 0, i64 %zext_ln821_7

]]></Node>
<StgValue><ssdm name="out_layer_7_data_V_s"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
hls_label_287:4  store i12 0, i12* %out_layer_7_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln821"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_287:5  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_27)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
hls_label_287:6  br label %7

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_277:0  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_24)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_277:1  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
hls_label_277:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0_8 = phi i7 [ 0, %hls_label_277 ], [ %add_ln819_8, %hls_label_288 ]

]]></Node>
<StgValue><ssdm name="j_0_8"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln819_8 = icmp eq i7 %j_0_8, -64

]]></Node>
<StgValue><ssdm name="icmp_ln819_8"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln819_8 = add i7 %j_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln819_8"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln819_8, label %hls_label_278, label %hls_label_288

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_288:0  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_288:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln820"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="7">
<![CDATA[
hls_label_288:2  %zext_ln821_8 = zext i7 %j_0_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln821_8"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_288:3  %out_layer_8_data_V_s = getelementptr [64 x i12]* %out_layer_8_data_V, i64 0, i64 %zext_ln821_8

]]></Node>
<StgValue><ssdm name="out_layer_8_data_V_s"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
hls_label_288:4  store i12 0, i12* %out_layer_8_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln821"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_288:5  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_29)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
hls_label_288:6  br label %8

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_278:0  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_278:1  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
hls_label_278:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0_9 = phi i7 [ 0, %hls_label_278 ], [ %add_ln819_9, %hls_label_289 ]

]]></Node>
<StgValue><ssdm name="j_0_9"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln819_9 = icmp eq i7 %j_0_9, -64

]]></Node>
<StgValue><ssdm name="icmp_ln819_9"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln819_9 = add i7 %j_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln819_9"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln819_9, label %hls_label_279, label %hls_label_289

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_289:0  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_289:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln820"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="7">
<![CDATA[
hls_label_289:2  %zext_ln821_9 = zext i7 %j_0_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln821_9"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_289:3  %out_layer_9_data_V_s = getelementptr [64 x i12]* %out_layer_9_data_V, i64 0, i64 %zext_ln821_9

]]></Node>
<StgValue><ssdm name="out_layer_9_data_V_s"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
hls_label_289:4  store i12 0, i12* %out_layer_9_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln821"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_289:5  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
hls_label_289:6  br label %9

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_279:0  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_28)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_279:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
hls_label_279:2  br label %10

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="265" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0_10 = phi i7 [ 0, %hls_label_279 ], [ %add_ln819_10, %hls_label_2810 ]

]]></Node>
<StgValue><ssdm name="j_0_10"/></StgValue>
</operation>

<operation id="266" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln819_10 = icmp eq i7 %j_0_10, -64

]]></Node>
<StgValue><ssdm name="icmp_ln819_10"/></StgValue>
</operation>

<operation id="267" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln819_10 = add i7 %j_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln819_10"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln819_10, label %hls_label_2710, label %hls_label_2810

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2810:0  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2810:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln820"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2810:2  %zext_ln821_10 = zext i7 %j_0_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln821_10"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2810:3  %out_layer_10_data_V_1 = getelementptr [64 x i12]* %out_layer_10_data_V, i64 0, i64 %zext_ln821_10

]]></Node>
<StgValue><ssdm name="out_layer_10_data_V_1"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
hls_label_2810:4  store i12 0, i12* %out_layer_10_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln821"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2810:5  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_33)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2810:6  br label %10

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="277" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2710:0  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_30)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2710:1  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2710:2  br label %11

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="280" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0_11 = phi i7 [ 0, %hls_label_2710 ], [ %add_ln819_11, %hls_label_2811 ]

]]></Node>
<StgValue><ssdm name="j_0_11"/></StgValue>
</operation>

<operation id="281" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln819_11 = icmp eq i7 %j_0_11, -64

]]></Node>
<StgValue><ssdm name="icmp_ln819_11"/></StgValue>
</operation>

<operation id="282" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln819_11 = add i7 %j_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln819_11"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln819_11, label %hls_label_27_end, label %hls_label_2811

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="285" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2811:0  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2811:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln820"/></StgValue>
</operation>

<operation id="287" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2811:2  %zext_ln821_11 = zext i7 %j_0_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln821_11"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2811:3  %out_layer_11_data_V_1 = getelementptr [64 x i12]* %out_layer_11_data_V, i64 0, i64 %zext_ln821_11

]]></Node>
<StgValue><ssdm name="out_layer_11_data_V_1"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
hls_label_2811:4  store i12 0, i12* %out_layer_11_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln821"/></StgValue>
</operation>

<operation id="290" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2811:5  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_34)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="291" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln819_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2811:6  br label %11

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="292" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_27_end:0  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_32)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_27_end:1  %icmp_ln828 = icmp ugt i7 %row_idx_0, 2

]]></Node>
<StgValue><ssdm name="icmp_ln828"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_27_end:2  %icmp_ln841 = icmp eq i7 %row_idx_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln841"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_27_end:3  %icmp_ln860 = icmp ugt i7 %row_idx_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln860"/></StgValue>
</operation>

<operation id="296" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_27_end:4  %tmp_35 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_27_end:5  %icmp_ln860_1 = icmp eq i6 %tmp_35, 0

]]></Node>
<StgValue><ssdm name="icmp_ln860_1"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_27_end:6  %icmp_ln879 = icmp ne i7 %row_idx_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_27_end:7  %and_ln879 = and i1 %icmp_ln860_1, %icmp_ln879

]]></Node>
<StgValue><ssdm name="and_ln879"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
hls_label_27_end:8  %tmp_44 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %row_idx_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="11">
<![CDATA[
hls_label_27_end:9  %zext_ln321 = zext i11 %tmp_44 to i12

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
hls_label_27_end:10  %tmp_45 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %row_idx_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="9">
<![CDATA[
hls_label_27_end:11  %zext_ln321_45 = zext i9 %tmp_45 to i12

]]></Node>
<StgValue><ssdm name="zext_ln321_45"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_27_end:12  %sub_ln321 = sub i12 %zext_ln321, %zext_ln321_45

]]></Node>
<StgValue><ssdm name="sub_ln321"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="13" op_0_bw="12">
<![CDATA[
hls_label_27_end:13  %sext_ln321 = sext i12 %sub_ln321 to i13

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_27_end:14  %or_ln860 = or i1 %icmp_ln860, %icmp_ln860_1

]]></Node>
<StgValue><ssdm name="or_ln860"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
hls_label_27_end:15  br label %.preheader370

]]></Node>
<StgValue><ssdm name="br_ln825"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="308" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader370:0  %current_input_channe = phi i4 [ %current_input_channe_4, %.loopexit357 ], [ 0, %hls_label_27_end ]

]]></Node>
<StgValue><ssdm name="current_input_channe"/></StgValue>
</operation>

<operation id="309" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader370:1  %icmp_ln825 = icmp eq i4 %current_input_channe, -4

]]></Node>
<StgValue><ssdm name="icmp_ln825"/></StgValue>
</operation>

<operation id="310" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader370:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="311" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader370:3  %current_input_channe_4 = add i4 %current_input_channe, 1

]]></Node>
<StgValue><ssdm name="current_input_channe_4"/></StgValue>
</operation>

<operation id="312" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader370:4  br i1 %icmp_ln825, label %19, label %12

]]></Node>
<StgValue><ssdm name="br_ln825"/></StgValue>
</operation>

<operation id="313" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln825" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln828, label %.preheader368.preheader, label %.loopexit369

]]></Node>
<StgValue><ssdm name="br_ln828"/></StgValue>
</operation>

<operation id="314" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln825" val="0"/>
<literal name="icmp_ln828" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="4">
<![CDATA[
.preheader368.preheader:0  %zext_ln830 = zext i4 %current_input_channe to i8

]]></Node>
<StgValue><ssdm name="zext_ln830"/></StgValue>
</operation>

<operation id="315" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln825" val="0"/>
<literal name="icmp_ln828" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
.preheader368.preheader:1  br label %.preheader368

]]></Node>
<StgValue><ssdm name="br_ln830"/></StgValue>
</operation>

<operation id="316" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln825" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_36 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="317" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln825" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln896 = icmp eq i6 %tmp_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="318" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln825" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln896, label %hls_label_26_end, label %.preheader355.preheader

]]></Node>
<StgValue><ssdm name="br_ln896"/></StgValue>
</operation>

<operation id="319" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln825" val="1"/>
<literal name="icmp_ln896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
.preheader355.preheader:0  br label %.preheader355

]]></Node>
<StgValue><ssdm name="br_ln898"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader368:0  %filter_line_0 = phi i2 [ 0, %.preheader368.preheader ], [ %filter_line, %.preheader368.loopexit ]

]]></Node>
<StgValue><ssdm name="filter_line_0"/></StgValue>
</operation>

<operation id="321" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader368:1  %icmp_ln830 = icmp eq i2 %filter_line_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln830"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader368:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader368:3  %filter_line = add i2 %filter_line_0, 1

]]></Node>
<StgValue><ssdm name="filter_line"/></StgValue>
</operation>

<operation id="324" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader368:4  br i1 %icmp_ln830, label %.loopexit369.loopexit, label %.preheader367.preheader

]]></Node>
<StgValue><ssdm name="br_ln830"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader367.preheader:0  %tmp_46 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %filter_line_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="6">
<![CDATA[
.preheader367.preheader:1  %zext_ln321_46 = zext i6 %tmp_46 to i7

]]></Node>
<StgValue><ssdm name="zext_ln321_46"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader367.preheader:2  %tmp_47 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %filter_line_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="4">
<![CDATA[
.preheader367.preheader:3  %zext_ln321_47 = zext i4 %tmp_47 to i7

]]></Node>
<StgValue><ssdm name="zext_ln321_47"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader367.preheader:4  %sub_ln321_3 = sub i7 %zext_ln321_46, %zext_ln321_47

]]></Node>
<StgValue><ssdm name="sub_ln321_3"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="7">
<![CDATA[
.preheader367.preheader:5  %sext_ln321_6 = sext i7 %sub_ln321_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln321_6"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader367.preheader:6  %add_ln321 = add i8 %sext_ln321_6, %zext_ln830

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="332" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="8">
<![CDATA[
.preheader367.preheader:7  %trunc_ln321 = trunc i8 %add_ln321 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="333" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader367.preheader:8  %p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln321, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="334" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader367.preheader:9  %tmp_37 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln321, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="335" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="13" op_0_bw="9">
<![CDATA[
.preheader367.preheader:10  %sext_ln321_7 = sext i9 %tmp_37 to i13

]]></Node>
<StgValue><ssdm name="sext_ln321_7"/></StgValue>
</operation>

<operation id="336" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader367.preheader:11  %add_ln321_29 = add i13 %sext_ln321_7, %p_shl_cast

]]></Node>
<StgValue><ssdm name="add_ln321_29"/></StgValue>
</operation>

<operation id="337" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader367.preheader:12  %tmp_48 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %filter_line, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="338" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="6">
<![CDATA[
.preheader367.preheader:13  %zext_ln321_48 = zext i6 %tmp_48 to i7

]]></Node>
<StgValue><ssdm name="zext_ln321_48"/></StgValue>
</operation>

<operation id="339" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader367.preheader:14  %tmp_49 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %filter_line, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="340" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="4">
<![CDATA[
.preheader367.preheader:15  %zext_ln321_49 = zext i4 %tmp_49 to i7

]]></Node>
<StgValue><ssdm name="zext_ln321_49"/></StgValue>
</operation>

<operation id="341" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader367.preheader:16  %sub_ln321_4 = sub i7 %zext_ln321_48, %zext_ln321_49

]]></Node>
<StgValue><ssdm name="sub_ln321_4"/></StgValue>
</operation>

<operation id="342" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="7">
<![CDATA[
.preheader367.preheader:17  %sext_ln321_8 = sext i7 %sub_ln321_4 to i8

]]></Node>
<StgValue><ssdm name="sext_ln321_8"/></StgValue>
</operation>

<operation id="343" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader367.preheader:18  %add_ln321_30 = add i8 %sext_ln321_8, %zext_ln830

]]></Node>
<StgValue><ssdm name="add_ln321_30"/></StgValue>
</operation>

<operation id="344" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="8">
<![CDATA[
.preheader367.preheader:19  %trunc_ln321_4 = trunc i8 %add_ln321_30 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln321_4"/></StgValue>
</operation>

<operation id="345" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader367.preheader:20  %p_shl11_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln321_4, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="346" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader367.preheader:21  %tmp_38 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln321_30, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="347" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="9">
<![CDATA[
.preheader367.preheader:22  %sext_ln321_9 = sext i9 %tmp_38 to i13

]]></Node>
<StgValue><ssdm name="sext_ln321_9"/></StgValue>
</operation>

<operation id="348" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader367.preheader:23  %add_ln321_31 = add i13 %sext_ln321_9, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="add_ln321_31"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
.preheader367.preheader:24  br label %.preheader367

]]></Node>
<StgValue><ssdm name="br_ln832"/></StgValue>
</operation>

<operation id="350" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln828" val="1"/>
<literal name="icmp_ln830" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
.loopexit369.loopexit:0  br label %.loopexit369

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="351" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit369:0  br i1 %icmp_ln841, label %.preheader1, label %.loopexit365

]]></Node>
<StgValue><ssdm name="br_ln841"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="13" op_0_bw="4">
<![CDATA[
.preheader1:0  %zext_ln321_50 = zext i4 %current_input_channe to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_50"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:1  %add_ln321_32 = add i13 %zext_ln321_50, %sext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_32"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:2  %shl_ln321 = shl i13 %add_ln321_32, 6

]]></Node>
<StgValue><ssdm name="shl_ln321"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:3  %shl_ln321_1 = shl i13 %add_ln321_32, 1

]]></Node>
<StgValue><ssdm name="shl_ln321_1"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:4  %add_ln321_33 = add i13 %shl_ln321, %shl_ln321_1

]]></Node>
<StgValue><ssdm name="add_ln321_33"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="13">
<![CDATA[
.preheader1:5  %zext_ln321_51 = zext i13 %add_ln321_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_51"/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:6  %or_ln321 = or i13 %add_ln321_33, 1

]]></Node>
<StgValue><ssdm name="or_ln321"/></StgValue>
</operation>

<operation id="359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="13">
<![CDATA[
.preheader1:7  %zext_ln321_52 = zext i13 %or_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_52"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:8  %img_channel_valid_V_25 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_52

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_25"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:9  %img_channel_valid_V_26 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_51

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_26"/></StgValue>
</operation>

<operation id="362" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:10  %add_ln321_34 = add i13 64, %add_ln321_33

]]></Node>
<StgValue><ssdm name="add_ln321_34"/></StgValue>
</operation>

<operation id="363" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="13">
<![CDATA[
.preheader1:11  %zext_ln321_53 = zext i13 %add_ln321_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_53"/></StgValue>
</operation>

<operation id="364" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:12  %img_channel_valid_V_27 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_53

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_27"/></StgValue>
</operation>

<operation id="365" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1:13  %add_ln321_35 = add i13 65, %add_ln321_33

]]></Node>
<StgValue><ssdm name="add_ln321_35"/></StgValue>
</operation>

<operation id="366" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="13">
<![CDATA[
.preheader1:14  %zext_ln321_54 = zext i13 %add_ln321_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_54"/></StgValue>
</operation>

<operation id="367" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:15  %img_channel_valid_V_28 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_54

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_28"/></StgValue>
</operation>

<operation id="368" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:16  %img_channel_data_V_a_18 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_52

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_18"/></StgValue>
</operation>

<operation id="369" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:17  %img_channel_data_V_a_19 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_51

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_19"/></StgValue>
</operation>

<operation id="370" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:18  %img_channel_data_V_a_20 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_53

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_20"/></StgValue>
</operation>

<operation id="371" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:19  %img_channel_data_V_a_21 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_54

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_21"/></StgValue>
</operation>

<operation id="372" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:20  %img_channel_keep_V_a_19 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_52

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_19"/></StgValue>
</operation>

<operation id="373" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:21  %img_channel_keep_V_a_20 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_51

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_20"/></StgValue>
</operation>

<operation id="374" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:22  %img_channel_keep_V_a_21 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_53

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_21"/></StgValue>
</operation>

<operation id="375" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:23  %img_channel_keep_V_a_22 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_54

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_22"/></StgValue>
</operation>

<operation id="376" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:24  %img_channel_user_V_a_17 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_52

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_17"/></StgValue>
</operation>

<operation id="377" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:25  %img_channel_user_V_a_18 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_51

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_18"/></StgValue>
</operation>

<operation id="378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:26  %img_channel_user_V_a_19 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_53

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_19"/></StgValue>
</operation>

<operation id="379" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:27  %img_channel_user_V_a_20 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_54

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_20"/></StgValue>
</operation>

<operation id="380" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:28  %img_channel_last_V_a_19 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_52

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_19"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:29  %img_channel_last_V_a_20 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_51

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_20"/></StgValue>
</operation>

<operation id="382" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:30  %img_channel_last_V_a_21 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_53

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_21"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:31  %img_channel_last_V_a_22 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_54

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_22"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:32  %img_channel_id_V_add_19 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_52

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_19"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:33  %img_channel_id_V_add_20 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_51

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_20"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:34  %img_channel_id_V_add_21 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_53

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_21"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:35  %img_channel_id_V_add_22 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_54

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_22"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:36  %img_channel_dest_V_a_19 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_52

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_19"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:37  %img_channel_dest_V_a_20 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_51

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_20"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:38  %img_channel_dest_V_a_21 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_53

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_21"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:39  %img_channel_dest_V_a_22 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_54

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_22"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln830" val="1"/>
<literal name="icmp_ln841" val="1"/>
</and_exp><and_exp><literal name="icmp_ln828" val="0"/>
<literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:40  br label %14

]]></Node>
<StgValue><ssdm name="br_ln844"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="393" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader367:0  %index_input_element_s = phi i7 [ %index_input_element, %13 ], [ 0, %.preheader367.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element_s"/></StgValue>
</operation>

<operation id="394" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader367:1  %icmp_ln832 = icmp eq i7 %index_input_element_s, -62

]]></Node>
<StgValue><ssdm name="icmp_ln832"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader367:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader367:3  %index_input_element = add i7 %index_input_element_s, 1

]]></Node>
<StgValue><ssdm name="index_input_element"/></StgValue>
</operation>

<operation id="397" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader367:4  br i1 %icmp_ln832, label %.preheader368.loopexit, label %13

]]></Node>
<StgValue><ssdm name="br_ln832"/></StgValue>
</operation>

<operation id="398" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="13" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_55 = zext i7 %index_input_element_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_55"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %add_ln321_36 = add i13 %add_ln321_31, %zext_ln321_55

]]></Node>
<StgValue><ssdm name="add_ln321_36"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="13">
<![CDATA[
:2  %zext_ln321_56 = zext i13 %add_ln321_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_56"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_channel_valid_V_s = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_56

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_s"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %add_ln321_37 = add i13 %add_ln321_29, %zext_ln321_55

]]></Node>
<StgValue><ssdm name="add_ln321_37"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_data_V_a = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_56

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_keep_V_a = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_56

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %img_channel_user_V_a = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_56

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %img_channel_last_V_a = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_56

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %img_channel_id_V_add = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_56

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %img_channel_dest_V_a = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_56

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="12">
<![CDATA[
:19  %img_channel_valid_V_24 = load i1* %img_channel_valid_V_s, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_24"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12">
<![CDATA[
:21  %img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="12">
<![CDATA[
:23  %img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="12">
<![CDATA[
:25  %img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="12">
<![CDATA[
:27  %img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="12">
<![CDATA[
:29  %img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="12">
<![CDATA[
:31  %img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l"/></StgValue>
</operation>

<operation id="416" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
.preheader368.loopexit:0  br label %.preheader368

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="417" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="13">
<![CDATA[
:5  %zext_ln321_57 = zext i13 %add_ln321_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_57"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_channel_valid_V_23 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_57

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_23"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_data_V_a_17 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_57

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_17"/></StgValue>
</operation>

<operation id="420" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %img_channel_keep_V_a_18 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_57

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_18"/></StgValue>
</operation>

<operation id="421" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %img_channel_user_V_a_16 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_57

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_16"/></StgValue>
</operation>

<operation id="422" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %img_channel_last_V_a_18 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_57

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_18"/></StgValue>
</operation>

<operation id="423" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %img_channel_id_V_add_18 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_57

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_18"/></StgValue>
</operation>

<operation id="424" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %img_channel_dest_V_a_18 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_57

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_18"/></StgValue>
</operation>

<operation id="425" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="12">
<![CDATA[
:19  %img_channel_valid_V_24 = load i1* %img_channel_valid_V_s, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_24"/></StgValue>
</operation>

<operation id="426" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:20  store i1 %img_channel_valid_V_24, i1* %img_channel_valid_V_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="427" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12">
<![CDATA[
:21  %img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l"/></StgValue>
</operation>

<operation id="428" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:22  store i12 %img_channel_data_V_l, i12* %img_channel_data_V_a_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="429" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="12">
<![CDATA[
:23  %img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l"/></StgValue>
</operation>

<operation id="430" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
:24  store i4 %img_channel_keep_V_l, i4* %img_channel_keep_V_a_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="431" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="12">
<![CDATA[
:25  %img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l"/></StgValue>
</operation>

<operation id="432" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:26  store i1 %img_channel_user_V_l, i1* %img_channel_user_V_a_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="433" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="12">
<![CDATA[
:27  %img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l"/></StgValue>
</operation>

<operation id="434" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:28  store i1 %img_channel_last_V_l, i1* %img_channel_last_V_a_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="435" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="12">
<![CDATA[
:29  %img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa"/></StgValue>
</operation>

<operation id="436" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:30  store i1 %img_channel_id_V_loa, i1* %img_channel_id_V_add_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="437" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="12">
<![CDATA[
:31  %img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l"/></StgValue>
</operation>

<operation id="438" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:32  store i1 %img_channel_dest_V_l, i1* %img_channel_dest_V_a_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="439" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader367

]]></Node>
<StgValue><ssdm name="br_ln832"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="440" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %index_input_element1 = phi i7 [ %index_input_element_8, %15 ], [ 1, %.preheader1 ]

]]></Node>
<StgValue><ssdm name="index_input_element1"/></StgValue>
</operation>

<operation id="441" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln844 = icmp eq i7 %index_input_element1, -63

]]></Node>
<StgValue><ssdm name="icmp_ln844"/></StgValue>
</operation>

<operation id="442" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="443" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln844, label %.preheader366.0, label %15

]]></Node>
<StgValue><ssdm name="br_ln844"/></StgValue>
</operation>

<operation id="444" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="13" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_58 = zext i7 %index_input_element1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_58"/></StgValue>
</operation>

<operation id="445" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %add_ln321_38 = add i13 %add_ln321_33, %zext_ln321_58

]]></Node>
<StgValue><ssdm name="add_ln321_38"/></StgValue>
</operation>

<operation id="446" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="13">
<![CDATA[
:2  %zext_ln321_59 = zext i13 %add_ln321_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_59"/></StgValue>
</operation>

<operation id="447" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_channel_valid_V_29 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_59

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_29"/></StgValue>
</operation>

<operation id="448" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %img_channel_data_V_a_22 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_59

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_22"/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %img_channel_keep_V_a_23 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_59

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_23"/></StgValue>
</operation>

<operation id="450" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_channel_user_V_a_21 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_59

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_21"/></StgValue>
</operation>

<operation id="451" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_last_V_a_23 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_59

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_23"/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_id_V_add_23 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_59

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_23"/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_dest_V_a_23 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_59

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_23"/></StgValue>
</operation>

<operation id="454" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:10  %empty_77 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr5_out_V_valid_V, i12* %corr5_out_V_data_V, i4* %corr5_out_V_keep_V, i1* %corr5_out_V_user_V, i1* %corr5_out_V_last_V, i1* %corr5_out_V_id_V, i1* %corr5_out_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="455" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="21">
<![CDATA[
:11  %tmp_valid_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 0

]]></Node>
<StgValue><ssdm name="tmp_valid_V"/></StgValue>
</operation>

<operation id="456" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="21">
<![CDATA[
:12  %tmp_data_V_6 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_6"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="21">
<![CDATA[
:13  %tmp_keep_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="21">
<![CDATA[
:14  %tmp_user_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="21">
<![CDATA[
:15  %tmp_last_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 4

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="21">
<![CDATA[
:16  %tmp_id_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="21">
<![CDATA[
:17  %tmp_dest_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:18  store i1 %tmp_valid_V, i1* %img_channel_valid_V_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="463" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:19  store i12 %tmp_data_V_6, i12* %img_channel_data_V_a_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="464" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
:20  store i4 %tmp_keep_V, i4* %img_channel_keep_V_a_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="465" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:21  store i1 %tmp_user_V, i1* %img_channel_user_V_a_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:22  store i1 %tmp_last_V, i1* %img_channel_last_V_a_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:23  store i1 %tmp_id_V, i1* %img_channel_id_V_add_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="468" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:24  store i1 %tmp_dest_V, i1* %img_channel_dest_V_a_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="469" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %index_input_element_8 = add i7 %index_input_element1, 1

]]></Node>
<StgValue><ssdm name="index_input_element_8"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %14

]]></Node>
<StgValue><ssdm name="br_ln844"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:0  %img_channel_valid_V_30 = load i1* %img_channel_valid_V_25, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_30"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="12">
<![CDATA[
.preheader366.0:2  %img_channel_data_V_l_8 = load i12* %img_channel_data_V_a_18, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_8"/></StgValue>
</operation>

<operation id="473" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="12">
<![CDATA[
.preheader366.0:4  %img_channel_keep_V_l_7 = load i4* %img_channel_keep_V_a_19, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_7"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:6  %img_channel_user_V_l_7 = load i1* %img_channel_user_V_a_17, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_7"/></StgValue>
</operation>

<operation id="475" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:8  %img_channel_last_V_l_7 = load i1* %img_channel_last_V_a_19, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_7"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:10  %img_channel_id_V_loa_7 = load i1* %img_channel_id_V_add_19, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_7"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:12  %img_channel_dest_V_l_7 = load i1* %img_channel_dest_V_a_19, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_7"/></StgValue>
</operation>

<operation id="478" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:14  %img_channel_valid_V_31 = load i1* %img_channel_valid_V_27, align 4

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_31"/></StgValue>
</operation>

<operation id="479" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="12">
<![CDATA[
.preheader366.0:16  %img_channel_data_V_l_9 = load i12* %img_channel_data_V_a_20, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_9"/></StgValue>
</operation>

<operation id="480" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="12">
<![CDATA[
.preheader366.0:18  %img_channel_keep_V_l_8 = load i4* %img_channel_keep_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_8"/></StgValue>
</operation>

<operation id="481" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:20  %img_channel_user_V_l_8 = load i1* %img_channel_user_V_a_19, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_8"/></StgValue>
</operation>

<operation id="482" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:22  %img_channel_last_V_l_8 = load i1* %img_channel_last_V_a_21, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_8"/></StgValue>
</operation>

<operation id="483" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:24  %img_channel_id_V_loa_8 = load i1* %img_channel_id_V_add_21, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_8"/></StgValue>
</operation>

<operation id="484" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:26  %img_channel_dest_V_l_8 = load i1* %img_channel_dest_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_8"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="485" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:0  %img_channel_valid_V_30 = load i1* %img_channel_valid_V_25, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_30"/></StgValue>
</operation>

<operation id="486" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:1  store i1 %img_channel_valid_V_30, i1* %img_channel_valid_V_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="487" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="12">
<![CDATA[
.preheader366.0:2  %img_channel_data_V_l_8 = load i12* %img_channel_data_V_a_18, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_8"/></StgValue>
</operation>

<operation id="488" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0:3  store i12 %img_channel_data_V_l_8, i12* %img_channel_data_V_a_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="489" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="12">
<![CDATA[
.preheader366.0:4  %img_channel_keep_V_l_7 = load i4* %img_channel_keep_V_a_19, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_7"/></StgValue>
</operation>

<operation id="490" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
.preheader366.0:5  store i4 %img_channel_keep_V_l_7, i4* %img_channel_keep_V_a_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="491" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:6  %img_channel_user_V_l_7 = load i1* %img_channel_user_V_a_17, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_7"/></StgValue>
</operation>

<operation id="492" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:7  store i1 %img_channel_user_V_l_7, i1* %img_channel_user_V_a_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="493" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:8  %img_channel_last_V_l_7 = load i1* %img_channel_last_V_a_19, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_7"/></StgValue>
</operation>

<operation id="494" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:9  store i1 %img_channel_last_V_l_7, i1* %img_channel_last_V_a_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="495" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:10  %img_channel_id_V_loa_7 = load i1* %img_channel_id_V_add_19, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_7"/></StgValue>
</operation>

<operation id="496" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:11  store i1 %img_channel_id_V_loa_7, i1* %img_channel_id_V_add_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="497" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:12  %img_channel_dest_V_l_7 = load i1* %img_channel_dest_V_a_19, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_7"/></StgValue>
</operation>

<operation id="498" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:13  store i1 %img_channel_dest_V_l_7, i1* %img_channel_dest_V_a_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="499" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:14  %img_channel_valid_V_31 = load i1* %img_channel_valid_V_27, align 4

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_31"/></StgValue>
</operation>

<operation id="500" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:15  store i1 %img_channel_valid_V_31, i1* %img_channel_valid_V_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="501" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="12">
<![CDATA[
.preheader366.0:16  %img_channel_data_V_l_9 = load i12* %img_channel_data_V_a_20, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_9"/></StgValue>
</operation>

<operation id="502" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0:17  store i12 %img_channel_data_V_l_9, i12* %img_channel_data_V_a_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="503" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="12">
<![CDATA[
.preheader366.0:18  %img_channel_keep_V_l_8 = load i4* %img_channel_keep_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_8"/></StgValue>
</operation>

<operation id="504" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
.preheader366.0:19  store i4 %img_channel_keep_V_l_8, i4* %img_channel_keep_V_a_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="505" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:20  %img_channel_user_V_l_8 = load i1* %img_channel_user_V_a_19, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_8"/></StgValue>
</operation>

<operation id="506" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:21  store i1 %img_channel_user_V_l_8, i1* %img_channel_user_V_a_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="507" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:22  %img_channel_last_V_l_8 = load i1* %img_channel_last_V_a_21, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_8"/></StgValue>
</operation>

<operation id="508" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:23  store i1 %img_channel_last_V_l_8, i1* %img_channel_last_V_a_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="509" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:24  %img_channel_id_V_loa_8 = load i1* %img_channel_id_V_add_21, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_8"/></StgValue>
</operation>

<operation id="510" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:25  store i1 %img_channel_id_V_loa_8, i1* %img_channel_id_V_add_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="511" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="12">
<![CDATA[
.preheader366.0:26  %img_channel_dest_V_l_8 = load i1* %img_channel_dest_V_a_21, align 4

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_8"/></StgValue>
</operation>

<operation id="512" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader366.0:27  store i1 %img_channel_dest_V_l_8, i1* %img_channel_dest_V_a_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="513" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
.preheader366.0:28  br label %.loopexit365

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="514" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit365:0  br i1 %or_ln860, label %.loopexit361, label %.preheader363.preheader

]]></Node>
<StgValue><ssdm name="br_ln860"/></StgValue>
</operation>

<operation id="515" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader363.preheader:0  %tmp_54 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="516" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="10">
<![CDATA[
.preheader363.preheader:1  %zext_ln321_62 = zext i10 %tmp_54 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_62"/></StgValue>
</operation>

<operation id="517" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader363.preheader:2  %tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="518" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="11" op_0_bw="5">
<![CDATA[
.preheader363.preheader:3  %zext_ln321_63 = zext i5 %tmp_55 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_63"/></StgValue>
</operation>

<operation id="519" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader363.preheader:4  %add_ln321_40 = add i11 %zext_ln321_63, %zext_ln321_62

]]></Node>
<StgValue><ssdm name="add_ln321_40"/></StgValue>
</operation>

<operation id="520" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="11">
<![CDATA[
.preheader363.preheader:5  %zext_ln321_64 = zext i11 %add_ln321_40 to i12

]]></Node>
<StgValue><ssdm name="zext_ln321_64"/></StgValue>
</operation>

<operation id="521" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader363.preheader:6  %add_ln321_41 = add i12 %zext_ln321_64, 1584

]]></Node>
<StgValue><ssdm name="add_ln321_41"/></StgValue>
</operation>

<operation id="522" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="12">
<![CDATA[
.preheader363.preheader:7  %zext_ln321_65 = zext i12 %add_ln321_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_65"/></StgValue>
</operation>

<operation id="523" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader363.preheader:8  %add_ln321_42 = add i12 %zext_ln321_64, 1585

]]></Node>
<StgValue><ssdm name="add_ln321_42"/></StgValue>
</operation>

<operation id="524" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="12">
<![CDATA[
.preheader363.preheader:9  %zext_ln321_66 = zext i12 %add_ln321_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_66"/></StgValue>
</operation>

<operation id="525" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:10  %img_channel_valid_V_32 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_66

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_32"/></StgValue>
</operation>

<operation id="526" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:11  %img_channel_valid_V_33 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_65

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_33"/></StgValue>
</operation>

<operation id="527" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader363.preheader:12  %add_ln321_43 = add i12 %zext_ln321_64, 1648

]]></Node>
<StgValue><ssdm name="add_ln321_43"/></StgValue>
</operation>

<operation id="528" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="12">
<![CDATA[
.preheader363.preheader:13  %zext_ln321_67 = zext i12 %add_ln321_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_67"/></StgValue>
</operation>

<operation id="529" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:14  %img_channel_valid_V_34 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_67

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_34"/></StgValue>
</operation>

<operation id="530" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader363.preheader:15  %add_ln321_44 = add i12 %zext_ln321_64, 1649

]]></Node>
<StgValue><ssdm name="add_ln321_44"/></StgValue>
</operation>

<operation id="531" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="12">
<![CDATA[
.preheader363.preheader:16  %zext_ln321_68 = zext i12 %add_ln321_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_68"/></StgValue>
</operation>

<operation id="532" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:17  %img_channel_valid_V_35 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_68

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_35"/></StgValue>
</operation>

<operation id="533" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:18  %img_channel_data_V_a_23 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_66

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_23"/></StgValue>
</operation>

<operation id="534" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:19  %img_channel_data_V_a_24 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_65

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_24"/></StgValue>
</operation>

<operation id="535" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:20  %img_channel_data_V_a_25 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_67

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_25"/></StgValue>
</operation>

<operation id="536" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:21  %img_channel_data_V_a_26 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_68

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_26"/></StgValue>
</operation>

<operation id="537" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:22  %img_channel_keep_V_a_24 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_66

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_24"/></StgValue>
</operation>

<operation id="538" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:23  %img_channel_keep_V_a_25 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_65

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_25"/></StgValue>
</operation>

<operation id="539" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:24  %img_channel_keep_V_a_26 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_67

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_26"/></StgValue>
</operation>

<operation id="540" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:25  %img_channel_keep_V_a_27 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_68

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_27"/></StgValue>
</operation>

<operation id="541" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:26  %img_channel_user_V_a_22 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_66

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_22"/></StgValue>
</operation>

<operation id="542" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:27  %img_channel_user_V_a_23 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_65

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_23"/></StgValue>
</operation>

<operation id="543" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:28  %img_channel_user_V_a_24 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_67

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_24"/></StgValue>
</operation>

<operation id="544" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:29  %img_channel_user_V_a_25 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_68

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_25"/></StgValue>
</operation>

<operation id="545" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:30  %img_channel_last_V_a_24 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_66

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_24"/></StgValue>
</operation>

<operation id="546" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:31  %img_channel_last_V_a_25 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_65

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_25"/></StgValue>
</operation>

<operation id="547" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:32  %img_channel_last_V_a_26 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_67

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_26"/></StgValue>
</operation>

<operation id="548" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:33  %img_channel_last_V_a_27 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_68

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_27"/></StgValue>
</operation>

<operation id="549" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:34  %img_channel_id_V_add_24 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_66

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_24"/></StgValue>
</operation>

<operation id="550" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:35  %img_channel_id_V_add_25 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_65

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_25"/></StgValue>
</operation>

<operation id="551" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:36  %img_channel_id_V_add_26 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_67

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_26"/></StgValue>
</operation>

<operation id="552" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:37  %img_channel_id_V_add_27 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_68

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_27"/></StgValue>
</operation>

<operation id="553" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:38  %img_channel_dest_V_a_24 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_66

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_24"/></StgValue>
</operation>

<operation id="554" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:39  %img_channel_dest_V_a_25 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_65

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_25"/></StgValue>
</operation>

<operation id="555" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:40  %img_channel_dest_V_a_26 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_67

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_26"/></StgValue>
</operation>

<operation id="556" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader363.preheader:41  %img_channel_dest_V_a_27 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_68

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_27"/></StgValue>
</operation>

<operation id="557" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
.preheader363.preheader:42  br label %.preheader363

]]></Node>
<StgValue><ssdm name="br_ln863"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="558" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader363:0  %index_input_element2 = phi i7 [ %index_input_element_11, %16 ], [ 1, %.preheader363.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2"/></StgValue>
</operation>

<operation id="559" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader363:1  %icmp_ln863 = icmp eq i7 %index_input_element2, -63

]]></Node>
<StgValue><ssdm name="icmp_ln863"/></StgValue>
</operation>

<operation id="560" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader363:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="561" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader363:3  br i1 %icmp_ln863, label %.preheader362.0, label %16

]]></Node>
<StgValue><ssdm name="br_ln863"/></StgValue>
</operation>

<operation id="562" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_69 = zext i7 %index_input_element2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln321_69"/></StgValue>
</operation>

<operation id="563" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln321_45 = add i12 %add_ln321_41, %zext_ln321_69

]]></Node>
<StgValue><ssdm name="add_ln321_45"/></StgValue>
</operation>

<operation id="564" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln321_70 = zext i12 %add_ln321_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_70"/></StgValue>
</operation>

<operation id="565" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_channel_valid_V_36 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_70

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_36"/></StgValue>
</operation>

<operation id="566" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %img_channel_data_V_a_27 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_70

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_27"/></StgValue>
</operation>

<operation id="567" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %img_channel_keep_V_a_28 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_70

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_28"/></StgValue>
</operation>

<operation id="568" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_channel_user_V_a_26 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_70

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_26"/></StgValue>
</operation>

<operation id="569" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_last_V_a_28 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_70

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_28"/></StgValue>
</operation>

<operation id="570" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_id_V_add_28 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_70

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_28"/></StgValue>
</operation>

<operation id="571" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_dest_V_a_28 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_70

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_28"/></StgValue>
</operation>

<operation id="572" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:10  %empty_78 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr5_out_V_valid_V, i12* %corr5_out_V_data_V, i4* %corr5_out_V_keep_V, i1* %corr5_out_V_user_V, i1* %corr5_out_V_last_V, i1* %corr5_out_V_id_V, i1* %corr5_out_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="573" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="21">
<![CDATA[
:11  %tmp_valid_V_5 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 0

]]></Node>
<StgValue><ssdm name="tmp_valid_V_5"/></StgValue>
</operation>

<operation id="574" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="21">
<![CDATA[
:12  %tmp_data_V_7 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_7"/></StgValue>
</operation>

<operation id="575" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="4" op_0_bw="21">
<![CDATA[
:13  %tmp_keep_V_7 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_7"/></StgValue>
</operation>

<operation id="576" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="21">
<![CDATA[
:14  %tmp_user_V_6 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V_6"/></StgValue>
</operation>

<operation id="577" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="21">
<![CDATA[
:15  %tmp_last_V_7 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 4

]]></Node>
<StgValue><ssdm name="tmp_last_V_7"/></StgValue>
</operation>

<operation id="578" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="21">
<![CDATA[
:16  %tmp_id_V_7 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V_7"/></StgValue>
</operation>

<operation id="579" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="21">
<![CDATA[
:17  %tmp_dest_V_7 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V_7"/></StgValue>
</operation>

<operation id="580" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:18  store i1 %tmp_valid_V_5, i1* %img_channel_valid_V_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="581" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:19  store i12 %tmp_data_V_7, i12* %img_channel_data_V_a_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="582" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
:20  store i4 %tmp_keep_V_7, i4* %img_channel_keep_V_a_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="583" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:21  store i1 %tmp_user_V_6, i1* %img_channel_user_V_a_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="584" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:22  store i1 %tmp_last_V_7, i1* %img_channel_last_V_a_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="585" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:23  store i1 %tmp_id_V_7, i1* %img_channel_id_V_add_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="586" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:24  store i1 %tmp_dest_V_7, i1* %img_channel_dest_V_a_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="587" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %index_input_element_11 = add i7 %index_input_element2, 1

]]></Node>
<StgValue><ssdm name="index_input_element_11"/></StgValue>
</operation>

<operation id="588" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %.preheader363

]]></Node>
<StgValue><ssdm name="br_ln863"/></StgValue>
</operation>

<operation id="589" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:0  %img_channel_valid_V_37 = load i1* %img_channel_valid_V_32, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_37"/></StgValue>
</operation>

<operation id="590" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="12">
<![CDATA[
.preheader362.0:2  %img_channel_data_V_l_10 = load i12* %img_channel_data_V_a_23, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_10"/></StgValue>
</operation>

<operation id="591" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="4" op_0_bw="12">
<![CDATA[
.preheader362.0:4  %img_channel_keep_V_l_9 = load i4* %img_channel_keep_V_a_24, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_9"/></StgValue>
</operation>

<operation id="592" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:6  %img_channel_user_V_l_9 = load i1* %img_channel_user_V_a_22, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_9"/></StgValue>
</operation>

<operation id="593" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:8  %img_channel_last_V_l_9 = load i1* %img_channel_last_V_a_24, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_9"/></StgValue>
</operation>

<operation id="594" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:10  %img_channel_id_V_loa_9 = load i1* %img_channel_id_V_add_24, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_9"/></StgValue>
</operation>

<operation id="595" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:12  %img_channel_dest_V_l_9 = load i1* %img_channel_dest_V_a_24, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_9"/></StgValue>
</operation>

<operation id="596" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:14  %img_channel_valid_V_38 = load i1* %img_channel_valid_V_34, align 4

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_38"/></StgValue>
</operation>

<operation id="597" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="12">
<![CDATA[
.preheader362.0:16  %img_channel_data_V_l_11 = load i12* %img_channel_data_V_a_25, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_11"/></StgValue>
</operation>

<operation id="598" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="12">
<![CDATA[
.preheader362.0:18  %img_channel_keep_V_l_10 = load i4* %img_channel_keep_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_10"/></StgValue>
</operation>

<operation id="599" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:20  %img_channel_user_V_l_10 = load i1* %img_channel_user_V_a_24, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_10"/></StgValue>
</operation>

<operation id="600" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:22  %img_channel_last_V_l_10 = load i1* %img_channel_last_V_a_26, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_10"/></StgValue>
</operation>

<operation id="601" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:24  %img_channel_id_V_loa_10 = load i1* %img_channel_id_V_add_26, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_10"/></StgValue>
</operation>

<operation id="602" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:26  %img_channel_dest_V_l_10 = load i1* %img_channel_dest_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_10"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="603" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:0  %img_channel_valid_V_37 = load i1* %img_channel_valid_V_32, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_37"/></StgValue>
</operation>

<operation id="604" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:1  store i1 %img_channel_valid_V_37, i1* %img_channel_valid_V_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="605" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="12">
<![CDATA[
.preheader362.0:2  %img_channel_data_V_l_10 = load i12* %img_channel_data_V_a_23, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_10"/></StgValue>
</operation>

<operation id="606" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader362.0:3  store i12 %img_channel_data_V_l_10, i12* %img_channel_data_V_a_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="607" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="4" op_0_bw="12">
<![CDATA[
.preheader362.0:4  %img_channel_keep_V_l_9 = load i4* %img_channel_keep_V_a_24, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_9"/></StgValue>
</operation>

<operation id="608" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
.preheader362.0:5  store i4 %img_channel_keep_V_l_9, i4* %img_channel_keep_V_a_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="609" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:6  %img_channel_user_V_l_9 = load i1* %img_channel_user_V_a_22, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_9"/></StgValue>
</operation>

<operation id="610" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:7  store i1 %img_channel_user_V_l_9, i1* %img_channel_user_V_a_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="611" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:8  %img_channel_last_V_l_9 = load i1* %img_channel_last_V_a_24, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_9"/></StgValue>
</operation>

<operation id="612" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:9  store i1 %img_channel_last_V_l_9, i1* %img_channel_last_V_a_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="613" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:10  %img_channel_id_V_loa_9 = load i1* %img_channel_id_V_add_24, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_9"/></StgValue>
</operation>

<operation id="614" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:11  store i1 %img_channel_id_V_loa_9, i1* %img_channel_id_V_add_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="615" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:12  %img_channel_dest_V_l_9 = load i1* %img_channel_dest_V_a_24, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_9"/></StgValue>
</operation>

<operation id="616" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:13  store i1 %img_channel_dest_V_l_9, i1* %img_channel_dest_V_a_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="617" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:14  %img_channel_valid_V_38 = load i1* %img_channel_valid_V_34, align 4

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_38"/></StgValue>
</operation>

<operation id="618" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:15  store i1 %img_channel_valid_V_38, i1* %img_channel_valid_V_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="619" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="12">
<![CDATA[
.preheader362.0:16  %img_channel_data_V_l_11 = load i12* %img_channel_data_V_a_25, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_11"/></StgValue>
</operation>

<operation id="620" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader362.0:17  store i12 %img_channel_data_V_l_11, i12* %img_channel_data_V_a_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="621" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="12">
<![CDATA[
.preheader362.0:18  %img_channel_keep_V_l_10 = load i4* %img_channel_keep_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_10"/></StgValue>
</operation>

<operation id="622" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
.preheader362.0:19  store i4 %img_channel_keep_V_l_10, i4* %img_channel_keep_V_a_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="623" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:20  %img_channel_user_V_l_10 = load i1* %img_channel_user_V_a_24, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_10"/></StgValue>
</operation>

<operation id="624" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:21  store i1 %img_channel_user_V_l_10, i1* %img_channel_user_V_a_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="625" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:22  %img_channel_last_V_l_10 = load i1* %img_channel_last_V_a_26, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_10"/></StgValue>
</operation>

<operation id="626" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:23  store i1 %img_channel_last_V_l_10, i1* %img_channel_last_V_a_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="627" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:24  %img_channel_id_V_loa_10 = load i1* %img_channel_id_V_add_26, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_10"/></StgValue>
</operation>

<operation id="628" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:25  store i1 %img_channel_id_V_loa_10, i1* %img_channel_id_V_add_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="629" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="12">
<![CDATA[
.preheader362.0:26  %img_channel_dest_V_l_10 = load i1* %img_channel_dest_V_a_26, align 4

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_10"/></StgValue>
</operation>

<operation id="630" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
.preheader362.0:27  store i1 %img_channel_dest_V_l_10, i1* %img_channel_dest_V_a_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="631" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
.preheader362.0:28  br label %.loopexit361

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="632" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit361:0  br i1 %and_ln879, label %.preheader358.preheader, label %.loopexit359

]]></Node>
<StgValue><ssdm name="br_ln879"/></StgValue>
</operation>

<operation id="633" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="13" op_0_bw="4">
<![CDATA[
.preheader358.preheader:0  %zext_ln321_71 = zext i4 %current_input_channe to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_71"/></StgValue>
</operation>

<operation id="634" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader358.preheader:1  %tmp_56 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="635" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="10">
<![CDATA[
.preheader358.preheader:2  %zext_ln321_72 = zext i10 %tmp_56 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_72"/></StgValue>
</operation>

<operation id="636" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader358.preheader:3  %tmp_57 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="637" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="5">
<![CDATA[
.preheader358.preheader:4  %zext_ln321_73 = zext i5 %tmp_57 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_73"/></StgValue>
</operation>

<operation id="638" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader358.preheader:5  %add_ln321_46 = add i11 %zext_ln321_72, %zext_ln321_73

]]></Node>
<StgValue><ssdm name="add_ln321_46"/></StgValue>
</operation>

<operation id="639" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader358.preheader:6  %add_ln321_47 = add i13 %zext_ln321_71, %sext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_47"/></StgValue>
</operation>

<operation id="640" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader358.preheader:7  %shl_ln321_2 = shl i13 %add_ln321_47, 6

]]></Node>
<StgValue><ssdm name="shl_ln321_2"/></StgValue>
</operation>

<operation id="641" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader358.preheader:8  %shl_ln321_3 = shl i13 %add_ln321_47, 1

]]></Node>
<StgValue><ssdm name="shl_ln321_3"/></StgValue>
</operation>

<operation id="642" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader358.preheader:9  %add_ln321_48 = add i13 %shl_ln321_2, %shl_ln321_3

]]></Node>
<StgValue><ssdm name="add_ln321_48"/></StgValue>
</operation>

<operation id="643" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
.preheader358.preheader:10  br label %.preheader358

]]></Node>
<StgValue><ssdm name="br_ln881"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="644" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader358:0  %index_input_element2_4 = phi i7 [ %index_input_element_13, %17 ], [ 0, %.preheader358.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2_4"/></StgValue>
</operation>

<operation id="645" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader358:1  %icmp_ln881 = icmp eq i7 %index_input_element2_4, -62

]]></Node>
<StgValue><ssdm name="icmp_ln881"/></StgValue>
</operation>

<operation id="646" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader358:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="647" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader358:3  %index_input_element_13 = add i7 %index_input_element2_4, 1

]]></Node>
<StgValue><ssdm name="index_input_element_13"/></StgValue>
</operation>

<operation id="648" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader358:4  br i1 %icmp_ln881, label %.loopexit359.loopexit, label %17

]]></Node>
<StgValue><ssdm name="br_ln881"/></StgValue>
</operation>

<operation id="649" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="13" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_74 = zext i7 %index_input_element2_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_74"/></StgValue>
</operation>

<operation id="650" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="11" op_0_bw="7">
<![CDATA[
:1  %zext_ln321_75 = zext i7 %index_input_element2_4 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_75"/></StgValue>
</operation>

<operation id="651" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln321_49 = add i11 %add_ln321_46, %zext_ln321_75

]]></Node>
<StgValue><ssdm name="add_ln321_49"/></StgValue>
</operation>

<operation id="652" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln321_76 = zext i11 %add_ln321_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_76"/></StgValue>
</operation>

<operation id="653" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %img_channel_valid_V_39 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_76

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_39"/></StgValue>
</operation>

<operation id="654" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %add_ln321_50 = add i13 %add_ln321_48, %zext_ln321_74

]]></Node>
<StgValue><ssdm name="add_ln321_50"/></StgValue>
</operation>

<operation id="655" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_data_V_a_28 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_76

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_28"/></StgValue>
</operation>

<operation id="656" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %img_channel_keep_V_a_29 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_76

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_29"/></StgValue>
</operation>

<operation id="657" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %img_channel_user_V_a_27 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_76

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_27"/></StgValue>
</operation>

<operation id="658" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %img_channel_last_V_a_29 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_76

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_29"/></StgValue>
</operation>

<operation id="659" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %img_channel_id_V_add_29 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_76

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_29"/></StgValue>
</operation>

<operation id="660" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %img_channel_dest_V_a_29 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_76

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_29"/></StgValue>
</operation>

<operation id="661" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="12">
<![CDATA[
:20  %img_channel_valid_V_41 = load i1* %img_channel_valid_V_39, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_41"/></StgValue>
</operation>

<operation id="662" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="12">
<![CDATA[
:22  %img_channel_data_V_l_12 = load i12* %img_channel_data_V_a_28, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_12"/></StgValue>
</operation>

<operation id="663" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="4" op_0_bw="12">
<![CDATA[
:24  %img_channel_keep_V_l_11 = load i4* %img_channel_keep_V_a_29, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_11"/></StgValue>
</operation>

<operation id="664" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="12">
<![CDATA[
:26  %img_channel_user_V_l_11 = load i1* %img_channel_user_V_a_27, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_11"/></StgValue>
</operation>

<operation id="665" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="12">
<![CDATA[
:28  %img_channel_last_V_l_11 = load i1* %img_channel_last_V_a_29, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_11"/></StgValue>
</operation>

<operation id="666" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="12">
<![CDATA[
:30  %img_channel_id_V_loa_11 = load i1* %img_channel_id_V_add_29, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_11"/></StgValue>
</operation>

<operation id="667" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="12">
<![CDATA[
:32  %img_channel_dest_V_l_11 = load i1* %img_channel_dest_V_a_29, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_11"/></StgValue>
</operation>

<operation id="668" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln879" val="1"/>
<literal name="icmp_ln881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
.loopexit359.loopexit:0  br label %.loopexit359

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="669" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
</and_exp><and_exp><literal name="and_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit359:0  br i1 %icmp_ln860, label %.preheader356.preheader, label %.loopexit357

]]></Node>
<StgValue><ssdm name="br_ln887"/></StgValue>
</operation>

<operation id="670" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
<literal name="icmp_ln860" val="1"/>
</and_exp><and_exp><literal name="and_ln879" val="0"/>
<literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader356.preheader:0  %tmp_58 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="671" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
<literal name="icmp_ln860" val="1"/>
</and_exp><and_exp><literal name="and_ln879" val="0"/>
<literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="10">
<![CDATA[
.preheader356.preheader:1  %zext_ln321_78 = zext i10 %tmp_58 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_78"/></StgValue>
</operation>

<operation id="672" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
<literal name="icmp_ln860" val="1"/>
</and_exp><and_exp><literal name="and_ln879" val="0"/>
<literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader356.preheader:2  %tmp_59 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="673" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
<literal name="icmp_ln860" val="1"/>
</and_exp><and_exp><literal name="and_ln879" val="0"/>
<literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="11" op_0_bw="5">
<![CDATA[
.preheader356.preheader:3  %zext_ln321_79 = zext i5 %tmp_59 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_79"/></StgValue>
</operation>

<operation id="674" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
<literal name="icmp_ln860" val="1"/>
</and_exp><and_exp><literal name="and_ln879" val="0"/>
<literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader356.preheader:4  %add_ln321_51 = add i11 %zext_ln321_79, %zext_ln321_78

]]></Node>
<StgValue><ssdm name="add_ln321_51"/></StgValue>
</operation>

<operation id="675" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
<literal name="icmp_ln860" val="1"/>
</and_exp><and_exp><literal name="and_ln879" val="0"/>
<literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="11">
<![CDATA[
.preheader356.preheader:5  %zext_ln321_80 = zext i11 %add_ln321_51 to i12

]]></Node>
<StgValue><ssdm name="zext_ln321_80"/></StgValue>
</operation>

<operation id="676" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
<literal name="icmp_ln860" val="1"/>
</and_exp><and_exp><literal name="and_ln879" val="0"/>
<literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader356.preheader:6  %add_ln321_52 = add i11 %add_ln321_51, 792

]]></Node>
<StgValue><ssdm name="add_ln321_52"/></StgValue>
</operation>

<operation id="677" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
<literal name="icmp_ln860" val="1"/>
</and_exp><and_exp><literal name="and_ln879" val="0"/>
<literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader356.preheader:7  %add_ln321_53 = add i12 %zext_ln321_80, 1584

]]></Node>
<StgValue><ssdm name="add_ln321_53"/></StgValue>
</operation>

<operation id="678" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln881" val="1"/>
<literal name="icmp_ln860" val="1"/>
</and_exp><and_exp><literal name="and_ln879" val="0"/>
<literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
.preheader356.preheader:8  br label %.preheader356

]]></Node>
<StgValue><ssdm name="br_ln889"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="679" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="13">
<![CDATA[
:6  %zext_ln321_77 = zext i13 %add_ln321_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_77"/></StgValue>
</operation>

<operation id="680" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_valid_V_40 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_77

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_40"/></StgValue>
</operation>

<operation id="681" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_data_V_a_29 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_77

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_29"/></StgValue>
</operation>

<operation id="682" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %img_channel_keep_V_a_30 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_77

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_30"/></StgValue>
</operation>

<operation id="683" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %img_channel_user_V_a_28 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_77

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_28"/></StgValue>
</operation>

<operation id="684" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %img_channel_last_V_a_30 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_77

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_30"/></StgValue>
</operation>

<operation id="685" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %img_channel_id_V_add_30 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_77

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_30"/></StgValue>
</operation>

<operation id="686" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %img_channel_dest_V_a_30 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_77

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_30"/></StgValue>
</operation>

<operation id="687" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="12">
<![CDATA[
:20  %img_channel_valid_V_41 = load i1* %img_channel_valid_V_39, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_41"/></StgValue>
</operation>

<operation id="688" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="1" op_1_bw="12" op_2_bw="1">
<![CDATA[
:21  store i1 %img_channel_valid_V_41, i1* %img_channel_valid_V_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="689" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="12">
<![CDATA[
:22  %img_channel_data_V_l_12 = load i12* %img_channel_data_V_a_28, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_12"/></StgValue>
</operation>

<operation id="690" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="12">
<![CDATA[
:23  store i12 %img_channel_data_V_l_12, i12* %img_channel_data_V_a_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="691" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="4" op_0_bw="12">
<![CDATA[
:24  %img_channel_keep_V_l_11 = load i4* %img_channel_keep_V_a_29, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_11"/></StgValue>
</operation>

<operation id="692" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="4" op_1_bw="12" op_2_bw="4">
<![CDATA[
:25  store i4 %img_channel_keep_V_l_11, i4* %img_channel_keep_V_a_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="693" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="12">
<![CDATA[
:26  %img_channel_user_V_l_11 = load i1* %img_channel_user_V_a_27, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_11"/></StgValue>
</operation>

<operation id="694" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="1" op_1_bw="12" op_2_bw="1">
<![CDATA[
:27  store i1 %img_channel_user_V_l_11, i1* %img_channel_user_V_a_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="695" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="12">
<![CDATA[
:28  %img_channel_last_V_l_11 = load i1* %img_channel_last_V_a_29, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_11"/></StgValue>
</operation>

<operation id="696" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="1" op_1_bw="12" op_2_bw="1">
<![CDATA[
:29  store i1 %img_channel_last_V_l_11, i1* %img_channel_last_V_a_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="697" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="12">
<![CDATA[
:30  %img_channel_id_V_loa_11 = load i1* %img_channel_id_V_add_29, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_11"/></StgValue>
</operation>

<operation id="698" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="1" op_1_bw="12" op_2_bw="1">
<![CDATA[
:31  store i1 %img_channel_id_V_loa_11, i1* %img_channel_id_V_add_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="699" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="12">
<![CDATA[
:32  %img_channel_dest_V_l_11 = load i1* %img_channel_dest_V_a_29, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_11"/></StgValue>
</operation>

<operation id="700" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="1" op_1_bw="12" op_2_bw="1">
<![CDATA[
:33  store i1 %img_channel_dest_V_l_11, i1* %img_channel_dest_V_a_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="701" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %.preheader358

]]></Node>
<StgValue><ssdm name="br_ln881"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="702" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader356:0  %index_input_element2_5 = phi i7 [ %index_input_element_14, %18 ], [ 0, %.preheader356.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2_5"/></StgValue>
</operation>

<operation id="703" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader356:1  %icmp_ln889 = icmp eq i7 %index_input_element2_5, -62

]]></Node>
<StgValue><ssdm name="icmp_ln889"/></StgValue>
</operation>

<operation id="704" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader356:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="705" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader356:3  %index_input_element_14 = add i7 %index_input_element2_5, 1

]]></Node>
<StgValue><ssdm name="index_input_element_14"/></StgValue>
</operation>

<operation id="706" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader356:4  br i1 %icmp_ln889, label %.loopexit357.loopexit, label %18

]]></Node>
<StgValue><ssdm name="br_ln889"/></StgValue>
</operation>

<operation id="707" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_81 = zext i7 %index_input_element2_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln321_81"/></StgValue>
</operation>

<operation id="708" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="11" op_0_bw="7">
<![CDATA[
:1  %zext_ln321_82 = zext i7 %index_input_element2_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_82"/></StgValue>
</operation>

<operation id="709" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln321_54 = add i11 %add_ln321_52, %zext_ln321_82

]]></Node>
<StgValue><ssdm name="add_ln321_54"/></StgValue>
</operation>

<operation id="710" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln321_83 = zext i11 %add_ln321_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_83"/></StgValue>
</operation>

<operation id="711" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %img_channel_valid_V_42 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_83

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_42"/></StgValue>
</operation>

<operation id="712" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %add_ln321_55 = add i12 %add_ln321_53, %zext_ln321_81

]]></Node>
<StgValue><ssdm name="add_ln321_55"/></StgValue>
</operation>

<operation id="713" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_data_V_a_30 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_83

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_30"/></StgValue>
</operation>

<operation id="714" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %img_channel_keep_V_a_31 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_83

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_31"/></StgValue>
</operation>

<operation id="715" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %img_channel_user_V_a_29 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_83

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_29"/></StgValue>
</operation>

<operation id="716" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %img_channel_last_V_a_31 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_83

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_31"/></StgValue>
</operation>

<operation id="717" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %img_channel_id_V_add_31 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_83

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_31"/></StgValue>
</operation>

<operation id="718" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %img_channel_dest_V_a_31 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_83

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_31"/></StgValue>
</operation>

<operation id="719" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="12">
<![CDATA[
:20  %img_channel_valid_V_44 = load i1* %img_channel_valid_V_42, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_44"/></StgValue>
</operation>

<operation id="720" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="12">
<![CDATA[
:22  %img_channel_data_V_l_13 = load i12* %img_channel_data_V_a_30, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_13"/></StgValue>
</operation>

<operation id="721" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="4" op_0_bw="12">
<![CDATA[
:24  %img_channel_keep_V_l_12 = load i4* %img_channel_keep_V_a_31, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_12"/></StgValue>
</operation>

<operation id="722" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="12">
<![CDATA[
:26  %img_channel_user_V_l_12 = load i1* %img_channel_user_V_a_29, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_12"/></StgValue>
</operation>

<operation id="723" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="12">
<![CDATA[
:28  %img_channel_last_V_l_12 = load i1* %img_channel_last_V_a_31, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_12"/></StgValue>
</operation>

<operation id="724" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="12">
<![CDATA[
:30  %img_channel_id_V_loa_12 = load i1* %img_channel_id_V_add_31, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_12"/></StgValue>
</operation>

<operation id="725" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="12">
<![CDATA[
:32  %img_channel_dest_V_l_12 = load i1* %img_channel_dest_V_a_31, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_12"/></StgValue>
</operation>

<operation id="726" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln860" val="1"/>
<literal name="icmp_ln889" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
.loopexit357.loopexit:0  br label %.loopexit357

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="727" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln889" val="1"/>
</and_exp><and_exp><literal name="icmp_ln860" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
.loopexit357:0  br label %.preheader370

]]></Node>
<StgValue><ssdm name="br_ln825"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="728" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="12">
<![CDATA[
:6  %zext_ln321_84 = zext i12 %add_ln321_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_84"/></StgValue>
</operation>

<operation id="729" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_valid_V_43 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_84

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_43"/></StgValue>
</operation>

<operation id="730" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_data_V_a_31 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_84

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_31"/></StgValue>
</operation>

<operation id="731" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %img_channel_keep_V_a_32 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_84

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_32"/></StgValue>
</operation>

<operation id="732" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %img_channel_user_V_a_30 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_84

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_30"/></StgValue>
</operation>

<operation id="733" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %img_channel_last_V_a_32 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_84

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_32"/></StgValue>
</operation>

<operation id="734" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %img_channel_id_V_add_32 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_84

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_32"/></StgValue>
</operation>

<operation id="735" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %img_channel_dest_V_a_32 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_84

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_32"/></StgValue>
</operation>

<operation id="736" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="12">
<![CDATA[
:20  %img_channel_valid_V_44 = load i1* %img_channel_valid_V_42, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_44"/></StgValue>
</operation>

<operation id="737" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:21  store i1 %img_channel_valid_V_44, i1* %img_channel_valid_V_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="738" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="12">
<![CDATA[
:22  %img_channel_data_V_l_13 = load i12* %img_channel_data_V_a_30, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_13"/></StgValue>
</operation>

<operation id="739" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:23  store i12 %img_channel_data_V_l_13, i12* %img_channel_data_V_a_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="740" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="4" op_0_bw="12">
<![CDATA[
:24  %img_channel_keep_V_l_12 = load i4* %img_channel_keep_V_a_31, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_12"/></StgValue>
</operation>

<operation id="741" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="4" op_1_bw="12">
<![CDATA[
:25  store i4 %img_channel_keep_V_l_12, i4* %img_channel_keep_V_a_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="742" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="12">
<![CDATA[
:26  %img_channel_user_V_l_12 = load i1* %img_channel_user_V_a_29, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_12"/></StgValue>
</operation>

<operation id="743" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:27  store i1 %img_channel_user_V_l_12, i1* %img_channel_user_V_a_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="744" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="12">
<![CDATA[
:28  %img_channel_last_V_l_12 = load i1* %img_channel_last_V_a_31, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_12"/></StgValue>
</operation>

<operation id="745" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:29  store i1 %img_channel_last_V_l_12, i1* %img_channel_last_V_a_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="746" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="12">
<![CDATA[
:30  %img_channel_id_V_loa_12 = load i1* %img_channel_id_V_add_31, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_12"/></StgValue>
</operation>

<operation id="747" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:31  store i1 %img_channel_id_V_loa_12, i1* %img_channel_id_V_add_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="748" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="12">
<![CDATA[
:32  %img_channel_dest_V_l_12 = load i1* %img_channel_dest_V_a_31, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_12"/></StgValue>
</operation>

<operation id="749" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:33  store i1 %img_channel_dest_V_l_12, i1* %img_channel_dest_V_a_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="750" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %.preheader356

]]></Node>
<StgValue><ssdm name="br_ln889"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="751" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader355:0  %current_filter_0 = phi i4 [ %current_filter, %.preheader355.loopexit ], [ 0, %.preheader355.preheader ]

]]></Node>
<StgValue><ssdm name="current_filter_0"/></StgValue>
</operation>

<operation id="752" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader355:1  %icmp_ln898 = icmp eq i4 %current_filter_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln898"/></StgValue>
</operation>

<operation id="753" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader355:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="754" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader355:3  %current_filter = add i4 %current_filter_0, 1

]]></Node>
<StgValue><ssdm name="current_filter"/></StgValue>
</operation>

<operation id="755" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader355:4  br i1 %icmp_ln898, label %hls_label_26_end.loopexit, label %.preheader354.preheader

]]></Node>
<StgValue><ssdm name="br_ln898"/></StgValue>
</operation>

<operation id="756" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
<literal name="icmp_ln898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="4">
<![CDATA[
.preheader354.preheader:0  %zext_ln904 = zext i4 %current_filter_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln904"/></StgValue>
</operation>

<operation id="757" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
<literal name="icmp_ln898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="4">
<![CDATA[
.preheader354.preheader:1  %zext_ln900 = zext i4 %current_filter_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln900"/></StgValue>
</operation>

<operation id="758" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
<literal name="icmp_ln898" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
.preheader354.preheader:2  br label %.preheader354

]]></Node>
<StgValue><ssdm name="br_ln900"/></StgValue>
</operation>

<operation id="759" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln896" val="0"/>
<literal name="icmp_ln898" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0">
<![CDATA[
hls_label_26_end.loopexit:0  br label %hls_label_26_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="760" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln898" val="1"/>
</and_exp><and_exp><literal name="icmp_ln896" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_26_end:0  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str43, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="761" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln898" val="1"/>
</and_exp><and_exp><literal name="icmp_ln896" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0">
<![CDATA[
hls_label_26_end:1  br label %.preheader371

]]></Node>
<StgValue><ssdm name="br_ln807"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="762" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader354:0  %current_input_channe_7 = phi i4 [ 0, %.preheader354.preheader ], [ %current_input_channe_5, %.preheader354.loopexit ]

]]></Node>
<StgValue><ssdm name="current_input_channe_7"/></StgValue>
</operation>

<operation id="763" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader354:1  %icmp_ln900 = icmp eq i4 %current_input_channe_7, -4

]]></Node>
<StgValue><ssdm name="icmp_ln900"/></StgValue>
</operation>

<operation id="764" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader354:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="765" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader354:3  %current_input_channe_5 = add i4 %current_input_channe_7, 1

]]></Node>
<StgValue><ssdm name="current_input_channe_5"/></StgValue>
</operation>

<operation id="766" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader354:4  br i1 %icmp_ln900, label %.preheader.preheader, label %.preheader353.preheader

]]></Node>
<StgValue><ssdm name="br_ln900"/></StgValue>
</operation>

<operation id="767" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln900" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="4">
<![CDATA[
.preheader353.preheader:0  %zext_ln203 = zext i4 %current_input_channe_7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="768" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln900" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader353.preheader:1  %tmp_50 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %current_input_channe_7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="769" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln900" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="7">
<![CDATA[
.preheader353.preheader:2  %zext_ln203_28 = zext i7 %tmp_50 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_28"/></StgValue>
</operation>

<operation id="770" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln900" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader353.preheader:3  %add_ln203_15 = add i8 %zext_ln203, %zext_ln203_28

]]></Node>
<StgValue><ssdm name="add_ln203_15"/></StgValue>
</operation>

<operation id="771" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln900" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
.preheader353.preheader:4  br label %.preheader353

]]></Node>
<StgValue><ssdm name="br_ln902"/></StgValue>
</operation>

<operation id="772" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln900" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %biases_layer6_V_addr = getelementptr [12 x i3]* @biases_layer6_V, i64 0, i64 %zext_ln904

]]></Node>
<StgValue><ssdm name="biases_layer6_V_addr"/></StgValue>
</operation>

<operation id="773" st_id="40" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln900" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="3" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %p_Val2_7 = load i3* %biases_layer6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="774" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader353:0  %subfilter_element_0 = phi i4 [ %subfilter_element, %20 ], [ 0, %.preheader353.preheader ]

]]></Node>
<StgValue><ssdm name="subfilter_element_0"/></StgValue>
</operation>

<operation id="775" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader353:1  %icmp_ln902 = icmp eq i4 %subfilter_element_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln902"/></StgValue>
</operation>

<operation id="776" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader353:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="777" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader353:3  %subfilter_element = add i4 %subfilter_element_0, 1

]]></Node>
<StgValue><ssdm name="subfilter_element"/></StgValue>
</operation>

<operation id="778" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader353:4  br i1 %icmp_ln902, label %.preheader352.preheader, label %20

]]></Node>
<StgValue><ssdm name="br_ln902"/></StgValue>
</operation>

<operation id="779" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="4">
<![CDATA[
:1  %zext_ln203_29 = zext i4 %subfilter_element_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_29"/></StgValue>
</operation>

<operation id="780" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln203_16 = add i8 %zext_ln203_29, %add_ln203_15

]]></Node>
<StgValue><ssdm name="add_ln203_16"/></StgValue>
</operation>

<operation id="781" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:3  %p_shl15_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203_16, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="782" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:4  %tmp_40 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln203_16, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="783" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="12" op_0_bw="10">
<![CDATA[
:5  %zext_ln203_30 = zext i10 %tmp_40 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_30"/></StgValue>
</operation>

<operation id="784" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %sub_ln203 = sub i12 %p_shl15_cast, %zext_ln203_30

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="785" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %add_ln203_17 = add i12 %zext_ln900, %sub_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_17"/></StgValue>
</operation>

<operation id="786" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
.preheader352.preheader:0  br label %.preheader352

]]></Node>
<StgValue><ssdm name="br_ln906"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="787" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="12">
<![CDATA[
:8  %zext_ln203_31 = zext i12 %add_ln203_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_31"/></StgValue>
</operation>

<operation id="788" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="11" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weights_layer6_V_add = getelementptr [1296 x i5]* @weights_layer6_V, i64 0, i64 %zext_ln203_31

]]></Node>
<StgValue><ssdm name="weights_layer6_V_add"/></StgValue>
</operation>

<operation id="789" st_id="42" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="5" op_0_bw="11">
<![CDATA[
:10  %weights_layer6_V_loa = load i5* %weights_layer6_V_add, align 1

]]></Node>
<StgValue><ssdm name="weights_layer6_V_loa"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="790" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln904_1 = zext i4 %subfilter_element_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln904_1"/></StgValue>
</operation>

<operation id="791" st_id="43" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="5" op_0_bw="11">
<![CDATA[
:10  %weights_layer6_V_loa = load i5* %weights_layer6_V_add, align 1

]]></Node>
<StgValue><ssdm name="weights_layer6_V_loa"/></StgValue>
</operation>

<operation id="792" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="5">
<![CDATA[
:11  %sext_ln203 = sext i5 %weights_layer6_V_loa to i12

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="793" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %subfilter_layer_V_ad = getelementptr [9 x i12]* %subfilter_layer_V, i64 0, i64 %zext_ln904_1

]]></Node>
<StgValue><ssdm name="subfilter_layer_V_ad"/></StgValue>
</operation>

<operation id="794" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
:13  store i12 %sext_ln203, i12* %subfilter_layer_V_ad, align 2

]]></Node>
<StgValue><ssdm name="store_ln904"/></StgValue>
</operation>

<operation id="795" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader353

]]></Node>
<StgValue><ssdm name="br_ln902"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="796" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader352:0  %input_line_0 = phi i2 [ %input_line, %.preheader352.loopexit ], [ 0, %.preheader352.preheader ]

]]></Node>
<StgValue><ssdm name="input_line_0"/></StgValue>
</operation>

<operation id="797" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader352:1  %icmp_ln906 = icmp eq i2 %input_line_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln906"/></StgValue>
</operation>

<operation id="798" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader352:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="799" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader352:3  %input_line = add i2 %input_line_0, 1

]]></Node>
<StgValue><ssdm name="input_line"/></StgValue>
</operation>

<operation id="800" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader352:4  br i1 %icmp_ln906, label %22, label %.preheader351.preheader

]]></Node>
<StgValue><ssdm name="br_ln906"/></StgValue>
</operation>

<operation id="801" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader351.preheader:0  %tmp_51 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %input_line_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="802" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="7" op_0_bw="6">
<![CDATA[
.preheader351.preheader:1  %zext_ln203_32 = zext i6 %tmp_51 to i7

]]></Node>
<StgValue><ssdm name="zext_ln203_32"/></StgValue>
</operation>

<operation id="803" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader351.preheader:2  %tmp_52 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %input_line_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="804" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="9" op_0_bw="4">
<![CDATA[
.preheader351.preheader:3  %zext_ln203_33 = zext i4 %tmp_52 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_33"/></StgValue>
</operation>

<operation id="805" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="7" op_0_bw="4">
<![CDATA[
.preheader351.preheader:4  %zext_ln203_34 = zext i4 %tmp_52 to i7

]]></Node>
<StgValue><ssdm name="zext_ln203_34"/></StgValue>
</operation>

<operation id="806" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader351.preheader:5  %sub_ln203_2 = sub i7 %zext_ln203_32, %zext_ln203_34

]]></Node>
<StgValue><ssdm name="sub_ln203_2"/></StgValue>
</operation>

<operation id="807" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="7">
<![CDATA[
.preheader351.preheader:6  %sext_ln203_4 = sext i7 %sub_ln203_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln203_4"/></StgValue>
</operation>

<operation id="808" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader351.preheader:7  %add_ln203_18 = add i8 %sext_ln203_4, %zext_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_18"/></StgValue>
</operation>

<operation id="809" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="7" op_0_bw="8">
<![CDATA[
.preheader351.preheader:8  %trunc_ln203 = trunc i8 %add_ln203_18 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="810" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader351.preheader:9  %p_shl17_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln203, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="811" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader351.preheader:10  %tmp_41 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_18, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="812" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="13" op_0_bw="9">
<![CDATA[
.preheader351.preheader:11  %sext_ln203_5 = sext i9 %tmp_41 to i13

]]></Node>
<StgValue><ssdm name="sext_ln203_5"/></StgValue>
</operation>

<operation id="813" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader351.preheader:12  %add_ln203_19 = add i13 %sext_ln203_5, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="add_ln203_19"/></StgValue>
</operation>

<operation id="814" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.preheader351.preheader:13  %tmp_53 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %input_line_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="815" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="8">
<![CDATA[
.preheader351.preheader:14  %zext_ln203_35 = zext i8 %tmp_53 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_35"/></StgValue>
</operation>

<operation id="816" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader351.preheader:15  %add_ln203_20 = add i9 %zext_ln203_33, %zext_ln203_35

]]></Node>
<StgValue><ssdm name="add_ln203_20"/></StgValue>
</operation>

<operation id="817" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
.preheader351.preheader:16  br label %.preheader351

]]></Node>
<StgValue><ssdm name="br_ln908"/></StgValue>
</operation>

<operation id="818" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln906" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12">
<![CDATA[
:0  call fastcc void @CORRELATE.1([5508 x i12]* %channel_from_prev_ou, [9 x i12]* %subfilter_layer_V, [64 x i12]* %correlate_img)

]]></Node>
<StgValue><ssdm name="call_ln913"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="819" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader351:0  %index_input_element2_6 = phi i7 [ %index_input_element_10, %21 ], [ 0, %.preheader351.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2_6"/></StgValue>
</operation>

<operation id="820" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader351:1  %icmp_ln908 = icmp eq i7 %index_input_element2_6, -62

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="821" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader351:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="822" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader351:3  %index_input_element_10 = add i7 %index_input_element2_6, 1

]]></Node>
<StgValue><ssdm name="index_input_element_10"/></StgValue>
</operation>

<operation id="823" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader351:4  br i1 %icmp_ln908, label %.preheader352.loopexit, label %21

]]></Node>
<StgValue><ssdm name="br_ln908"/></StgValue>
</operation>

<operation id="824" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="7">
<![CDATA[
:0  %zext_ln203_36 = zext i7 %index_input_element2_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_36"/></StgValue>
</operation>

<operation id="825" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="13" op_0_bw="7">
<![CDATA[
:1  %zext_ln203_37 = zext i7 %index_input_element2_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln203_37"/></StgValue>
</operation>

<operation id="826" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln203_21 = add i13 %add_ln203_19, %zext_ln203_37

]]></Node>
<StgValue><ssdm name="add_ln203_21"/></StgValue>
</operation>

<operation id="827" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="13">
<![CDATA[
:3  %zext_ln203_38 = zext i13 %add_ln203_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_38"/></StgValue>
</operation>

<operation id="828" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %img_channel_data_V_a_32 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln203_38

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_32"/></StgValue>
</operation>

<operation id="829" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln203_22 = add i9 %add_ln203_20, %zext_ln203_36

]]></Node>
<StgValue><ssdm name="add_ln203_22"/></StgValue>
</operation>

<operation id="830" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="12" op_0_bw="12">
<![CDATA[
:8  %img_channel_data_V_l_14 = load i12* %img_channel_data_V_a_32, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_14"/></StgValue>
</operation>

<operation id="831" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
.preheader352.loopexit:0  br label %.preheader352

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="832" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="9">
<![CDATA[
:6  %zext_ln203_39 = zext i9 %add_ln203_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_39"/></StgValue>
</operation>

<operation id="833" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %channel_from_prev_ou_4 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln203_39

]]></Node>
<StgValue><ssdm name="channel_from_prev_ou_4"/></StgValue>
</operation>

<operation id="834" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="12" op_0_bw="12">
<![CDATA[
:8  %img_channel_data_V_l_14 = load i12* %img_channel_data_V_a_32, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_14"/></StgValue>
</operation>

<operation id="835" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
:9  store i12 %img_channel_data_V_l_14, i12* %channel_from_prev_ou_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln910"/></StgValue>
</operation>

<operation id="836" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader351

]]></Node>
<StgValue><ssdm name="br_ln908"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="837" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12">
<![CDATA[
:0  call fastcc void @CORRELATE.1([5508 x i12]* %channel_from_prev_ou, [9 x i12]* %subfilter_layer_V, [64 x i12]* %correlate_img)

]]></Node>
<StgValue><ssdm name="call_ln913"/></StgValue>
</operation>

<operation id="838" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln914"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="839" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %index_input_element2_7 = phi i7 [ 0, %22 ], [ %index_input_element_12, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204 ]

]]></Node>
<StgValue><ssdm name="index_input_element2_7"/></StgValue>
</operation>

<operation id="840" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln914 = icmp eq i7 %index_input_element2_7, -64

]]></Node>
<StgValue><ssdm name="icmp_ln914"/></StgValue>
</operation>

<operation id="841" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="842" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %index_input_element_12 = add i7 %index_input_element2_7, 1

]]></Node>
<StgValue><ssdm name="index_input_element_12"/></StgValue>
</operation>

<operation id="843" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln914, label %.preheader354.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65

]]></Node>
<StgValue><ssdm name="br_ln914"/></StgValue>
</operation>

<operation id="844" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:0  %zext_ln916 = zext i7 %index_input_element2_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln916"/></StgValue>
</operation>

<operation id="845" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:1  %out_layer_0_data_V_9 = getelementptr [64 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln916

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_9"/></StgValue>
</operation>

<operation id="846" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:2  %out_layer_1_data_V_9 = getelementptr [64 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln916

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_9"/></StgValue>
</operation>

<operation id="847" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:3  %out_layer_2_data_V_5 = getelementptr [64 x i12]* %out_layer_2_data_V, i64 0, i64 %zext_ln916

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_5"/></StgValue>
</operation>

<operation id="848" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:4  %out_layer_3_data_V_5 = getelementptr [64 x i12]* %out_layer_3_data_V, i64 0, i64 %zext_ln916

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_5"/></StgValue>
</operation>

<operation id="849" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:5  %out_layer_4_data_V_5 = getelementptr [64 x i12]* %out_layer_4_data_V, i64 0, i64 %zext_ln916

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_5"/></StgValue>
</operation>

<operation id="850" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:6  %out_layer_5_data_V_5 = getelementptr [64 x i12]* %out_layer_5_data_V, i64 0, i64 %zext_ln916

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_5"/></StgValue>
</operation>

<operation id="851" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:7  %out_layer_6_data_V_1 = getelementptr [64 x i12]* %out_layer_6_data_V, i64 0, i64 %zext_ln916

]]></Node>
<StgValue><ssdm name="out_layer_6_data_V_1"/></StgValue>
</operation>

<operation id="852" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:8  %out_layer_7_data_V_1 = getelementptr [64 x i12]* %out_layer_7_data_V, i64 0, i64 %zext_ln916

]]></Node>
<StgValue><ssdm name="out_layer_7_data_V_1"/></StgValue>
</operation>

<operation id="853" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:9  %out_layer_8_data_V_1 = getelementptr [64 x i12]* %out_layer_8_data_V, i64 0, i64 %zext_ln916

]]></Node>
<StgValue><ssdm name="out_layer_8_data_V_1"/></StgValue>
</operation>

<operation id="854" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:10  %out_layer_9_data_V_1 = getelementptr [64 x i12]* %out_layer_9_data_V, i64 0, i64 %zext_ln916

]]></Node>
<StgValue><ssdm name="out_layer_9_data_V_1"/></StgValue>
</operation>

<operation id="855" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:11  %out_layer_10_data_V_2 = getelementptr [64 x i12]* %out_layer_10_data_V, i64 0, i64 %zext_ln916

]]></Node>
<StgValue><ssdm name="out_layer_10_data_V_2"/></StgValue>
</operation>

<operation id="856" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:12  %out_layer_11_data_V_2 = getelementptr [64 x i12]* %out_layer_11_data_V, i64 0, i64 %zext_ln916

]]></Node>
<StgValue><ssdm name="out_layer_11_data_V_2"/></StgValue>
</operation>

<operation id="857" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:13  %out_layer_0_data_V_10 = load i12* %out_layer_0_data_V_9, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_10"/></StgValue>
</operation>

<operation id="858" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:14  %out_layer_1_data_V_10 = load i12* %out_layer_1_data_V_9, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_10"/></StgValue>
</operation>

<operation id="859" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:15  %out_layer_2_data_V_6 = load i12* %out_layer_2_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_6"/></StgValue>
</operation>

<operation id="860" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:16  %out_layer_3_data_V_6 = load i12* %out_layer_3_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_6"/></StgValue>
</operation>

<operation id="861" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:17  %out_layer_4_data_V_6 = load i12* %out_layer_4_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_6"/></StgValue>
</operation>

<operation id="862" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:18  %out_layer_5_data_V_6 = load i12* %out_layer_5_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_6"/></StgValue>
</operation>

<operation id="863" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:19  %out_layer_6_data_V_2 = load i12* %out_layer_6_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_6_data_V_2"/></StgValue>
</operation>

<operation id="864" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:20  %out_layer_7_data_V_2 = load i12* %out_layer_7_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_7_data_V_2"/></StgValue>
</operation>

<operation id="865" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:21  %out_layer_8_data_V_2 = load i12* %out_layer_8_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_8_data_V_2"/></StgValue>
</operation>

<operation id="866" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:22  %out_layer_9_data_V_2 = load i12* %out_layer_9_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_9_data_V_2"/></StgValue>
</operation>

<operation id="867" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:23  %out_layer_10_data_V_3 = load i12* %out_layer_10_data_V_2, align 2

]]></Node>
<StgValue><ssdm name="out_layer_10_data_V_3"/></StgValue>
</operation>

<operation id="868" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:24  %out_layer_11_data_V_3 = load i12* %out_layer_11_data_V_2, align 2

]]></Node>
<StgValue><ssdm name="out_layer_11_data_V_3"/></StgValue>
</operation>

<operation id="869" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:26  %correlate_img_addr = getelementptr [64 x i12]* %correlate_img, i64 0, i64 %zext_ln916

]]></Node>
<StgValue><ssdm name="correlate_img_addr"/></StgValue>
</operation>

<operation id="870" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:27  %p_Val2_11 = load i12* %correlate_img_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="871" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln914" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
.preheader354.loopexit:0  br label %.preheader354

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="872" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:13  %out_layer_0_data_V_10 = load i12* %out_layer_0_data_V_9, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_10"/></StgValue>
</operation>

<operation id="873" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:14  %out_layer_1_data_V_10 = load i12* %out_layer_1_data_V_9, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_10"/></StgValue>
</operation>

<operation id="874" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:15  %out_layer_2_data_V_6 = load i12* %out_layer_2_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_6"/></StgValue>
</operation>

<operation id="875" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:16  %out_layer_3_data_V_6 = load i12* %out_layer_3_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_6"/></StgValue>
</operation>

<operation id="876" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:17  %out_layer_4_data_V_6 = load i12* %out_layer_4_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_6"/></StgValue>
</operation>

<operation id="877" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:18  %out_layer_5_data_V_6 = load i12* %out_layer_5_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_6"/></StgValue>
</operation>

<operation id="878" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:19  %out_layer_6_data_V_2 = load i12* %out_layer_6_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_6_data_V_2"/></StgValue>
</operation>

<operation id="879" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:20  %out_layer_7_data_V_2 = load i12* %out_layer_7_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_7_data_V_2"/></StgValue>
</operation>

<operation id="880" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:21  %out_layer_8_data_V_2 = load i12* %out_layer_8_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_8_data_V_2"/></StgValue>
</operation>

<operation id="881" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:22  %out_layer_9_data_V_2 = load i12* %out_layer_9_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_9_data_V_2"/></StgValue>
</operation>

<operation id="882" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:23  %out_layer_10_data_V_3 = load i12* %out_layer_10_data_V_2, align 2

]]></Node>
<StgValue><ssdm name="out_layer_10_data_V_3"/></StgValue>
</operation>

<operation id="883" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:24  %out_layer_11_data_V_3 = load i12* %out_layer_11_data_V_2, align 2

]]></Node>
<StgValue><ssdm name="out_layer_11_data_V_3"/></StgValue>
</operation>

<operation id="884" st_id="49" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:25  %p_Val2_10 = call i12 @_ssdm_op_Mux.ap_auto.12i12.i4(i12 %out_layer_0_data_V_10, i12 %out_layer_1_data_V_10, i12 %out_layer_2_data_V_6, i12 %out_layer_3_data_V_6, i12 %out_layer_4_data_V_6, i12 %out_layer_5_data_V_6, i12 %out_layer_6_data_V_2, i12 %out_layer_7_data_V_2, i12 %out_layer_8_data_V_2, i12 %out_layer_9_data_V_2, i12 %out_layer_10_data_V_3, i12 %out_layer_11_data_V_3, i4 %current_filter_0)

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="885" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:27  %p_Val2_11 = load i12* %correlate_img_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="886" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:28  %add_ln703 = add i12 %p_Val2_11, %p_Val2_10

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="887" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65:29  switch i4 %current_filter_0, label %branch23 [
    i4 0, label %branch12
    i4 1, label %branch13
    i4 2, label %branch14
    i4 3, label %branch15
    i4 4, label %branch16
    i4 5, label %branch17
    i4 6, label %branch18
    i4 7, label %branch19
    i4 -8, label %branch20
    i4 -7, label %branch21
    i4 -6, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln916"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="888" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch22:0  store i12 %add_ln703, i12* %out_layer_10_data_V_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="889" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="890" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch21:0  store i12 %add_ln703, i12* %out_layer_9_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="891" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="892" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch20:0  store i12 %add_ln703, i12* %out_layer_8_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="893" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="894" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch19:0  store i12 %add_ln703, i12* %out_layer_7_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="895" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="896" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch18:0  store i12 %add_ln703, i12* %out_layer_6_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="897" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="898" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch17:0  store i12 %add_ln703, i12* %out_layer_5_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="899" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="900" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch16:0  store i12 %add_ln703, i12* %out_layer_4_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="901" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="902" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch15:0  store i12 %add_ln703, i12* %out_layer_3_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="903" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="904" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch14:0  store i12 %add_ln703, i12* %out_layer_2_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="905" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="906" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch13:0  store i12 %add_ln703, i12* %out_layer_1_data_V_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="907" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="908" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch12:0  store i12 %add_ln703, i12* %out_layer_0_data_V_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="909" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="910" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-1"/>
</and_exp><and_exp><literal name="current_filter_0" val="-2"/>
</and_exp><and_exp><literal name="current_filter_0" val="-3"/>
</and_exp><and_exp><literal name="current_filter_0" val="-4"/>
</and_exp><and_exp><literal name="current_filter_0" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch23:0  store i12 %add_ln703, i12* %out_layer_11_data_V_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln916"/></StgValue>
</operation>

<operation id="911" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-1"/>
</and_exp><and_exp><literal name="current_filter_0" val="-2"/>
</and_exp><and_exp><literal name="current_filter_0" val="-3"/>
</and_exp><and_exp><literal name="current_filter_0" val="-4"/>
</and_exp><and_exp><literal name="current_filter_0" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="912" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204:0  br label %23

]]></Node>
<StgValue><ssdm name="br_ln914"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="913" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="3" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %p_Val2_7 = load i3* %biases_layer6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="914" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="12" op_0_bw="3">
<![CDATA[
.preheader.preheader:2  %sext_ln1265 = sext i3 %p_Val2_7 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="915" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="11" op_0_bw="3">
<![CDATA[
.preheader.preheader:3  %sext_ln703 = sext i3 %p_Val2_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="916" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln919"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="917" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %index_input_element2_8 = phi i7 [ %index_input_element_9, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element2_8"/></StgValue>
</operation>

<operation id="918" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln919 = icmp eq i7 %index_input_element2_8, -64

]]></Node>
<StgValue><ssdm name="icmp_ln919"/></StgValue>
</operation>

<operation id="919" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="920" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %index_input_element_9 = add i7 %index_input_element2_8, 1

]]></Node>
<StgValue><ssdm name="index_input_element_9"/></StgValue>
</operation>

<operation id="921" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln919, label %.preheader355.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i

]]></Node>
<StgValue><ssdm name="br_ln919"/></StgValue>
</operation>

<operation id="922" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  %zext_ln921 = zext i7 %index_input_element2_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln921"/></StgValue>
</operation>

<operation id="923" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  %out_layer_0_data_V_11 = getelementptr [64 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_11"/></StgValue>
</operation>

<operation id="924" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  %out_layer_1_data_V_11 = getelementptr [64 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_11"/></StgValue>
</operation>

<operation id="925" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  %out_layer_2_data_V_7 = getelementptr [64 x i12]* %out_layer_2_data_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_7"/></StgValue>
</operation>

<operation id="926" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  %out_layer_3_data_V_7 = getelementptr [64 x i12]* %out_layer_3_data_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_7"/></StgValue>
</operation>

<operation id="927" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  %out_layer_4_data_V_7 = getelementptr [64 x i12]* %out_layer_4_data_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_7"/></StgValue>
</operation>

<operation id="928" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  %out_layer_5_data_V_7 = getelementptr [64 x i12]* %out_layer_5_data_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_7"/></StgValue>
</operation>

<operation id="929" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  %out_layer_6_data_V_3 = getelementptr [64 x i12]* %out_layer_6_data_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_6_data_V_3"/></StgValue>
</operation>

<operation id="930" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  %out_layer_7_data_V_3 = getelementptr [64 x i12]* %out_layer_7_data_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_7_data_V_3"/></StgValue>
</operation>

<operation id="931" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  %out_layer_8_data_V_3 = getelementptr [64 x i12]* %out_layer_8_data_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_8_data_V_3"/></StgValue>
</operation>

<operation id="932" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %out_layer_9_data_V_3 = getelementptr [64 x i12]* %out_layer_9_data_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_9_data_V_3"/></StgValue>
</operation>

<operation id="933" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %out_layer_10_data_V_4 = getelementptr [64 x i12]* %out_layer_10_data_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_10_data_V_4"/></StgValue>
</operation>

<operation id="934" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %out_layer_11_data_V_4 = getelementptr [64 x i12]* %out_layer_11_data_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_11_data_V_4"/></StgValue>
</operation>

<operation id="935" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %out_layer_0_data_V_12 = load i12* %out_layer_0_data_V_11, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_12"/></StgValue>
</operation>

<operation id="936" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %out_layer_1_data_V_12 = load i12* %out_layer_1_data_V_11, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_12"/></StgValue>
</operation>

<operation id="937" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %out_layer_2_data_V_8 = load i12* %out_layer_2_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_8"/></StgValue>
</operation>

<operation id="938" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %out_layer_3_data_V_8 = load i12* %out_layer_3_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_8"/></StgValue>
</operation>

<operation id="939" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %out_layer_4_data_V_8 = load i12* %out_layer_4_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_8"/></StgValue>
</operation>

<operation id="940" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %out_layer_5_data_V_8 = load i12* %out_layer_5_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_8"/></StgValue>
</operation>

<operation id="941" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %out_layer_6_data_V_4 = load i12* %out_layer_6_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_6_data_V_4"/></StgValue>
</operation>

<operation id="942" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %out_layer_7_data_V_4 = load i12* %out_layer_7_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_7_data_V_4"/></StgValue>
</operation>

<operation id="943" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  %out_layer_8_data_V_4 = load i12* %out_layer_8_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_8_data_V_4"/></StgValue>
</operation>

<operation id="944" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %out_layer_9_data_V_4 = load i12* %out_layer_9_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_9_data_V_4"/></StgValue>
</operation>

<operation id="945" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %out_layer_10_data_V_5 = load i12* %out_layer_10_data_V_4, align 2

]]></Node>
<StgValue><ssdm name="out_layer_10_data_V_5"/></StgValue>
</operation>

<operation id="946" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %out_layer_11_data_V_5 = load i12* %out_layer_11_data_V_4, align 2

]]></Node>
<StgValue><ssdm name="out_layer_11_data_V_5"/></StgValue>
</operation>

<operation id="947" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln919" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
.preheader355.loopexit:0  br label %.preheader355

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="948" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %out_layer_0_data_V_12 = load i12* %out_layer_0_data_V_11, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_12"/></StgValue>
</operation>

<operation id="949" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %out_layer_1_data_V_12 = load i12* %out_layer_1_data_V_11, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_12"/></StgValue>
</operation>

<operation id="950" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %out_layer_2_data_V_8 = load i12* %out_layer_2_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_8"/></StgValue>
</operation>

<operation id="951" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %out_layer_3_data_V_8 = load i12* %out_layer_3_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_8"/></StgValue>
</operation>

<operation id="952" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %out_layer_4_data_V_8 = load i12* %out_layer_4_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_8"/></StgValue>
</operation>

<operation id="953" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %out_layer_5_data_V_8 = load i12* %out_layer_5_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_8"/></StgValue>
</operation>

<operation id="954" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %out_layer_6_data_V_4 = load i12* %out_layer_6_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_6_data_V_4"/></StgValue>
</operation>

<operation id="955" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %out_layer_7_data_V_4 = load i12* %out_layer_7_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_7_data_V_4"/></StgValue>
</operation>

<operation id="956" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  %out_layer_8_data_V_4 = load i12* %out_layer_8_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_8_data_V_4"/></StgValue>
</operation>

<operation id="957" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %out_layer_9_data_V_4 = load i12* %out_layer_9_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_9_data_V_4"/></StgValue>
</operation>

<operation id="958" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %out_layer_10_data_V_5 = load i12* %out_layer_10_data_V_4, align 2

]]></Node>
<StgValue><ssdm name="out_layer_10_data_V_5"/></StgValue>
</operation>

<operation id="959" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %out_layer_11_data_V_5 = load i12* %out_layer_11_data_V_4, align 2

]]></Node>
<StgValue><ssdm name="out_layer_11_data_V_5"/></StgValue>
</operation>

<operation id="960" st_id="53" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:25  %p_Val2_s = call i12 @_ssdm_op_Mux.ap_auto.12i12.i4(i12 %out_layer_0_data_V_12, i12 %out_layer_1_data_V_12, i12 %out_layer_2_data_V_8, i12 %out_layer_3_data_V_8, i12 %out_layer_4_data_V_8, i12 %out_layer_5_data_V_8, i12 %out_layer_6_data_V_4, i12 %out_layer_7_data_V_4, i12 %out_layer_8_data_V_4, i12 %out_layer_9_data_V_4, i12 %out_layer_10_data_V_5, i12 %out_layer_11_data_V_5, i4 %current_filter_0)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="961" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="11" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:26  %trunc_ln703 = trunc i12 %p_Val2_s to i11

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="962" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:27  %aux_sum_V = add i12 %p_Val2_s, %sext_ln1265

]]></Node>
<StgValue><ssdm name="aux_sum_V"/></StgValue>
</operation>

<operation id="963" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:28  %add_ln203 = add i11 %trunc_ln703, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="964" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %icmp_ln1494 = icmp sgt i12 %aux_sum_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="965" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %aux_sum_V, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="966" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %select_ln7 = select i1 %tmp_39, i12 %aux_sum_V, i12 0

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="967" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %select_ln7, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="968" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %shl_ln1118_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %select_ln7, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="969" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %sext_ln1118 = sext i14 %shl_ln1118_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="970" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %r_V = sub i16 %shl_ln, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="971" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  %select_ln14 = select i1 %icmp_ln1494, i11 %add_ln203, i11 0

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="972" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:37  %lhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %select_ln14, i4 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="973" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:38  %zext_ln728 = zext i15 %lhs_V to i16

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="974" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:39  %ret_V = add i16 %r_V, %zext_ln728

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="975" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %tmp_data_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %ret_V, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="976" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:41  switch i4 %current_filter_0, label %branch11 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln922"/></StgValue>
</operation>

<operation id="977" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch10:0  store i12 %tmp_data_V, i12* %out_layer_10_data_V_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln922"/></StgValue>
</operation>

<operation id="978" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="979" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch9:0  store i12 %tmp_data_V, i12* %out_layer_9_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln922"/></StgValue>
</operation>

<operation id="980" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="981" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch8:0  store i12 %tmp_data_V, i12* %out_layer_8_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln922"/></StgValue>
</operation>

<operation id="982" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="983" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch7:0  store i12 %tmp_data_V, i12* %out_layer_7_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln922"/></StgValue>
</operation>

<operation id="984" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="985" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch6:0  store i12 %tmp_data_V, i12* %out_layer_6_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln922"/></StgValue>
</operation>

<operation id="986" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="987" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch5:0  store i12 %tmp_data_V, i12* %out_layer_5_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln922"/></StgValue>
</operation>

<operation id="988" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="989" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch4:0  store i12 %tmp_data_V, i12* %out_layer_4_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln922"/></StgValue>
</operation>

<operation id="990" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="991" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch3:0  store i12 %tmp_data_V, i12* %out_layer_3_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln922"/></StgValue>
</operation>

<operation id="992" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="993" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch2:0  store i12 %tmp_data_V, i12* %out_layer_2_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln922"/></StgValue>
</operation>

<operation id="994" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="995" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch1:0  store i12 %tmp_data_V, i12* %out_layer_1_data_V_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln922"/></StgValue>
</operation>

<operation id="996" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="997" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch0:0  store i12 %tmp_data_V, i12* %out_layer_0_data_V_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln922"/></StgValue>
</operation>

<operation id="998" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>

<operation id="999" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-1"/>
</and_exp><and_exp><literal name="current_filter_0" val="-2"/>
</and_exp><and_exp><literal name="current_filter_0" val="-3"/>
</and_exp><and_exp><literal name="current_filter_0" val="-4"/>
</and_exp><and_exp><literal name="current_filter_0" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="12">
<![CDATA[
branch11:0  store i12 %tmp_data_V, i12* %out_layer_11_data_V_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln922"/></StgValue>
</operation>

<operation id="1000" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_filter_0" val="-1"/>
</and_exp><and_exp><literal name="current_filter_0" val="-2"/>
</and_exp><and_exp><literal name="current_filter_0" val="-3"/>
</and_exp><and_exp><literal name="current_filter_0" val="-4"/>
</and_exp><and_exp><literal name="current_filter_0" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190

]]></Node>
<StgValue><ssdm name="br_ln922"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1001" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="9" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:0  %zext_ln321_60 = zext i7 %index_input_element_9 to i9

]]></Node>
<StgValue><ssdm name="zext_ln321_60"/></StgValue>
</operation>

<operation id="1002" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:1  %add_ln321_39 = add i9 %zext_ln321_60, -232

]]></Node>
<StgValue><ssdm name="add_ln321_39"/></StgValue>
</operation>

<operation id="1003" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:2  %sext_ln321_10 = sext i9 %add_ln321_39 to i10

]]></Node>
<StgValue><ssdm name="sext_ln321_10"/></StgValue>
</operation>

<operation id="1004" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:3  %zext_ln321_61 = zext i10 %sext_ln321_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_61"/></StgValue>
</operation>

<operation id="1005" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="12" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:4  %img_channel_keep_V_a_33 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_61

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_33"/></StgValue>
</operation>

<operation id="1006" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:5  %img_channel_user_V_a_31 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_61

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_31"/></StgValue>
</operation>

<operation id="1007" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:6  %img_channel_last_V_a_33 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_61

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_33"/></StgValue>
</operation>

<operation id="1008" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:7  %img_channel_id_V_add_33 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_61

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_33"/></StgValue>
</operation>

<operation id="1009" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:8  %img_channel_dest_V_a_33 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_61

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_33"/></StgValue>
</operation>

<operation id="1010" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="4" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:9  %tmp_keep_V_6 = load i4* %img_channel_keep_V_a_33, align 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_6"/></StgValue>
</operation>

<operation id="1011" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:10  %tmp_user_V_5 = load i1* %img_channel_user_V_a_31, align 1

]]></Node>
<StgValue><ssdm name="tmp_user_V_5"/></StgValue>
</operation>

<operation id="1012" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:11  %tmp_last_V_6 = load i1* %img_channel_last_V_a_33, align 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_6"/></StgValue>
</operation>

<operation id="1013" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:12  %tmp_id_V_6 = load i1* %img_channel_id_V_add_33, align 1

]]></Node>
<StgValue><ssdm name="tmp_id_V_6"/></StgValue>
</operation>

<operation id="1014" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:13  %tmp_dest_V_6 = load i1* %img_channel_dest_V_a_33, align 2

]]></Node>
<StgValue><ssdm name="tmp_dest_V_6"/></StgValue>
</operation>

<operation id="1015" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:14  %out_layer_0_valid_V_5 = getelementptr [64 x i1]* %out_layer_0_valid_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_0_valid_V_5"/></StgValue>
</operation>

<operation id="1016" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:15  %out_layer_0_valid_V_6 = load i1* %out_layer_0_valid_V_5, align 1

]]></Node>
<StgValue><ssdm name="out_layer_0_valid_V_6"/></StgValue>
</operation>

<operation id="1017" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:16  %out_layer_1_valid_V_5 = getelementptr [64 x i1]* %out_layer_1_valid_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_1_valid_V_5"/></StgValue>
</operation>

<operation id="1018" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:17  %out_layer_1_valid_V_6 = load i1* %out_layer_1_valid_V_5, align 1

]]></Node>
<StgValue><ssdm name="out_layer_1_valid_V_6"/></StgValue>
</operation>

<operation id="1019" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:18  %out_layer_2_valid_V_3 = getelementptr [64 x i1]* %out_layer_2_valid_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_2_valid_V_3"/></StgValue>
</operation>

<operation id="1020" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:19  %out_layer_2_valid_V_4 = load i1* %out_layer_2_valid_V_3, align 1

]]></Node>
<StgValue><ssdm name="out_layer_2_valid_V_4"/></StgValue>
</operation>

<operation id="1021" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:20  %out_layer_3_valid_V_3 = getelementptr [64 x i1]* %out_layer_3_valid_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_3_valid_V_3"/></StgValue>
</operation>

<operation id="1022" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:21  %out_layer_3_valid_V_4 = load i1* %out_layer_3_valid_V_3, align 1

]]></Node>
<StgValue><ssdm name="out_layer_3_valid_V_4"/></StgValue>
</operation>

<operation id="1023" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:22  %out_layer_4_valid_V_3 = getelementptr [64 x i1]* %out_layer_4_valid_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_4_valid_V_3"/></StgValue>
</operation>

<operation id="1024" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:23  %out_layer_4_valid_V_4 = load i1* %out_layer_4_valid_V_3, align 1

]]></Node>
<StgValue><ssdm name="out_layer_4_valid_V_4"/></StgValue>
</operation>

<operation id="1025" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:24  %out_layer_5_valid_V_3 = getelementptr [64 x i1]* %out_layer_5_valid_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_5_valid_V_3"/></StgValue>
</operation>

<operation id="1026" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:25  %out_layer_5_valid_V_4 = load i1* %out_layer_5_valid_V_3, align 1

]]></Node>
<StgValue><ssdm name="out_layer_5_valid_V_4"/></StgValue>
</operation>

<operation id="1027" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:26  %out_layer_6_valid_V_1 = getelementptr [64 x i1]* %out_layer_6_valid_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_6_valid_V_1"/></StgValue>
</operation>

<operation id="1028" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:27  %out_layer_6_valid_V_2 = load i1* %out_layer_6_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_6_valid_V_2"/></StgValue>
</operation>

<operation id="1029" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:28  %out_layer_7_valid_V_1 = getelementptr [64 x i1]* %out_layer_7_valid_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_7_valid_V_1"/></StgValue>
</operation>

<operation id="1030" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:29  %out_layer_7_valid_V_2 = load i1* %out_layer_7_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_7_valid_V_2"/></StgValue>
</operation>

<operation id="1031" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:30  %out_layer_8_valid_V_1 = getelementptr [64 x i1]* %out_layer_8_valid_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_8_valid_V_1"/></StgValue>
</operation>

<operation id="1032" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:31  %out_layer_8_valid_V_2 = load i1* %out_layer_8_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_8_valid_V_2"/></StgValue>
</operation>

<operation id="1033" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:32  %out_layer_9_valid_V_1 = getelementptr [64 x i1]* %out_layer_9_valid_V, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_9_valid_V_1"/></StgValue>
</operation>

<operation id="1034" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:33  %out_layer_9_valid_V_2 = load i1* %out_layer_9_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_9_valid_V_2"/></StgValue>
</operation>

<operation id="1035" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:34  %out_layer_10_valid_1 = getelementptr [64 x i1]* %out_layer_10_valid_s, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_10_valid_1"/></StgValue>
</operation>

<operation id="1036" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:35  %out_layer_10_valid_2 = load i1* %out_layer_10_valid_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_10_valid_2"/></StgValue>
</operation>

<operation id="1037" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:36  %out_layer_11_valid_1 = getelementptr [64 x i1]* %out_layer_11_valid_s, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="out_layer_11_valid_1"/></StgValue>
</operation>

<operation id="1038" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:37  %out_layer_11_valid_2 = load i1* %out_layer_11_valid_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_11_valid_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1039" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="4" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:9  %tmp_keep_V_6 = load i4* %img_channel_keep_V_a_33, align 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_6"/></StgValue>
</operation>

<operation id="1040" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:10  %tmp_user_V_5 = load i1* %img_channel_user_V_a_31, align 1

]]></Node>
<StgValue><ssdm name="tmp_user_V_5"/></StgValue>
</operation>

<operation id="1041" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:11  %tmp_last_V_6 = load i1* %img_channel_last_V_a_33, align 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_6"/></StgValue>
</operation>

<operation id="1042" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:12  %tmp_id_V_6 = load i1* %img_channel_id_V_add_33, align 1

]]></Node>
<StgValue><ssdm name="tmp_id_V_6"/></StgValue>
</operation>

<operation id="1043" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:13  %tmp_dest_V_6 = load i1* %img_channel_dest_V_a_33, align 2

]]></Node>
<StgValue><ssdm name="tmp_dest_V_6"/></StgValue>
</operation>

<operation id="1044" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:15  %out_layer_0_valid_V_6 = load i1* %out_layer_0_valid_V_5, align 1

]]></Node>
<StgValue><ssdm name="out_layer_0_valid_V_6"/></StgValue>
</operation>

<operation id="1045" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:17  %out_layer_1_valid_V_6 = load i1* %out_layer_1_valid_V_5, align 1

]]></Node>
<StgValue><ssdm name="out_layer_1_valid_V_6"/></StgValue>
</operation>

<operation id="1046" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:19  %out_layer_2_valid_V_4 = load i1* %out_layer_2_valid_V_3, align 1

]]></Node>
<StgValue><ssdm name="out_layer_2_valid_V_4"/></StgValue>
</operation>

<operation id="1047" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:21  %out_layer_3_valid_V_4 = load i1* %out_layer_3_valid_V_3, align 1

]]></Node>
<StgValue><ssdm name="out_layer_3_valid_V_4"/></StgValue>
</operation>

<operation id="1048" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:23  %out_layer_4_valid_V_4 = load i1* %out_layer_4_valid_V_3, align 1

]]></Node>
<StgValue><ssdm name="out_layer_4_valid_V_4"/></StgValue>
</operation>

<operation id="1049" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:25  %out_layer_5_valid_V_4 = load i1* %out_layer_5_valid_V_3, align 1

]]></Node>
<StgValue><ssdm name="out_layer_5_valid_V_4"/></StgValue>
</operation>

<operation id="1050" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:27  %out_layer_6_valid_V_2 = load i1* %out_layer_6_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_6_valid_V_2"/></StgValue>
</operation>

<operation id="1051" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:29  %out_layer_7_valid_V_2 = load i1* %out_layer_7_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_7_valid_V_2"/></StgValue>
</operation>

<operation id="1052" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:31  %out_layer_8_valid_V_2 = load i1* %out_layer_8_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_8_valid_V_2"/></StgValue>
</operation>

<operation id="1053" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:33  %out_layer_9_valid_V_2 = load i1* %out_layer_9_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_9_valid_V_2"/></StgValue>
</operation>

<operation id="1054" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:35  %out_layer_10_valid_2 = load i1* %out_layer_10_valid_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_10_valid_2"/></StgValue>
</operation>

<operation id="1055" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:37  %out_layer_11_valid_2 = load i1* %out_layer_11_valid_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_11_valid_2"/></StgValue>
</operation>

<operation id="1056" st_id="56" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:38  %tmp_valid_V_4 = call i1 @_ssdm_op_Mux.ap_auto.12i1.i4(i1 %out_layer_0_valid_V_6, i1 %out_layer_1_valid_V_6, i1 %out_layer_2_valid_V_4, i1 %out_layer_3_valid_V_4, i1 %out_layer_4_valid_V_4, i1 %out_layer_5_valid_V_4, i1 %out_layer_6_valid_V_2, i1 %out_layer_7_valid_V_2, i1 %out_layer_8_valid_V_2, i1 %out_layer_9_valid_V_2, i1 %out_layer_10_valid_2, i1 %out_layer_11_valid_2, i4 %current_filter_0)

]]></Node>
<StgValue><ssdm name="tmp_valid_V_4"/></StgValue>
</operation>

<operation id="1057" st_id="56" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="12" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:39  call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr6_out_V_valid_V, i12* %corr6_out_V_data_V, i4* %corr6_out_V_keep_V, i1* %corr6_out_V_user_V, i1* %corr6_out_V_last_V, i1* %corr6_out_V_id_V, i1* %corr6_out_V_dest_V, i1 %tmp_valid_V_4, i12 %tmp_data_V, i4 %tmp_keep_V_6, i1 %tmp_user_V_5, i1 %tmp_last_V_6, i1 %tmp_id_V_6, i1 %tmp_dest_V_6)

]]></Node>
<StgValue><ssdm name="write_ln928"/></StgValue>
</operation>

<operation id="1058" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190:40  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln919"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
