Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c465f5bf2c584dce85315be3a0e944b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OneCycle_tb_behav xil_defaultlib.OneCycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDiv(Divider=4)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instr_Splitter
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ZeroExt16_32
Compiling module xil_defaultlib.ZeroExtender
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX2_4_5bit
Compiling module xil_defaultlib.MUX1_2_5bit
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_bobo
Compiling module xil_defaultlib.MUX2_4
Compiling module xil_defaultlib.One_Cycle
Compiling module xil_defaultlib.OneCycle_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot OneCycle_tb_behav
