

================================================================
== Vitis HLS Report for 'sp_upsamp_ap_fixed_32_6_5_3_0_s'
================================================================
* Date:           Tue Feb 27 23:55:46 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        123
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.600 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  5.150 us|  5.150 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |      513|      513|        10|          8|          1|    64|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.60>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cona_col = alloca i32 1"   --->   Operation 13 'alloca' 'cona_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cona_row = alloca i32 1"   --->   Operation 14 'alloca' 'cona_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv4_out22, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %upsamp4_out23, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln159 = store i7 0, i7 %indvar_flatten" [AutoEncoder.cpp:159]   --->   Operation 18 'store' 'store_ln159' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln159 = store i4 0, i4 %cona_row" [AutoEncoder.cpp:159]   --->   Operation 19 'store' 'store_ln159' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln159 = store i4 0, i4 %cona_col" [AutoEncoder.cpp:159]   --->   Operation 20 'store' 'store_ln159' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln159 = br void %UFils" [AutoEncoder.cpp:159]   --->   Operation 21 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [AutoEncoder.cpp:159]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.81ns)   --->   "%icmp_ln159 = icmp_eq  i7 %indvar_flatten_load, i7 64" [AutoEncoder.cpp:159]   --->   Operation 23 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.77ns)   --->   "%add_ln159 = add i7 %indvar_flatten_load, i7 1" [AutoEncoder.cpp:159]   --->   Operation 24 'add' 'add_ln159' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %for.inc22, void %for.end24" [AutoEncoder.cpp:159]   --->   Operation 25 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cona_col_load = load i4 %cona_col" [AutoEncoder.cpp:160]   --->   Operation 26 'load' 'cona_col_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%cona_row_load = load i4 %cona_row" [AutoEncoder.cpp:159]   --->   Operation 27 'load' 'cona_row_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.72ns)   --->   "%icmp_ln160 = icmp_eq  i4 %cona_col_load, i4 8" [AutoEncoder.cpp:160]   --->   Operation 30 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln159 = select i1 %icmp_ln160, i4 0, i4 %cona_col_load" [AutoEncoder.cpp:159]   --->   Operation 31 'select' 'select_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln159_3 = add i4 %cona_row_load, i4 1" [AutoEncoder.cpp:159]   --->   Operation 32 'add' 'add_ln159_3' <Predicate = (!icmp_ln159)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.39ns)   --->   "%select_ln159_3 = select i1 %icmp_ln160, i4 %add_ln159_3, i4 %cona_row_load" [AutoEncoder.cpp:159]   --->   Operation 33 'select' 'select_ln159_3' <Predicate = (!icmp_ln159)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i4 %select_ln159_3" [AutoEncoder.cpp:159]   --->   Operation 34 'trunc' 'trunc_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i4 %select_ln159" [AutoEncoder.cpp:160]   --->   Operation 35 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [AutoEncoder.cpp:161]   --->   Operation 36 'specpipeline' 'specpipeline_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [AutoEncoder.cpp:160]   --->   Operation 37 'specloopname' 'specloopname_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln159, i32 1" [AutoEncoder.cpp:159]   --->   Operation 38 'bitselect' 'tmp_23' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.28ns)   --->   "%empty_51 = or i1 %trunc_ln160, i1 %trunc_ln159" [AutoEncoder.cpp:160]   --->   Operation 39 'or' 'empty_51' <Predicate = (!icmp_ln159)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %empty_51, void %if.then, void %for.inc.1.critedge" [AutoEncoder.cpp:163]   --->   Operation 40 'br' 'br_ln163' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.83ns)   --->   "%tmp_35 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'tmp_35' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln159, i32 2" [AutoEncoder.cpp:165]   --->   Operation 42 'bitselect' 'tmp_26' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i1 %tmp_26" [AutoEncoder.cpp:165]   --->   Operation 43 'zext' 'zext_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_1 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165" [AutoEncoder.cpp:165]   --->   Operation 44 'getelementptr' 'upsam_buf_0_addr_1' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_1 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165" [AutoEncoder.cpp:165]   --->   Operation 45 'getelementptr' 'upsam_buf_1_addr_1' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.041.case.0, void %arrayidx.0.0.041.case.1" [AutoEncoder.cpp:165]   --->   Operation 46 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_35, i4 %upsam_buf_0_addr_1" [AutoEncoder.cpp:165]   --->   Operation 47 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.041.exit" [AutoEncoder.cpp:165]   --->   Operation 48 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_35, i4 %upsam_buf_1_addr_1" [AutoEncoder.cpp:165]   --->   Operation 49 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.041.exit" [AutoEncoder.cpp:165]   --->   Operation 50 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.inc.1" [AutoEncoder.cpp:166]   --->   Operation 51 'br' 'br_ln166' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln159, i32 2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'bitselect' 'tmp_24' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i1 %tmp_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'zext' 'zext_ln174' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'getelementptr' 'upsam_buf_0_addr' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'getelementptr' 'upsam_buf_1_addr' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.67ns)   --->   "%upsam_buf_0_load = load i4 %upsam_buf_0_addr" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'load' 'upsam_buf_0_load' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 57 [2/2] (0.67ns)   --->   "%upsam_buf_1_load = load i4 %upsam_buf_1_addr" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'load' 'upsam_buf_1_load' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln159, i32 2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'bitselect' 'tmp_28' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %empty_51, void %if.then.2, void %for.inc.3.critedge" [AutoEncoder.cpp:163]   --->   Operation 59 'br' 'br_ln163' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.inc.3" [AutoEncoder.cpp:166]   --->   Operation 60 'br' 'br_ln166' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %empty_51, void %if.then.4, void %for.inc.5.critedge" [AutoEncoder.cpp:163]   --->   Operation 61 'br' 'br_ln163' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.inc.5" [AutoEncoder.cpp:166]   --->   Operation 62 'br' 'br_ln166' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %empty_51, void %if.then.6, void %for.inc.7.critedge" [AutoEncoder.cpp:163]   --->   Operation 63 'br' 'br_ln163' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.inc.7" [AutoEncoder.cpp:166]   --->   Operation 64 'br' 'br_ln166' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.79ns)   --->   "%cona_col_3 = add i4 %select_ln159, i4 1" [AutoEncoder.cpp:160]   --->   Operation 65 'add' 'cona_col_3' <Predicate = (!icmp_ln159)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln160 = store i7 %add_ln159, i7 %indvar_flatten" [AutoEncoder.cpp:160]   --->   Operation 66 'store' 'store_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln160 = store i4 %select_ln159_3, i4 %cona_row" [AutoEncoder.cpp:160]   --->   Operation 67 'store' 'store_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln160 = store i4 %cona_col_3, i4 %cona_col" [AutoEncoder.cpp:160]   --->   Operation 68 'store' 'store_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 69 [1/1] (1.83ns)   --->   "%tmp_36 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp_36' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln165_23_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %tmp_26" [AutoEncoder.cpp:165]   --->   Operation 70 'bitconcatenate' 'zext_ln165_23_cast' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln165_23 = zext i2 %zext_ln165_23_cast" [AutoEncoder.cpp:165]   --->   Operation 71 'zext' 'zext_ln165_23' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_2 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_23" [AutoEncoder.cpp:165]   --->   Operation 72 'getelementptr' 'upsam_buf_0_addr_2' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_2 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_23" [AutoEncoder.cpp:165]   --->   Operation 73 'getelementptr' 'upsam_buf_1_addr_2' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.12.case.0, void %arrayidx.0.0.04.12.case.1" [AutoEncoder.cpp:165]   --->   Operation 74 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_36, i4 %upsam_buf_0_addr_2" [AutoEncoder.cpp:165]   --->   Operation 75 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.12.exit" [AutoEncoder.cpp:165]   --->   Operation 76 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_36, i4 %upsam_buf_1_addr_2" [AutoEncoder.cpp:165]   --->   Operation 77 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.12.exit" [AutoEncoder.cpp:165]   --->   Operation 78 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (0.67ns)   --->   "%upsam_buf_0_load = load i4 %upsam_buf_0_addr" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'load' 'upsam_buf_0_load' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 80 [1/2] (0.67ns)   --->   "%upsam_buf_1_load = load i4 %upsam_buf_1_addr" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'load' 'upsam_buf_1_load' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i1 %tmp_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'zext' 'zext_ln174_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln165_24_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 2, i1 %tmp_28" [AutoEncoder.cpp:165]   --->   Operation 82 'bitconcatenate' 'zext_ln165_24_cast' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i3 %zext_ln165_24_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'zext' 'zext_ln174_3' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_4 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'getelementptr' 'upsam_buf_0_addr_4' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_4 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'getelementptr' 'upsam_buf_1_addr_4' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_2 = load i4 %upsam_buf_0_addr_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'load' 'upsam_buf_0_load_2' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 87 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_2 = load i4 %upsam_buf_1_addr_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'load' 'upsam_buf_1_load_2' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln174_5_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %zext_ln174_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'bitconcatenate' 'zext_ln174_5_cast' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln174_5 = zext i4 %zext_ln174_5_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'zext' 'zext_ln174_5' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_8 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'getelementptr' 'upsam_buf_0_addr_8' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_8 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'getelementptr' 'upsam_buf_1_addr_8' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_4 = load i4 %upsam_buf_0_addr_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'load' 'upsam_buf_0_load_4' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 93 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_4 = load i4 %upsam_buf_1_addr_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'load' 'upsam_buf_1_load_4' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%ret_ln171 = ret" [AutoEncoder.cpp:171]   --->   Operation 222 'ret' 'ret_ln171' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.51>
ST_3 : Operation 94 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_35" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 95 [1/1] (0.42ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load, i32 %upsam_buf_1_load, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'mux' 'tmp' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.1"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln174_2_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %tmp_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'bitconcatenate' 'zext_ln174_2_cast' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i2 %zext_ln174_2_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'zext' 'zext_ln174_2' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_3 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'getelementptr' 'upsam_buf_0_addr_3' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_3 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'getelementptr' 'upsam_buf_1_addr_3' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_1 = load i4 %upsam_buf_0_addr_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'load' 'upsam_buf_0_load_1' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 103 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_1 = load i4 %upsam_buf_1_addr_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'load' 'upsam_buf_1_load_1' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 104 [1/1] (1.83ns)   --->   "%tmp_37 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'read' 'tmp_37' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln165_24 = zext i3 %zext_ln165_24_cast" [AutoEncoder.cpp:165]   --->   Operation 105 'zext' 'zext_ln165_24' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_5 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_24" [AutoEncoder.cpp:165]   --->   Operation 106 'getelementptr' 'upsam_buf_0_addr_5' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_5 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_24" [AutoEncoder.cpp:165]   --->   Operation 107 'getelementptr' 'upsam_buf_1_addr_5' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.24.case.0, void %arrayidx.0.0.04.24.case.1" [AutoEncoder.cpp:165]   --->   Operation 108 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_37, i4 %upsam_buf_0_addr_5" [AutoEncoder.cpp:165]   --->   Operation 109 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.24.exit" [AutoEncoder.cpp:165]   --->   Operation 110 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_37, i4 %upsam_buf_1_addr_5" [AutoEncoder.cpp:165]   --->   Operation 111 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.24.exit" [AutoEncoder.cpp:165]   --->   Operation 112 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>
ST_3 : Operation 113 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_2 = load i4 %upsam_buf_0_addr_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'load' 'upsam_buf_0_load_2' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 114 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_2 = load i4 %upsam_buf_1_addr_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'load' 'upsam_buf_1_load_2' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 115 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_4 = load i4 %upsam_buf_0_addr_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'load' 'upsam_buf_0_load_4' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 116 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_4 = load i4 %upsam_buf_1_addr_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'load' 'upsam_buf_1_load_4' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln174_1 = sext i3 %zext_ln165_24_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'sext' 'sext_ln174_1' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln174_7 = zext i4 %sext_ln174_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 118 'zext' 'zext_ln174_7' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_12 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'getelementptr' 'upsam_buf_0_addr_12' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_12 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'getelementptr' 'upsam_buf_1_addr_12' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_6 = load i4 %upsam_buf_0_addr_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'load' 'upsam_buf_0_load_6' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 122 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_6 = load i4 %upsam_buf_1_addr_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'load' 'upsam_buf_1_load_6' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.94>
ST_4 : Operation 123 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_1 = load i4 %upsam_buf_0_addr_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'load' 'upsam_buf_0_load_1' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 124 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_1 = load i4 %upsam_buf_1_addr_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'load' 'upsam_buf_1_load_1' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 125 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_1, i32 %upsam_buf_1_load_1, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'mux' 'tmp_s' <Predicate = (!icmp_ln159)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = (!icmp_ln159)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 127 [1/1] (1.83ns)   --->   "%tmp_38 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'tmp_38' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i2 %zext_ln174_2_cast" [AutoEncoder.cpp:165]   --->   Operation 128 'sext' 'sext_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln165_25 = zext i3 %sext_ln165" [AutoEncoder.cpp:165]   --->   Operation 129 'zext' 'zext_ln165_25' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_6 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_25" [AutoEncoder.cpp:165]   --->   Operation 130 'getelementptr' 'upsam_buf_0_addr_6' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_6 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_25" [AutoEncoder.cpp:165]   --->   Operation 131 'getelementptr' 'upsam_buf_1_addr_6' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.35.case.0, void %arrayidx.0.0.04.35.case.1" [AutoEncoder.cpp:165]   --->   Operation 132 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_38, i4 %upsam_buf_0_addr_6" [AutoEncoder.cpp:165]   --->   Operation 133 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.35.exit" [AutoEncoder.cpp:165]   --->   Operation 134 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_38, i4 %upsam_buf_1_addr_6" [AutoEncoder.cpp:165]   --->   Operation 135 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.35.exit" [AutoEncoder.cpp:165]   --->   Operation 136 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>
ST_4 : Operation 137 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_6 = load i4 %upsam_buf_0_addr_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'load' 'upsam_buf_0_load_6' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 138 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_6 = load i4 %upsam_buf_1_addr_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 138 'load' 'upsam_buf_1_load_6' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.51>
ST_5 : Operation 139 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_37" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 139 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 140 [1/1] (0.42ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_2, i32 %upsam_buf_1_load_2, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 140 'mux' 'tmp_1' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.3"   --->   Operation 142 'br' 'br_ln0' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i2 %zext_ln174_2_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'sext' 'sext_ln174' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln174_4 = zext i3 %sext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'zext' 'zext_ln174_4' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_7 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'getelementptr' 'upsam_buf_0_addr_7' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_7 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'getelementptr' 'upsam_buf_1_addr_7' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 147 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_3 = load i4 %upsam_buf_0_addr_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 147 'load' 'upsam_buf_0_load_3' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 148 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_3 = load i4 %upsam_buf_1_addr_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 148 'load' 'upsam_buf_1_load_3' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 149 [1/1] (1.83ns)   --->   "%tmp_39 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 149 'read' 'tmp_39' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln165_26_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %zext_ln174_1" [AutoEncoder.cpp:165]   --->   Operation 150 'bitconcatenate' 'zext_ln165_26_cast' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln165_26 = zext i4 %zext_ln165_26_cast" [AutoEncoder.cpp:165]   --->   Operation 151 'zext' 'zext_ln165_26' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_9 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_26" [AutoEncoder.cpp:165]   --->   Operation 152 'getelementptr' 'upsam_buf_0_addr_9' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_9 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_26" [AutoEncoder.cpp:165]   --->   Operation 153 'getelementptr' 'upsam_buf_1_addr_9' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.47.case.0, void %arrayidx.0.0.04.47.case.1" [AutoEncoder.cpp:165]   --->   Operation 154 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_39, i4 %upsam_buf_0_addr_9" [AutoEncoder.cpp:165]   --->   Operation 155 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.47.exit" [AutoEncoder.cpp:165]   --->   Operation 156 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_39, i4 %upsam_buf_1_addr_9" [AutoEncoder.cpp:165]   --->   Operation 157 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.47.exit" [AutoEncoder.cpp:165]   --->   Operation 158 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.94>
ST_6 : Operation 159 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_3 = load i4 %upsam_buf_0_addr_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 159 'load' 'upsam_buf_0_load_3' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 160 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_3 = load i4 %upsam_buf_1_addr_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 160 'load' 'upsam_buf_1_load_3' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 161 [1/1] (0.42ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_3, i32 %upsam_buf_1_load_3, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 161 'mux' 'tmp_2' <Predicate = (!icmp_ln159)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 162 'write' 'write_ln174' <Predicate = (!icmp_ln159)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 163 [1/1] (1.83ns)   --->   "%tmp_40 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 163 'read' 'tmp_40' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln165_27_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 5, i1 %tmp_28" [AutoEncoder.cpp:165]   --->   Operation 164 'bitconcatenate' 'zext_ln165_27_cast' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln165_27 = zext i4 %zext_ln165_27_cast" [AutoEncoder.cpp:165]   --->   Operation 165 'zext' 'zext_ln165_27' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_10 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_27" [AutoEncoder.cpp:165]   --->   Operation 166 'getelementptr' 'upsam_buf_0_addr_10' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_10 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_27" [AutoEncoder.cpp:165]   --->   Operation 167 'getelementptr' 'upsam_buf_1_addr_10' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.58.case.0, void %arrayidx.0.0.04.58.case.1" [AutoEncoder.cpp:165]   --->   Operation 168 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_40, i4 %upsam_buf_0_addr_10" [AutoEncoder.cpp:165]   --->   Operation 169 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.58.exit" [AutoEncoder.cpp:165]   --->   Operation 170 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_40, i4 %upsam_buf_1_addr_10" [AutoEncoder.cpp:165]   --->   Operation 171 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.58.exit" [AutoEncoder.cpp:165]   --->   Operation 172 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.51>
ST_7 : Operation 173 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 173 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 174 [1/1] (0.42ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_4, i32 %upsam_buf_1_load_4, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'mux' 'tmp_3' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 175 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.5"   --->   Operation 176 'br' 'br_ln0' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln174_6_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 5, i1 %tmp_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 177 'bitconcatenate' 'zext_ln174_6_cast' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln174_6 = zext i4 %zext_ln174_6_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 178 'zext' 'zext_ln174_6' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_11 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 179 'getelementptr' 'upsam_buf_0_addr_11' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_11 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 180 'getelementptr' 'upsam_buf_1_addr_11' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_7 : Operation 181 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_5 = load i4 %upsam_buf_0_addr_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 181 'load' 'upsam_buf_0_load_5' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 182 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_5 = load i4 %upsam_buf_1_addr_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 182 'load' 'upsam_buf_1_load_5' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 183 [1/1] (1.83ns)   --->   "%tmp_41 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 183 'read' 'tmp_41' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln165_6 = sext i3 %zext_ln165_24_cast" [AutoEncoder.cpp:165]   --->   Operation 184 'sext' 'sext_ln165_6' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln165_28 = zext i4 %sext_ln165_6" [AutoEncoder.cpp:165]   --->   Operation 185 'zext' 'zext_ln165_28' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_13 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_28" [AutoEncoder.cpp:165]   --->   Operation 186 'getelementptr' 'upsam_buf_0_addr_13' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_13 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_28" [AutoEncoder.cpp:165]   --->   Operation 187 'getelementptr' 'upsam_buf_1_addr_13' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.610.case.0, void %arrayidx.0.0.04.610.case.1" [AutoEncoder.cpp:165]   --->   Operation 188 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_41, i4 %upsam_buf_0_addr_13" [AutoEncoder.cpp:165]   --->   Operation 189 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.610.exit" [AutoEncoder.cpp:165]   --->   Operation 190 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_41, i4 %upsam_buf_1_addr_13" [AutoEncoder.cpp:165]   --->   Operation 191 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.610.exit" [AutoEncoder.cpp:165]   --->   Operation 192 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.94>
ST_8 : Operation 193 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_5 = load i4 %upsam_buf_0_addr_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 193 'load' 'upsam_buf_0_load_5' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 194 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_5 = load i4 %upsam_buf_1_addr_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 194 'load' 'upsam_buf_1_load_5' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 195 [1/1] (0.42ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_5, i32 %upsam_buf_1_load_5, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 195 'mux' 'tmp_4' <Predicate = (!icmp_ln159)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 196 'write' 'write_ln174' <Predicate = (!icmp_ln159)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 197 [1/1] (1.83ns)   --->   "%tmp_42 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'read' 'tmp_42' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln165_7 = sext i2 %zext_ln174_2_cast" [AutoEncoder.cpp:165]   --->   Operation 198 'sext' 'sext_ln165_7' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln165_29 = zext i4 %sext_ln165_7" [AutoEncoder.cpp:165]   --->   Operation 199 'zext' 'zext_ln165_29' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_14 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_29" [AutoEncoder.cpp:165]   --->   Operation 200 'getelementptr' 'upsam_buf_0_addr_14' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_14 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_29" [AutoEncoder.cpp:165]   --->   Operation 201 'getelementptr' 'upsam_buf_1_addr_14' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.711.case.0, void %arrayidx.0.0.04.711.case.1" [AutoEncoder.cpp:165]   --->   Operation 202 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_42, i4 %upsam_buf_0_addr_14" [AutoEncoder.cpp:165]   --->   Operation 203 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.711.exit" [AutoEncoder.cpp:165]   --->   Operation 204 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_42, i4 %upsam_buf_1_addr_14" [AutoEncoder.cpp:165]   --->   Operation 205 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.711.exit" [AutoEncoder.cpp:165]   --->   Operation 206 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.26>
ST_9 : Operation 207 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_41" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 207 'write' 'write_ln174' <Predicate = (!empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 208 [1/1] (0.42ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_6, i32 %upsam_buf_1_load_6, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 208 'mux' 'tmp_5' <Predicate = (empty_51)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 209 'write' 'write_ln174' <Predicate = (empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.7"   --->   Operation 210 'br' 'br_ln0' <Predicate = (empty_51)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln174_2 = sext i2 %zext_ln174_2_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 211 'sext' 'sext_ln174_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln174_8 = zext i4 %sext_ln174_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 212 'zext' 'zext_ln174_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_15 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 213 'getelementptr' 'upsam_buf_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_15 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 214 'getelementptr' 'upsam_buf_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_7 = load i4 %upsam_buf_0_addr_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 215 'load' 'upsam_buf_0_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 216 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_7 = load i4 %upsam_buf_1_addr_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 216 'load' 'upsam_buf_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.94>
ST_10 : Operation 217 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_7 = load i4 %upsam_buf_0_addr_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 217 'load' 'upsam_buf_0_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 218 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_7 = load i4 %upsam_buf_1_addr_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 218 'load' 'upsam_buf_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 219 [1/1] (0.42ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_7, i32 %upsam_buf_1_load_7, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 219 'mux' 'tmp_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 220 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln160 = br void %UFils" [AutoEncoder.cpp:160]   --->   Operation 221 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.6ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out22' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [36]  (1.84 ns)
	'store' operation ('store_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf_1' [46]  (0.677 ns)
	blocking operation 1.08 ns on control path)

 <State 2>: 2.52ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out22' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [50]  (1.84 ns)
	'store' operation ('store_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf_0' [57]  (0.677 ns)

 <State 3>: 2.52ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out22' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [88]  (1.84 ns)
	'store' operation ('store_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf_1' [97]  (0.677 ns)

 <State 4>: 2.94ns
The critical path consists of the following:
	'load' operation ('upsam_buf_0_load_1', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'upsam_buf_0' [81]  (0.677 ns)
	'mux' operation ('tmp_s', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [83]  (0.427 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [84]  (1.84 ns)

 <State 5>: 2.52ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out22' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [135]  (1.84 ns)
	'store' operation ('store_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf_1' [145]  (0.677 ns)

 <State 6>: 2.94ns
The critical path consists of the following:
	'load' operation ('upsam_buf_0_load_3', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'upsam_buf_0' [129]  (0.677 ns)
	'mux' operation ('tmp_2', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [131]  (0.427 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [132]  (1.84 ns)

 <State 7>: 2.52ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'conv4_out22' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [184]  (1.84 ns)
	'store' operation ('store_ln165', AutoEncoder.cpp:165) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145 on array 'upsam_buf_1' [194]  (0.677 ns)

 <State 8>: 2.94ns
The critical path consists of the following:
	'load' operation ('upsam_buf_0_load_5', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'upsam_buf_0' [178]  (0.677 ns)
	'mux' operation ('tmp_4', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [180]  (0.427 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [181]  (1.84 ns)

 <State 9>: 2.27ns
The critical path consists of the following:
	'mux' operation ('tmp_5', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [219]  (0.427 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [220]  (1.84 ns)

 <State 10>: 2.94ns
The critical path consists of the following:
	'load' operation ('upsam_buf_0_load_7', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on array 'upsam_buf_0' [227]  (0.677 ns)
	'mux' operation ('tmp_6', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [229]  (0.427 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'upsamp4_out23' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [230]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
