This folder includes the system verilog design and test bench files of 2-Bit Multiplier using 2:1 Multiplexers.
