vendor_name = ModelSim
source_file = 1, /home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/scan_reg.vhdl
source_file = 1, /home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/scan_chain.vhdl
source_file = 1, /home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/TopLevel.vhdl
source_file = 1, /home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Testbench.vhdl
source_file = 1, /home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/DUT.vhdl
source_file = 1, /home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/D_FF.vhd
source_file = 1, /home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/combinational_circuit.vhd
source_file = 1, /home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/top_level.vhd
source_file = 1, /home/student/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/student/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/student/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/student/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/db/sequence_detector.cbx.xml
design_name = TopLevel
instance = comp, TCLK_aI, TCLK, TopLevel, 1
instance = comp, TRST_aI, TRST, TopLevel, 1
instance = comp, TDI_aI, TDI, TopLevel, 1
instance = comp, TMS_aI, TMS, TopLevel, 1
instance = comp, scan_instance_acurrent_state_as_shift, scan_instance|current_state.s_shift, TopLevel, 1
instance = comp, scan_instance_acurrent_state_as_update, scan_instance|current_state.s_update, TopLevel, 1
instance = comp, scan_instance_acurrent_state_as_idle, scan_instance|current_state.s_idle, TopLevel, 1
instance = comp, scan_instance_acurrent_state_as_DR, scan_instance|current_state.s_DR, TopLevel, 1
instance = comp, scan_instance_acurrent_state_as_capture, scan_instance|current_state.s_capture, TopLevel, 1
instance = comp, scan_instance_aIn_Reg_aL1_a0_a_a1, scan_instance|In_Reg|L1[0]~1, TopLevel, 1
instance = comp, scan_instance_aIn_Reg_aL1_a2_a, scan_instance|In_Reg|L1[2], TopLevel, 1
instance = comp, scan_instance_aIn_Reg_aL1_a1_a, scan_instance|In_Reg|L1[1], TopLevel, 1
instance = comp, scan_instance_aIn_Reg_aL1_a0_a, scan_instance|In_Reg|L1[0], TopLevel, 1
instance = comp, scan_instance_aIn_Reg_aL2_a1, scan_instance|In_Reg|L2~1, TopLevel, 1
instance = comp, scan_instance_aIn_Reg_aL2_a0_a, scan_instance|In_Reg|L2[0], TopLevel, 1
instance = comp, scan_instance_aIn_Reg_aPO_a0_a, scan_instance|In_Reg|PO[0], TopLevel, 1
instance = comp, scan_instance_aIn_Reg_aL2_a1_a, scan_instance|In_Reg|L2[1], TopLevel, 1
instance = comp, scan_instance_aIn_Reg_aL2_a2_a, scan_instance|In_Reg|L2[2], TopLevel, 1
instance = comp, dut_instance_aadd_instance_adFF1_ay, dut_instance|add_instance|dFF1|y, TopLevel, 1
instance = comp, dut_instance_aadd_instance_adFF1_ay_a0, dut_instance|add_instance|dFF1|y~0, TopLevel, 1
instance = comp, scan_instance_aIn_Reg_aPO_a2_a_a0, scan_instance|In_Reg|PO[2]~0, TopLevel, 1
instance = comp, dut_instance_aadd_instance_adFF2_ay, dut_instance|add_instance|dFF2|y, TopLevel, 1
instance = comp, dut_instance_aadd_instance_adFF0_ay_a2, dut_instance|add_instance|dFF0|y~2, TopLevel, 1
instance = comp, dut_instance_aadd_instance_adFF0_ay, dut_instance|add_instance|dFF0|y, TopLevel, 1
instance = comp, scan_instance_aOut_Reg_amux1_a0_a_a0, scan_instance|Out_Reg|mux1[0]~0, TopLevel, 1
instance = comp, scan_instance_aOut_Reg_amux1_a0_a_a1, scan_instance|Out_Reg|mux1[0]~1, TopLevel, 1
instance = comp, scan_instance_aOut_Reg_amux1_a0_a_a2, scan_instance|Out_Reg|mux1[0]~2, TopLevel, 1
instance = comp, scan_instance_aSelector0_a0, scan_instance|Selector0~0, TopLevel, 1
instance = comp, scan_instance_aOut_Reg_aL1_a0_a, scan_instance|Out_Reg|L1[0], TopLevel, 1
instance = comp, TDO_aI, TDO, TopLevel, 1
