{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717961271818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717961271819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 00:57:51 2024 " "Processing started: Mon Jun 10 00:57:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717961271819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717961271819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder_1 -c decoder_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder_1 -c decoder_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717961271819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717961272322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717961272322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench .vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench .vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Testbench .vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282977 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Testbench .vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717961282977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates .vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates .vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates .vhdl" "" { Text "C:/Lab/practice_3to8_behav/Gates .vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717961282980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut .vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut .vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT .vhdl" "" { Text "C:/Lab/practice_3to8_behav/DUT .vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282983 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT .vhdl" "" { Text "C:/Lab/practice_3to8_behav/DUT .vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717961282983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3to8-behavioral " "Found design unit 1: decoder_3to8-behavioral" {  } { { "decoder_1.vhd" "" { Text "C:/Lab/practice_3to8_behav/decoder_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282986 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_1.vhd" "" { Text "C:/Lab/practice_3to8_behav/decoder_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717961282986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717961282986 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_IS_NOT_ARRAY_TYPE" "std_ulogic DUT .vhdl(25) " "VHDL error at DUT .vhdl(25): object cannot be indexed because it has std_ulogic type rather than array type" {  } { { "DUT .vhdl" "" { Text "C:/Lab/practice_3to8_behav/DUT .vhdl" 25 0 0 } }  } 0 10383 "VHDL error at %2!s!: object cannot be indexed because it has %1!s! type rather than array type" 0 0 "Analysis & Synthesis" 0 -1 1717961282987 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "a2 DUT .vhdl(25) " "VHDL error at DUT .vhdl(25): formal port or parameter \"a2\" must have actual or default value" {  } { { "DUT .vhdl" "" { Text "C:/Lab/practice_3to8_behav/DUT .vhdl" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1717961282987 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "a2 DUT .vhdl(17) " "HDL error at DUT .vhdl(17): see declaration for object \"a2\"" {  } { { "DUT .vhdl" "" { Text "C:/Lab/practice_3to8_behav/DUT .vhdl" 17 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717961282987 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "a1 DUT .vhdl(25) " "VHDL error at DUT .vhdl(25): formal port or parameter \"a1\" must have actual or default value" {  } { { "DUT .vhdl" "" { Text "C:/Lab/practice_3to8_behav/DUT .vhdl" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1717961282987 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "a1 DUT .vhdl(17) " "HDL error at DUT .vhdl(17): see declaration for object \"a1\"" {  } { { "DUT .vhdl" "" { Text "C:/Lab/practice_3to8_behav/DUT .vhdl" 17 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717961282987 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "a0 DUT .vhdl(25) " "VHDL error at DUT .vhdl(25): formal port or parameter \"a0\" must have actual or default value" {  } { { "DUT .vhdl" "" { Text "C:/Lab/practice_3to8_behav/DUT .vhdl" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1717961282987 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "a0 DUT .vhdl(17) " "HDL error at DUT .vhdl(17): see declaration for object \"a0\"" {  } { { "DUT .vhdl" "" { Text "C:/Lab/practice_3to8_behav/DUT .vhdl" 17 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717961282987 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "En DUT .vhdl(25) " "VHDL error at DUT .vhdl(25): formal port or parameter \"En\" must have actual or default value" {  } { { "DUT .vhdl" "" { Text "C:/Lab/practice_3to8_behav/DUT .vhdl" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1717961282987 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "En DUT .vhdl(17) " "HDL error at DUT .vhdl(17): see declaration for object \"En\"" {  } { { "DUT .vhdl" "" { Text "C:/Lab/practice_3to8_behav/DUT .vhdl" 17 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717961282987 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717961283088 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 10 00:58:03 2024 " "Processing ended: Mon Jun 10 00:58:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717961283088 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717961283088 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717961283088 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717961283088 ""}
