// Seed: 2040160329
module module_0 (
    output wor  id_0,
    input  tri0 id_1
);
  wire id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri id_3,
    output tri1 id_4,
    inout supply1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    output logic id_8,
    input supply1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input wor id_12,
    output wand id_13,
    output supply0 id_14,
    input supply0 id_15,
    input tri0 id_16,
    output tri0 id_17,
    input tri1 id_18
);
  always @(negedge id_2) begin
    id_8 = new;
  end
  module_0(
      id_4, id_10
  ); id_20(
      .id_0(1'b0), .id_1(1), .id_2(id_2)
  ); id_21(
      .id_0(1'h0), .id_1({1{1}})
  );
endmodule
