|adc_mic_lcd
MAX10_CLK1_50 => MAX10_CLK1_50.IN10
MAX10_CLK2_50 => DELAY_CNT[0].CLK
MAX10_CLK2_50 => DELAY_CNT[1].CLK
MAX10_CLK2_50 => DELAY_CNT[2].CLK
MAX10_CLK2_50 => DELAY_CNT[3].CLK
MAX10_CLK2_50 => DELAY_CNT[4].CLK
MAX10_CLK2_50 => DELAY_CNT[5].CLK
MAX10_CLK2_50 => DELAY_CNT[6].CLK
MAX10_CLK2_50 => DELAY_CNT[7].CLK
MAX10_CLK2_50 => DELAY_CNT[8].CLK
MAX10_CLK2_50 => DELAY_CNT[9].CLK
MAX10_CLK2_50 => DELAY_CNT[10].CLK
MAX10_CLK2_50 => DELAY_CNT[11].CLK
MAX10_CLK2_50 => DELAY_CNT[12].CLK
MAX10_CLK2_50 => DELAY_CNT[13].CLK
MAX10_CLK2_50 => DELAY_CNT[14].CLK
MAX10_CLK2_50 => DELAY_CNT[15].CLK
MAX10_CLK2_50 => DELAY_CNT[16].CLK
MAX10_CLK2_50 => DELAY_CNT[17].CLK
MAX10_CLK2_50 => DELAY_CNT[18].CLK
MAX10_CLK2_50 => DELAY_CNT[19].CLK
MAX10_CLK2_50 => DELAY_CNT[20].CLK
MAX10_CLK2_50 => DELAY_CNT[21].CLK
MAX10_CLK2_50 => DELAY_CNT[22].CLK
MAX10_CLK2_50 => DELAY_CNT[23].CLK
MAX10_CLK2_50 => DELAY_CNT[24].CLK
MAX10_CLK2_50 => DELAY_CNT[25].CLK
MAX10_CLK2_50 => DELAY_CNT[26].CLK
MAX10_CLK2_50 => DELAY_CNT[27].CLK
MAX10_CLK2_50 => DELAY_CNT[28].CLK
MAX10_CLK2_50 => DELAY_CNT[29].CLK
MAX10_CLK2_50 => DELAY_CNT[30].CLK
MAX10_CLK2_50 => DELAY_CNT[31].CLK
MAX10_CLK2_50 => RESET_DELAY_n.CLK
FPGA_RESET_n => DELAY_CNT[0].ACLR
FPGA_RESET_n => DELAY_CNT[1].ACLR
FPGA_RESET_n => DELAY_CNT[2].ACLR
FPGA_RESET_n => DELAY_CNT[3].ACLR
FPGA_RESET_n => DELAY_CNT[4].ACLR
FPGA_RESET_n => DELAY_CNT[5].ACLR
FPGA_RESET_n => DELAY_CNT[6].ACLR
FPGA_RESET_n => DELAY_CNT[7].ACLR
FPGA_RESET_n => DELAY_CNT[8].ACLR
FPGA_RESET_n => DELAY_CNT[9].ACLR
FPGA_RESET_n => DELAY_CNT[10].ACLR
FPGA_RESET_n => DELAY_CNT[11].ACLR
FPGA_RESET_n => DELAY_CNT[12].ACLR
FPGA_RESET_n => DELAY_CNT[13].ACLR
FPGA_RESET_n => DELAY_CNT[14].ACLR
FPGA_RESET_n => DELAY_CNT[15].ACLR
FPGA_RESET_n => DELAY_CNT[16].ACLR
FPGA_RESET_n => DELAY_CNT[17].ACLR
FPGA_RESET_n => DELAY_CNT[18].ACLR
FPGA_RESET_n => DELAY_CNT[19].ACLR
FPGA_RESET_n => DELAY_CNT[20].ACLR
FPGA_RESET_n => DELAY_CNT[21].ACLR
FPGA_RESET_n => DELAY_CNT[22].ACLR
FPGA_RESET_n => DELAY_CNT[23].ACLR
FPGA_RESET_n => DELAY_CNT[24].ACLR
FPGA_RESET_n => DELAY_CNT[25].ACLR
FPGA_RESET_n => DELAY_CNT[26].ACLR
FPGA_RESET_n => DELAY_CNT[27].ACLR
FPGA_RESET_n => DELAY_CNT[28].ACLR
FPGA_RESET_n => DELAY_CNT[29].ACLR
FPGA_RESET_n => DELAY_CNT[30].ACLR
FPGA_RESET_n => DELAY_CNT[31].ACLR
FPGA_RESET_n => RESET_DELAY_n.ACLR
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
KEY[4] => KEY[4].IN1
SW[0] => SW[0].IN2
SW[1] => SW[1].IN2
SW[2] => SW[2].IN2
SW[3] => ~NO_FANOUT~
SW[4] => SW[4].IN5
SW[5] => SW[5].IN5
SW[6] => SW[6].IN5
SW[7] => SW[7].IN5
SW[8] => SW[8].IN5
SW[9] => SW[9].IN5
LEDR[0] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= SW[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
HEX0[0] <= ADC_SEG_LED:segR.HEXR
HEX0[1] <= ADC_SEG_LED:segR.HEXR
HEX0[2] <= ADC_SEG_LED:segR.HEXR
HEX0[3] <= ADC_SEG_LED:segR.HEXR
HEX0[4] <= ADC_SEG_LED:segR.HEXR
HEX0[5] <= ADC_SEG_LED:segR.HEXR
HEX0[6] <= ADC_SEG_LED:segR.HEXR
HEX1[0] <= ADC_SEG_LED:segL.HEXR
HEX1[1] <= ADC_SEG_LED:segL.HEXR
HEX1[2] <= ADC_SEG_LED:segL.HEXR
HEX1[3] <= ADC_SEG_LED:segL.HEXR
HEX1[4] <= ADC_SEG_LED:segL.HEXR
HEX1[5] <= ADC_SEG_LED:segL.HEXR
HEX1[6] <= ADC_SEG_LED:segL.HEXR
AUDIO_BCLK <> <UNC>
AUDIO_DIN_MFP1 <= <GND>
AUDIO_GPIO_MFP5 <> <UNC>
AUDIO_MCLK <= <GND>
AUDIO_RESET_n <> <UNC>
AUDIO_SDA_MOSI <> <UNC>
AUDIO_WCLK <> <UNC>
DAC_DATA <> DAC16:dac1.DIN
DAC_SCLK <= DAC16:dac1.SCLK
DAC_SYNC_n <= DAC16:dac1.SYNC
GPIO[0] <= <GND>
GPIO[1] <= <GND>
GPIO[2] <= <GND>
GPIO[3] <= <GND>
GPIO[4] <= <GND>
GPIO[5] <= <GND>
GPIO[6] <= <GND>
GPIO[7] <= <GND>


|adc_mic_lcd|clock_buff:buff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|clock_buff:buff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|clock_buff:buff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|altclk:clockyclock
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|adc_mic_lcd|altclk:clockyclock|altpll:altpll_component
inclk[0] => altclk_altpll1:auto_generated.inclk[0]
inclk[1] => altclk_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|adc_mic_lcd|altclk:clockyclock|altpll:altpll_component|altclk_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|adc_mic_lcd|multi_clk_div:div
octave[0] => Equal0.IN2
octave[0] => Equal1.IN0
octave[0] => Equal2.IN2
octave[0] => Equal3.IN1
octave[0] => Equal4.IN2
octave[0] => Equal5.IN1
octave[0] => Equal6.IN2
octave[1] => Equal0.IN1
octave[1] => Equal1.IN2
octave[1] => Equal2.IN0
octave[1] => Equal3.IN0
octave[1] => Equal4.IN1
octave[1] => Equal5.IN2
octave[1] => Equal6.IN1
octave[2] => Equal0.IN0
octave[2] => Equal1.IN1
octave[2] => Equal2.IN1
octave[2] => Equal3.IN2
octave[2] => Equal4.IN0
octave[2] => Equal5.IN0
octave[2] => Equal6.IN0
reset => divoutputwire.OUTPUTSELECT
clk => divoutputwire.DATAB
clk => time_base_counter0.CLK
divoutput <= clock_buff:uvar.outclk
div2 <= clock_buff:u0.outclk
div4 <= clock_buff:u1.outclk
div8 <= clock_buff:u2.outclk
div16 <= clock_buff:u3.outclk
div32 <= clock_buff:u4.outclk
div64 <= clock_buff:u5.outclk
div128 <= clock_buff:u6.outclk
div256 <= clock_buff:u7.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u0
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u0|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u0|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|multi_clk_div:div|clock_buff:u1
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u1|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u1|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|multi_clk_div:div|clock_buff:u2
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u2|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u2|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|multi_clk_div:div|clock_buff:u3
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u3|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u3|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|multi_clk_div:div|clock_buff:u4
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u4|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u4|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|multi_clk_div:div|clock_buff:u5
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u5|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u5|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|multi_clk_div:div|clock_buff:u6
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u6|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u6|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|multi_clk_div:div|clock_buff:u7
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u7|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:u7|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|multi_clk_div:div|clock_buff:uvar
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:uvar|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|multi_clk_div:div|clock_buff:uvar|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|KP_main:string3
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN16
dnoise[1] => Mult0.IN15
dnoise[2] => Mult0.IN14
dnoise[3] => Mult0.IN13
dnoise[4] => Mult0.IN12
dnoise[5] => Mult0.IN11
dnoise[6] => Mult0.IN10
dnoise[7] => Mult0.IN9
dnoise[8] => Mult0.IN8
dnoise[9] => Mult0.IN7
dnoise[10] => Mult0.IN6
dnoise[11] => Mult0.IN5
dnoise[12] => Mult0.IN4
dnoise[13] => Mult0.IN3
dnoise[14] => Mult0.IN2
dnoise[15] => Mult0.IN1
decay[0] => Mult1.IN12
decay[1] => Mult1.IN11
decay[2] => Mult1.IN10
decay[3] => Mult1.IN9
decay[4] => Mult1.IN8
decay[5] => Mult1.IN7
decay[6] => Mult1.IN6
decay[7] => Mult1.IN5
decay[8] => Mult1.IN4
decay[9] => Mult1.IN3
decay[10] => Mult1.IN2
decay[11] => Mult1.IN1
velocity[0] => Mult0.IN23
velocity[1] => Mult0.IN22
velocity[2] => Mult0.IN21
velocity[3] => Mult0.IN20
velocity[4] => Mult0.IN19
velocity[5] => Mult0.IN18
velocity[6] => Mult0.IN17
delay_length[0] => LessThan0.IN11
delay_length[0] => LessThan1.IN11
delay_length[1] => LessThan0.IN10
delay_length[1] => LessThan1.IN10
delay_length[2] => LessThan0.IN9
delay_length[2] => LessThan1.IN9
delay_length[3] => LessThan0.IN8
delay_length[3] => LessThan1.IN8
delay_length[4] => LessThan0.IN7
delay_length[4] => LessThan1.IN7
delay_length[5] => LessThan0.IN6
delay_length[5] => LessThan1.IN6
delay_length[6] => LessThan0.IN5
delay_length[6] => LessThan1.IN5
delay_length[7] => LessThan0.IN4
delay_length[7] => LessThan1.IN4
delay_length[8] => LessThan0.IN3
delay_length[8] => LessThan1.IN3
delay_length[9] => LessThan0.IN2
delay_length[9] => LessThan1.IN2
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
loops[0] => ~NO_FANOUT~
loops[1] => ~NO_FANOUT~
loops[2] => ~NO_FANOUT~
qout[0] <= newfilter:filt0.q
qout[1] <= newfilter:filt0.q
qout[2] <= newfilter:filt0.q
qout[3] <= newfilter:filt0.q
qout[4] <= newfilter:filt0.q
qout[5] <= newfilter:filt0.q
qout[6] <= newfilter:filt0.q
qout[7] <= newfilter:filt0.q
qout[8] <= newfilter:filt0.q
qout[9] <= newfilter:filt0.q
qout[10] <= newfilter:filt0.q
qout[11] <= newfilter:filt0.q
qout[12] <= newfilter:filt0.q
qout[13] <= newfilter:filt0.q
qout[14] <= newfilter:filt0.q
qout[15] <= newfilter:filt0.q
qout[16] <= newfilter:filt0.q
qout[17] <= newfilter:filt0.q
qout[18] <= newfilter:filt0.q
qout[19] <= newfilter:filt0.q
qout[20] <= newfilter:filt0.q
qout[21] <= newfilter:filt0.q
qout[22] <= newfilter:filt0.q
qout[23] <= newfilter:filt0.q


|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_96r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_96r1:auto_generated.rden_b
data_a[0] => altsyncram_96r1:auto_generated.data_a[0]
data_a[1] => altsyncram_96r1:auto_generated.data_a[1]
data_a[2] => altsyncram_96r1:auto_generated.data_a[2]
data_a[3] => altsyncram_96r1:auto_generated.data_a[3]
data_a[4] => altsyncram_96r1:auto_generated.data_a[4]
data_a[5] => altsyncram_96r1:auto_generated.data_a[5]
data_a[6] => altsyncram_96r1:auto_generated.data_a[6]
data_a[7] => altsyncram_96r1:auto_generated.data_a[7]
data_a[8] => altsyncram_96r1:auto_generated.data_a[8]
data_a[9] => altsyncram_96r1:auto_generated.data_a[9]
data_a[10] => altsyncram_96r1:auto_generated.data_a[10]
data_a[11] => altsyncram_96r1:auto_generated.data_a[11]
data_a[12] => altsyncram_96r1:auto_generated.data_a[12]
data_a[13] => altsyncram_96r1:auto_generated.data_a[13]
data_a[14] => altsyncram_96r1:auto_generated.data_a[14]
data_a[15] => altsyncram_96r1:auto_generated.data_a[15]
data_a[16] => altsyncram_96r1:auto_generated.data_a[16]
data_a[17] => altsyncram_96r1:auto_generated.data_a[17]
data_a[18] => altsyncram_96r1:auto_generated.data_a[18]
data_a[19] => altsyncram_96r1:auto_generated.data_a[19]
data_a[20] => altsyncram_96r1:auto_generated.data_a[20]
data_a[21] => altsyncram_96r1:auto_generated.data_a[21]
data_a[22] => altsyncram_96r1:auto_generated.data_a[22]
data_a[23] => altsyncram_96r1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_96r1:auto_generated.address_a[0]
address_a[1] => altsyncram_96r1:auto_generated.address_a[1]
address_a[2] => altsyncram_96r1:auto_generated.address_a[2]
address_a[3] => altsyncram_96r1:auto_generated.address_a[3]
address_a[4] => altsyncram_96r1:auto_generated.address_a[4]
address_a[5] => altsyncram_96r1:auto_generated.address_a[5]
address_a[6] => altsyncram_96r1:auto_generated.address_a[6]
address_a[7] => altsyncram_96r1:auto_generated.address_a[7]
address_a[8] => altsyncram_96r1:auto_generated.address_a[8]
address_a[9] => altsyncram_96r1:auto_generated.address_a[9]
address_b[0] => altsyncram_96r1:auto_generated.address_b[0]
address_b[1] => altsyncram_96r1:auto_generated.address_b[1]
address_b[2] => altsyncram_96r1:auto_generated.address_b[2]
address_b[3] => altsyncram_96r1:auto_generated.address_b[3]
address_b[4] => altsyncram_96r1:auto_generated.address_b[4]
address_b[5] => altsyncram_96r1:auto_generated.address_b[5]
address_b[6] => altsyncram_96r1:auto_generated.address_b[6]
address_b[7] => altsyncram_96r1:auto_generated.address_b[7]
address_b[8] => altsyncram_96r1:auto_generated.address_b[8]
address_b[9] => altsyncram_96r1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96r1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_96r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_96r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_96r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_96r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_96r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_96r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_96r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_96r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_96r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_96r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_96r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_96r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_96r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_96r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_96r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_96r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_96r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_96r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_96r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_96r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_96r1:auto_generated.q_b[20]
q_b[21] <= altsyncram_96r1:auto_generated.q_b[21]
q_b[22] <= altsyncram_96r1:auto_generated.q_b[22]
q_b[23] <= altsyncram_96r1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|adc_mic_lcd|KP_main:string3|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|adc_mic_lcd|KP_main:string3|newfilter:filt0
filt_sel[0] => Mux0.IN10
filt_sel[0] => Mux1.IN10
filt_sel[0] => Mux2.IN10
filt_sel[0] => Mux3.IN10
filt_sel[0] => Mux4.IN10
filt_sel[0] => Mux5.IN10
filt_sel[0] => Mux6.IN10
filt_sel[0] => Mux7.IN10
filt_sel[0] => Mux8.IN10
filt_sel[0] => Mux9.IN10
filt_sel[0] => Mux10.IN10
filt_sel[0] => Mux11.IN10
filt_sel[0] => Mux12.IN10
filt_sel[0] => Mux13.IN10
filt_sel[0] => Mux14.IN10
filt_sel[0] => Mux15.IN10
filt_sel[0] => Mux16.IN10
filt_sel[0] => Mux17.IN10
filt_sel[0] => Mux18.IN10
filt_sel[0] => Mux19.IN10
filt_sel[0] => Mux20.IN10
filt_sel[0] => Mux21.IN10
filt_sel[0] => Mux22.IN10
filt_sel[0] => Mux23.IN10
filt_sel[1] => Mux0.IN9
filt_sel[1] => Mux1.IN9
filt_sel[1] => Mux2.IN9
filt_sel[1] => Mux3.IN9
filt_sel[1] => Mux4.IN9
filt_sel[1] => Mux5.IN9
filt_sel[1] => Mux6.IN9
filt_sel[1] => Mux7.IN9
filt_sel[1] => Mux8.IN9
filt_sel[1] => Mux9.IN9
filt_sel[1] => Mux10.IN9
filt_sel[1] => Mux11.IN9
filt_sel[1] => Mux12.IN9
filt_sel[1] => Mux13.IN9
filt_sel[1] => Mux14.IN9
filt_sel[1] => Mux15.IN9
filt_sel[1] => Mux16.IN9
filt_sel[1] => Mux17.IN9
filt_sel[1] => Mux18.IN9
filt_sel[1] => Mux19.IN9
filt_sel[1] => Mux20.IN9
filt_sel[1] => Mux21.IN9
filt_sel[1] => Mux22.IN9
filt_sel[1] => Mux23.IN9
filt_sel[2] => Mux0.IN8
filt_sel[2] => Mux1.IN8
filt_sel[2] => Mux2.IN8
filt_sel[2] => Mux3.IN8
filt_sel[2] => Mux4.IN8
filt_sel[2] => Mux5.IN8
filt_sel[2] => Mux6.IN8
filt_sel[2] => Mux7.IN8
filt_sel[2] => Mux8.IN8
filt_sel[2] => Mux9.IN8
filt_sel[2] => Mux10.IN8
filt_sel[2] => Mux11.IN8
filt_sel[2] => Mux12.IN8
filt_sel[2] => Mux13.IN8
filt_sel[2] => Mux14.IN8
filt_sel[2] => Mux15.IN8
filt_sel[2] => Mux16.IN8
filt_sel[2] => Mux17.IN8
filt_sel[2] => Mux18.IN8
filt_sel[2] => Mux19.IN8
filt_sel[2] => Mux20.IN8
filt_sel[2] => Mux21.IN8
filt_sel[2] => Mux22.IN8
filt_sel[2] => Mux23.IN8
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][1].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][2].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][2].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][2].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][2].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][2].CLK
clk => del[7][3].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][2].CLK
clk => del[8][3].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][2].CLK
clk => del[9][3].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][2].CLK
clk => del[10][3].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][2].CLK
clk => del[11][3].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][2].CLK
clk => del[12][3].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][2].CLK
clk => del[13][3].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][2].CLK
clk => del[14][3].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
clk => del[15][2].CLK
clk => del[15][3].CLK
clk => del[15][4].CLK
clk => del[15][5].CLK
clk => del[15][6].CLK
clk => del[15][7].CLK
clk => del[15][8].CLK
clk => del[15][9].CLK
clk => del[15][10].CLK
clk => del[15][11].CLK
clk => del[15][12].CLK
clk => del[15][13].CLK
clk => del[15][14].CLK
clk => del[15][15].CLK
clk => del[15][16].CLK
clk => del[15][17].CLK
clk => del[15][18].CLK
clk => del[15][19].CLK
clk => del[15][20].CLK
clk => del[15][21].CLK
clk => del[15][22].CLK
clk => del[15][23].CLK
d[0] => ~NO_FANOUT~
d[1] => del.DATAA
d[2] => del.DATAA
d[3] => del.DATAA
d[4] => del.DATAA
d[5] => del.DATAA
d[6] => del.DATAA
d[7] => del.DATAA
d[8] => del.DATAA
d[9] => del.DATAA
d[10] => del.DATAA
d[11] => del.DATAA
d[12] => del.DATAA
d[13] => del.DATAA
d[14] => del.DATAA
d[15] => del.DATAA
d[16] => del.DATAA
d[17] => del.DATAA
d[18] => del.DATAA
d[19] => del.DATAA
d[20] => del.DATAA
d[21] => del.DATAA
d[22] => del.DATAA
d[23] => del.DATAA
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|KP_main:string3|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|KP_main:string3|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|KP_main:string3|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|KP_main:string4
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN16
dnoise[1] => Mult0.IN15
dnoise[2] => Mult0.IN14
dnoise[3] => Mult0.IN13
dnoise[4] => Mult0.IN12
dnoise[5] => Mult0.IN11
dnoise[6] => Mult0.IN10
dnoise[7] => Mult0.IN9
dnoise[8] => Mult0.IN8
dnoise[9] => Mult0.IN7
dnoise[10] => Mult0.IN6
dnoise[11] => Mult0.IN5
dnoise[12] => Mult0.IN4
dnoise[13] => Mult0.IN3
dnoise[14] => Mult0.IN2
dnoise[15] => Mult0.IN1
decay[0] => Mult1.IN12
decay[1] => Mult1.IN11
decay[2] => Mult1.IN10
decay[3] => Mult1.IN9
decay[4] => Mult1.IN8
decay[5] => Mult1.IN7
decay[6] => Mult1.IN6
decay[7] => Mult1.IN5
decay[8] => Mult1.IN4
decay[9] => Mult1.IN3
decay[10] => Mult1.IN2
decay[11] => Mult1.IN1
velocity[0] => Mult0.IN23
velocity[1] => Mult0.IN22
velocity[2] => Mult0.IN21
velocity[3] => Mult0.IN20
velocity[4] => Mult0.IN19
velocity[5] => Mult0.IN18
velocity[6] => Mult0.IN17
delay_length[0] => LessThan0.IN11
delay_length[0] => LessThan1.IN11
delay_length[1] => LessThan0.IN10
delay_length[1] => LessThan1.IN10
delay_length[2] => LessThan0.IN9
delay_length[2] => LessThan1.IN9
delay_length[3] => LessThan0.IN8
delay_length[3] => LessThan1.IN8
delay_length[4] => LessThan0.IN7
delay_length[4] => LessThan1.IN7
delay_length[5] => LessThan0.IN6
delay_length[5] => LessThan1.IN6
delay_length[6] => LessThan0.IN5
delay_length[6] => LessThan1.IN5
delay_length[7] => LessThan0.IN4
delay_length[7] => LessThan1.IN4
delay_length[8] => LessThan0.IN3
delay_length[8] => LessThan1.IN3
delay_length[9] => LessThan0.IN2
delay_length[9] => LessThan1.IN2
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
loops[0] => ~NO_FANOUT~
loops[1] => ~NO_FANOUT~
loops[2] => ~NO_FANOUT~
qout[0] <= newfilter:filt0.q
qout[1] <= newfilter:filt0.q
qout[2] <= newfilter:filt0.q
qout[3] <= newfilter:filt0.q
qout[4] <= newfilter:filt0.q
qout[5] <= newfilter:filt0.q
qout[6] <= newfilter:filt0.q
qout[7] <= newfilter:filt0.q
qout[8] <= newfilter:filt0.q
qout[9] <= newfilter:filt0.q
qout[10] <= newfilter:filt0.q
qout[11] <= newfilter:filt0.q
qout[12] <= newfilter:filt0.q
qout[13] <= newfilter:filt0.q
qout[14] <= newfilter:filt0.q
qout[15] <= newfilter:filt0.q
qout[16] <= newfilter:filt0.q
qout[17] <= newfilter:filt0.q
qout[18] <= newfilter:filt0.q
qout[19] <= newfilter:filt0.q
qout[20] <= newfilter:filt0.q
qout[21] <= newfilter:filt0.q
qout[22] <= newfilter:filt0.q
qout[23] <= newfilter:filt0.q


|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_96r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_96r1:auto_generated.rden_b
data_a[0] => altsyncram_96r1:auto_generated.data_a[0]
data_a[1] => altsyncram_96r1:auto_generated.data_a[1]
data_a[2] => altsyncram_96r1:auto_generated.data_a[2]
data_a[3] => altsyncram_96r1:auto_generated.data_a[3]
data_a[4] => altsyncram_96r1:auto_generated.data_a[4]
data_a[5] => altsyncram_96r1:auto_generated.data_a[5]
data_a[6] => altsyncram_96r1:auto_generated.data_a[6]
data_a[7] => altsyncram_96r1:auto_generated.data_a[7]
data_a[8] => altsyncram_96r1:auto_generated.data_a[8]
data_a[9] => altsyncram_96r1:auto_generated.data_a[9]
data_a[10] => altsyncram_96r1:auto_generated.data_a[10]
data_a[11] => altsyncram_96r1:auto_generated.data_a[11]
data_a[12] => altsyncram_96r1:auto_generated.data_a[12]
data_a[13] => altsyncram_96r1:auto_generated.data_a[13]
data_a[14] => altsyncram_96r1:auto_generated.data_a[14]
data_a[15] => altsyncram_96r1:auto_generated.data_a[15]
data_a[16] => altsyncram_96r1:auto_generated.data_a[16]
data_a[17] => altsyncram_96r1:auto_generated.data_a[17]
data_a[18] => altsyncram_96r1:auto_generated.data_a[18]
data_a[19] => altsyncram_96r1:auto_generated.data_a[19]
data_a[20] => altsyncram_96r1:auto_generated.data_a[20]
data_a[21] => altsyncram_96r1:auto_generated.data_a[21]
data_a[22] => altsyncram_96r1:auto_generated.data_a[22]
data_a[23] => altsyncram_96r1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_96r1:auto_generated.address_a[0]
address_a[1] => altsyncram_96r1:auto_generated.address_a[1]
address_a[2] => altsyncram_96r1:auto_generated.address_a[2]
address_a[3] => altsyncram_96r1:auto_generated.address_a[3]
address_a[4] => altsyncram_96r1:auto_generated.address_a[4]
address_a[5] => altsyncram_96r1:auto_generated.address_a[5]
address_a[6] => altsyncram_96r1:auto_generated.address_a[6]
address_a[7] => altsyncram_96r1:auto_generated.address_a[7]
address_a[8] => altsyncram_96r1:auto_generated.address_a[8]
address_a[9] => altsyncram_96r1:auto_generated.address_a[9]
address_b[0] => altsyncram_96r1:auto_generated.address_b[0]
address_b[1] => altsyncram_96r1:auto_generated.address_b[1]
address_b[2] => altsyncram_96r1:auto_generated.address_b[2]
address_b[3] => altsyncram_96r1:auto_generated.address_b[3]
address_b[4] => altsyncram_96r1:auto_generated.address_b[4]
address_b[5] => altsyncram_96r1:auto_generated.address_b[5]
address_b[6] => altsyncram_96r1:auto_generated.address_b[6]
address_b[7] => altsyncram_96r1:auto_generated.address_b[7]
address_b[8] => altsyncram_96r1:auto_generated.address_b[8]
address_b[9] => altsyncram_96r1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96r1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_96r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_96r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_96r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_96r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_96r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_96r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_96r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_96r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_96r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_96r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_96r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_96r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_96r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_96r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_96r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_96r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_96r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_96r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_96r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_96r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_96r1:auto_generated.q_b[20]
q_b[21] <= altsyncram_96r1:auto_generated.q_b[21]
q_b[22] <= altsyncram_96r1:auto_generated.q_b[22]
q_b[23] <= altsyncram_96r1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|adc_mic_lcd|KP_main:string4|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|adc_mic_lcd|KP_main:string4|newfilter:filt0
filt_sel[0] => Mux0.IN10
filt_sel[0] => Mux1.IN10
filt_sel[0] => Mux2.IN10
filt_sel[0] => Mux3.IN10
filt_sel[0] => Mux4.IN10
filt_sel[0] => Mux5.IN10
filt_sel[0] => Mux6.IN10
filt_sel[0] => Mux7.IN10
filt_sel[0] => Mux8.IN10
filt_sel[0] => Mux9.IN10
filt_sel[0] => Mux10.IN10
filt_sel[0] => Mux11.IN10
filt_sel[0] => Mux12.IN10
filt_sel[0] => Mux13.IN10
filt_sel[0] => Mux14.IN10
filt_sel[0] => Mux15.IN10
filt_sel[0] => Mux16.IN10
filt_sel[0] => Mux17.IN10
filt_sel[0] => Mux18.IN10
filt_sel[0] => Mux19.IN10
filt_sel[0] => Mux20.IN10
filt_sel[0] => Mux21.IN10
filt_sel[0] => Mux22.IN10
filt_sel[0] => Mux23.IN10
filt_sel[1] => Mux0.IN9
filt_sel[1] => Mux1.IN9
filt_sel[1] => Mux2.IN9
filt_sel[1] => Mux3.IN9
filt_sel[1] => Mux4.IN9
filt_sel[1] => Mux5.IN9
filt_sel[1] => Mux6.IN9
filt_sel[1] => Mux7.IN9
filt_sel[1] => Mux8.IN9
filt_sel[1] => Mux9.IN9
filt_sel[1] => Mux10.IN9
filt_sel[1] => Mux11.IN9
filt_sel[1] => Mux12.IN9
filt_sel[1] => Mux13.IN9
filt_sel[1] => Mux14.IN9
filt_sel[1] => Mux15.IN9
filt_sel[1] => Mux16.IN9
filt_sel[1] => Mux17.IN9
filt_sel[1] => Mux18.IN9
filt_sel[1] => Mux19.IN9
filt_sel[1] => Mux20.IN9
filt_sel[1] => Mux21.IN9
filt_sel[1] => Mux22.IN9
filt_sel[1] => Mux23.IN9
filt_sel[2] => Mux0.IN8
filt_sel[2] => Mux1.IN8
filt_sel[2] => Mux2.IN8
filt_sel[2] => Mux3.IN8
filt_sel[2] => Mux4.IN8
filt_sel[2] => Mux5.IN8
filt_sel[2] => Mux6.IN8
filt_sel[2] => Mux7.IN8
filt_sel[2] => Mux8.IN8
filt_sel[2] => Mux9.IN8
filt_sel[2] => Mux10.IN8
filt_sel[2] => Mux11.IN8
filt_sel[2] => Mux12.IN8
filt_sel[2] => Mux13.IN8
filt_sel[2] => Mux14.IN8
filt_sel[2] => Mux15.IN8
filt_sel[2] => Mux16.IN8
filt_sel[2] => Mux17.IN8
filt_sel[2] => Mux18.IN8
filt_sel[2] => Mux19.IN8
filt_sel[2] => Mux20.IN8
filt_sel[2] => Mux21.IN8
filt_sel[2] => Mux22.IN8
filt_sel[2] => Mux23.IN8
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][1].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][2].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][2].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][2].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][2].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][2].CLK
clk => del[7][3].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][2].CLK
clk => del[8][3].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][2].CLK
clk => del[9][3].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][2].CLK
clk => del[10][3].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][2].CLK
clk => del[11][3].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][2].CLK
clk => del[12][3].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][2].CLK
clk => del[13][3].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][2].CLK
clk => del[14][3].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
clk => del[15][2].CLK
clk => del[15][3].CLK
clk => del[15][4].CLK
clk => del[15][5].CLK
clk => del[15][6].CLK
clk => del[15][7].CLK
clk => del[15][8].CLK
clk => del[15][9].CLK
clk => del[15][10].CLK
clk => del[15][11].CLK
clk => del[15][12].CLK
clk => del[15][13].CLK
clk => del[15][14].CLK
clk => del[15][15].CLK
clk => del[15][16].CLK
clk => del[15][17].CLK
clk => del[15][18].CLK
clk => del[15][19].CLK
clk => del[15][20].CLK
clk => del[15][21].CLK
clk => del[15][22].CLK
clk => del[15][23].CLK
d[0] => ~NO_FANOUT~
d[1] => del.DATAA
d[2] => del.DATAA
d[3] => del.DATAA
d[4] => del.DATAA
d[5] => del.DATAA
d[6] => del.DATAA
d[7] => del.DATAA
d[8] => del.DATAA
d[9] => del.DATAA
d[10] => del.DATAA
d[11] => del.DATAA
d[12] => del.DATAA
d[13] => del.DATAA
d[14] => del.DATAA
d[15] => del.DATAA
d[16] => del.DATAA
d[17] => del.DATAA
d[18] => del.DATAA
d[19] => del.DATAA
d[20] => del.DATAA
d[21] => del.DATAA
d[22] => del.DATAA
d[23] => del.DATAA
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|KP_main:string4|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|KP_main:string4|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|KP_main:string4|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|KP_main:string5
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN16
dnoise[1] => Mult0.IN15
dnoise[2] => Mult0.IN14
dnoise[3] => Mult0.IN13
dnoise[4] => Mult0.IN12
dnoise[5] => Mult0.IN11
dnoise[6] => Mult0.IN10
dnoise[7] => Mult0.IN9
dnoise[8] => Mult0.IN8
dnoise[9] => Mult0.IN7
dnoise[10] => Mult0.IN6
dnoise[11] => Mult0.IN5
dnoise[12] => Mult0.IN4
dnoise[13] => Mult0.IN3
dnoise[14] => Mult0.IN2
dnoise[15] => Mult0.IN1
decay[0] => Mult1.IN12
decay[1] => Mult1.IN11
decay[2] => Mult1.IN10
decay[3] => Mult1.IN9
decay[4] => Mult1.IN8
decay[5] => Mult1.IN7
decay[6] => Mult1.IN6
decay[7] => Mult1.IN5
decay[8] => Mult1.IN4
decay[9] => Mult1.IN3
decay[10] => Mult1.IN2
decay[11] => Mult1.IN1
velocity[0] => Mult0.IN23
velocity[1] => Mult0.IN22
velocity[2] => Mult0.IN21
velocity[3] => Mult0.IN20
velocity[4] => Mult0.IN19
velocity[5] => Mult0.IN18
velocity[6] => Mult0.IN17
delay_length[0] => LessThan0.IN11
delay_length[0] => LessThan1.IN11
delay_length[1] => LessThan0.IN10
delay_length[1] => LessThan1.IN10
delay_length[2] => LessThan0.IN9
delay_length[2] => LessThan1.IN9
delay_length[3] => LessThan0.IN8
delay_length[3] => LessThan1.IN8
delay_length[4] => LessThan0.IN7
delay_length[4] => LessThan1.IN7
delay_length[5] => LessThan0.IN6
delay_length[5] => LessThan1.IN6
delay_length[6] => LessThan0.IN5
delay_length[6] => LessThan1.IN5
delay_length[7] => LessThan0.IN4
delay_length[7] => LessThan1.IN4
delay_length[8] => LessThan0.IN3
delay_length[8] => LessThan1.IN3
delay_length[9] => LessThan0.IN2
delay_length[9] => LessThan1.IN2
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
loops[0] => ~NO_FANOUT~
loops[1] => ~NO_FANOUT~
loops[2] => ~NO_FANOUT~
qout[0] <= newfilter:filt0.q
qout[1] <= newfilter:filt0.q
qout[2] <= newfilter:filt0.q
qout[3] <= newfilter:filt0.q
qout[4] <= newfilter:filt0.q
qout[5] <= newfilter:filt0.q
qout[6] <= newfilter:filt0.q
qout[7] <= newfilter:filt0.q
qout[8] <= newfilter:filt0.q
qout[9] <= newfilter:filt0.q
qout[10] <= newfilter:filt0.q
qout[11] <= newfilter:filt0.q
qout[12] <= newfilter:filt0.q
qout[13] <= newfilter:filt0.q
qout[14] <= newfilter:filt0.q
qout[15] <= newfilter:filt0.q
qout[16] <= newfilter:filt0.q
qout[17] <= newfilter:filt0.q
qout[18] <= newfilter:filt0.q
qout[19] <= newfilter:filt0.q
qout[20] <= newfilter:filt0.q
qout[21] <= newfilter:filt0.q
qout[22] <= newfilter:filt0.q
qout[23] <= newfilter:filt0.q


|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_96r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_96r1:auto_generated.rden_b
data_a[0] => altsyncram_96r1:auto_generated.data_a[0]
data_a[1] => altsyncram_96r1:auto_generated.data_a[1]
data_a[2] => altsyncram_96r1:auto_generated.data_a[2]
data_a[3] => altsyncram_96r1:auto_generated.data_a[3]
data_a[4] => altsyncram_96r1:auto_generated.data_a[4]
data_a[5] => altsyncram_96r1:auto_generated.data_a[5]
data_a[6] => altsyncram_96r1:auto_generated.data_a[6]
data_a[7] => altsyncram_96r1:auto_generated.data_a[7]
data_a[8] => altsyncram_96r1:auto_generated.data_a[8]
data_a[9] => altsyncram_96r1:auto_generated.data_a[9]
data_a[10] => altsyncram_96r1:auto_generated.data_a[10]
data_a[11] => altsyncram_96r1:auto_generated.data_a[11]
data_a[12] => altsyncram_96r1:auto_generated.data_a[12]
data_a[13] => altsyncram_96r1:auto_generated.data_a[13]
data_a[14] => altsyncram_96r1:auto_generated.data_a[14]
data_a[15] => altsyncram_96r1:auto_generated.data_a[15]
data_a[16] => altsyncram_96r1:auto_generated.data_a[16]
data_a[17] => altsyncram_96r1:auto_generated.data_a[17]
data_a[18] => altsyncram_96r1:auto_generated.data_a[18]
data_a[19] => altsyncram_96r1:auto_generated.data_a[19]
data_a[20] => altsyncram_96r1:auto_generated.data_a[20]
data_a[21] => altsyncram_96r1:auto_generated.data_a[21]
data_a[22] => altsyncram_96r1:auto_generated.data_a[22]
data_a[23] => altsyncram_96r1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_96r1:auto_generated.address_a[0]
address_a[1] => altsyncram_96r1:auto_generated.address_a[1]
address_a[2] => altsyncram_96r1:auto_generated.address_a[2]
address_a[3] => altsyncram_96r1:auto_generated.address_a[3]
address_a[4] => altsyncram_96r1:auto_generated.address_a[4]
address_a[5] => altsyncram_96r1:auto_generated.address_a[5]
address_a[6] => altsyncram_96r1:auto_generated.address_a[6]
address_a[7] => altsyncram_96r1:auto_generated.address_a[7]
address_a[8] => altsyncram_96r1:auto_generated.address_a[8]
address_a[9] => altsyncram_96r1:auto_generated.address_a[9]
address_b[0] => altsyncram_96r1:auto_generated.address_b[0]
address_b[1] => altsyncram_96r1:auto_generated.address_b[1]
address_b[2] => altsyncram_96r1:auto_generated.address_b[2]
address_b[3] => altsyncram_96r1:auto_generated.address_b[3]
address_b[4] => altsyncram_96r1:auto_generated.address_b[4]
address_b[5] => altsyncram_96r1:auto_generated.address_b[5]
address_b[6] => altsyncram_96r1:auto_generated.address_b[6]
address_b[7] => altsyncram_96r1:auto_generated.address_b[7]
address_b[8] => altsyncram_96r1:auto_generated.address_b[8]
address_b[9] => altsyncram_96r1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96r1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_96r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_96r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_96r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_96r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_96r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_96r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_96r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_96r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_96r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_96r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_96r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_96r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_96r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_96r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_96r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_96r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_96r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_96r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_96r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_96r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_96r1:auto_generated.q_b[20]
q_b[21] <= altsyncram_96r1:auto_generated.q_b[21]
q_b[22] <= altsyncram_96r1:auto_generated.q_b[22]
q_b[23] <= altsyncram_96r1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|adc_mic_lcd|KP_main:string5|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|adc_mic_lcd|KP_main:string5|newfilter:filt0
filt_sel[0] => Mux0.IN10
filt_sel[0] => Mux1.IN10
filt_sel[0] => Mux2.IN10
filt_sel[0] => Mux3.IN10
filt_sel[0] => Mux4.IN10
filt_sel[0] => Mux5.IN10
filt_sel[0] => Mux6.IN10
filt_sel[0] => Mux7.IN10
filt_sel[0] => Mux8.IN10
filt_sel[0] => Mux9.IN10
filt_sel[0] => Mux10.IN10
filt_sel[0] => Mux11.IN10
filt_sel[0] => Mux12.IN10
filt_sel[0] => Mux13.IN10
filt_sel[0] => Mux14.IN10
filt_sel[0] => Mux15.IN10
filt_sel[0] => Mux16.IN10
filt_sel[0] => Mux17.IN10
filt_sel[0] => Mux18.IN10
filt_sel[0] => Mux19.IN10
filt_sel[0] => Mux20.IN10
filt_sel[0] => Mux21.IN10
filt_sel[0] => Mux22.IN10
filt_sel[0] => Mux23.IN10
filt_sel[1] => Mux0.IN9
filt_sel[1] => Mux1.IN9
filt_sel[1] => Mux2.IN9
filt_sel[1] => Mux3.IN9
filt_sel[1] => Mux4.IN9
filt_sel[1] => Mux5.IN9
filt_sel[1] => Mux6.IN9
filt_sel[1] => Mux7.IN9
filt_sel[1] => Mux8.IN9
filt_sel[1] => Mux9.IN9
filt_sel[1] => Mux10.IN9
filt_sel[1] => Mux11.IN9
filt_sel[1] => Mux12.IN9
filt_sel[1] => Mux13.IN9
filt_sel[1] => Mux14.IN9
filt_sel[1] => Mux15.IN9
filt_sel[1] => Mux16.IN9
filt_sel[1] => Mux17.IN9
filt_sel[1] => Mux18.IN9
filt_sel[1] => Mux19.IN9
filt_sel[1] => Mux20.IN9
filt_sel[1] => Mux21.IN9
filt_sel[1] => Mux22.IN9
filt_sel[1] => Mux23.IN9
filt_sel[2] => Mux0.IN8
filt_sel[2] => Mux1.IN8
filt_sel[2] => Mux2.IN8
filt_sel[2] => Mux3.IN8
filt_sel[2] => Mux4.IN8
filt_sel[2] => Mux5.IN8
filt_sel[2] => Mux6.IN8
filt_sel[2] => Mux7.IN8
filt_sel[2] => Mux8.IN8
filt_sel[2] => Mux9.IN8
filt_sel[2] => Mux10.IN8
filt_sel[2] => Mux11.IN8
filt_sel[2] => Mux12.IN8
filt_sel[2] => Mux13.IN8
filt_sel[2] => Mux14.IN8
filt_sel[2] => Mux15.IN8
filt_sel[2] => Mux16.IN8
filt_sel[2] => Mux17.IN8
filt_sel[2] => Mux18.IN8
filt_sel[2] => Mux19.IN8
filt_sel[2] => Mux20.IN8
filt_sel[2] => Mux21.IN8
filt_sel[2] => Mux22.IN8
filt_sel[2] => Mux23.IN8
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][1].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][2].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][2].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][2].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][2].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][2].CLK
clk => del[7][3].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][2].CLK
clk => del[8][3].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][2].CLK
clk => del[9][3].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][2].CLK
clk => del[10][3].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][2].CLK
clk => del[11][3].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][2].CLK
clk => del[12][3].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][2].CLK
clk => del[13][3].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][2].CLK
clk => del[14][3].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
clk => del[15][2].CLK
clk => del[15][3].CLK
clk => del[15][4].CLK
clk => del[15][5].CLK
clk => del[15][6].CLK
clk => del[15][7].CLK
clk => del[15][8].CLK
clk => del[15][9].CLK
clk => del[15][10].CLK
clk => del[15][11].CLK
clk => del[15][12].CLK
clk => del[15][13].CLK
clk => del[15][14].CLK
clk => del[15][15].CLK
clk => del[15][16].CLK
clk => del[15][17].CLK
clk => del[15][18].CLK
clk => del[15][19].CLK
clk => del[15][20].CLK
clk => del[15][21].CLK
clk => del[15][22].CLK
clk => del[15][23].CLK
d[0] => ~NO_FANOUT~
d[1] => del.DATAA
d[2] => del.DATAA
d[3] => del.DATAA
d[4] => del.DATAA
d[5] => del.DATAA
d[6] => del.DATAA
d[7] => del.DATAA
d[8] => del.DATAA
d[9] => del.DATAA
d[10] => del.DATAA
d[11] => del.DATAA
d[12] => del.DATAA
d[13] => del.DATAA
d[14] => del.DATAA
d[15] => del.DATAA
d[16] => del.DATAA
d[17] => del.DATAA
d[18] => del.DATAA
d[19] => del.DATAA
d[20] => del.DATAA
d[21] => del.DATAA
d[22] => del.DATAA
d[23] => del.DATAA
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|KP_main:string5|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|KP_main:string5|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|KP_main:string5|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|KP_main:string6
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN16
dnoise[1] => Mult0.IN15
dnoise[2] => Mult0.IN14
dnoise[3] => Mult0.IN13
dnoise[4] => Mult0.IN12
dnoise[5] => Mult0.IN11
dnoise[6] => Mult0.IN10
dnoise[7] => Mult0.IN9
dnoise[8] => Mult0.IN8
dnoise[9] => Mult0.IN7
dnoise[10] => Mult0.IN6
dnoise[11] => Mult0.IN5
dnoise[12] => Mult0.IN4
dnoise[13] => Mult0.IN3
dnoise[14] => Mult0.IN2
dnoise[15] => Mult0.IN1
decay[0] => Mult1.IN12
decay[1] => Mult1.IN11
decay[2] => Mult1.IN10
decay[3] => Mult1.IN9
decay[4] => Mult1.IN8
decay[5] => Mult1.IN7
decay[6] => Mult1.IN6
decay[7] => Mult1.IN5
decay[8] => Mult1.IN4
decay[9] => Mult1.IN3
decay[10] => Mult1.IN2
decay[11] => Mult1.IN1
velocity[0] => Mult0.IN23
velocity[1] => Mult0.IN22
velocity[2] => Mult0.IN21
velocity[3] => Mult0.IN20
velocity[4] => Mult0.IN19
velocity[5] => Mult0.IN18
velocity[6] => Mult0.IN17
delay_length[0] => LessThan0.IN11
delay_length[0] => LessThan1.IN11
delay_length[1] => LessThan0.IN10
delay_length[1] => LessThan1.IN10
delay_length[2] => LessThan0.IN9
delay_length[2] => LessThan1.IN9
delay_length[3] => LessThan0.IN8
delay_length[3] => LessThan1.IN8
delay_length[4] => LessThan0.IN7
delay_length[4] => LessThan1.IN7
delay_length[5] => LessThan0.IN6
delay_length[5] => LessThan1.IN6
delay_length[6] => LessThan0.IN5
delay_length[6] => LessThan1.IN5
delay_length[7] => LessThan0.IN4
delay_length[7] => LessThan1.IN4
delay_length[8] => LessThan0.IN3
delay_length[8] => LessThan1.IN3
delay_length[9] => LessThan0.IN2
delay_length[9] => LessThan1.IN2
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
loops[0] => ~NO_FANOUT~
loops[1] => ~NO_FANOUT~
loops[2] => ~NO_FANOUT~
qout[0] <= newfilter:filt0.q
qout[1] <= newfilter:filt0.q
qout[2] <= newfilter:filt0.q
qout[3] <= newfilter:filt0.q
qout[4] <= newfilter:filt0.q
qout[5] <= newfilter:filt0.q
qout[6] <= newfilter:filt0.q
qout[7] <= newfilter:filt0.q
qout[8] <= newfilter:filt0.q
qout[9] <= newfilter:filt0.q
qout[10] <= newfilter:filt0.q
qout[11] <= newfilter:filt0.q
qout[12] <= newfilter:filt0.q
qout[13] <= newfilter:filt0.q
qout[14] <= newfilter:filt0.q
qout[15] <= newfilter:filt0.q
qout[16] <= newfilter:filt0.q
qout[17] <= newfilter:filt0.q
qout[18] <= newfilter:filt0.q
qout[19] <= newfilter:filt0.q
qout[20] <= newfilter:filt0.q
qout[21] <= newfilter:filt0.q
qout[22] <= newfilter:filt0.q
qout[23] <= newfilter:filt0.q


|adc_mic_lcd|KP_main:string6|ram_4096_32bit:shift_reg_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|adc_mic_lcd|KP_main:string6|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_96r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_96r1:auto_generated.rden_b
data_a[0] => altsyncram_96r1:auto_generated.data_a[0]
data_a[1] => altsyncram_96r1:auto_generated.data_a[1]
data_a[2] => altsyncram_96r1:auto_generated.data_a[2]
data_a[3] => altsyncram_96r1:auto_generated.data_a[3]
data_a[4] => altsyncram_96r1:auto_generated.data_a[4]
data_a[5] => altsyncram_96r1:auto_generated.data_a[5]
data_a[6] => altsyncram_96r1:auto_generated.data_a[6]
data_a[7] => altsyncram_96r1:auto_generated.data_a[7]
data_a[8] => altsyncram_96r1:auto_generated.data_a[8]
data_a[9] => altsyncram_96r1:auto_generated.data_a[9]
data_a[10] => altsyncram_96r1:auto_generated.data_a[10]
data_a[11] => altsyncram_96r1:auto_generated.data_a[11]
data_a[12] => altsyncram_96r1:auto_generated.data_a[12]
data_a[13] => altsyncram_96r1:auto_generated.data_a[13]
data_a[14] => altsyncram_96r1:auto_generated.data_a[14]
data_a[15] => altsyncram_96r1:auto_generated.data_a[15]
data_a[16] => altsyncram_96r1:auto_generated.data_a[16]
data_a[17] => altsyncram_96r1:auto_generated.data_a[17]
data_a[18] => altsyncram_96r1:auto_generated.data_a[18]
data_a[19] => altsyncram_96r1:auto_generated.data_a[19]
data_a[20] => altsyncram_96r1:auto_generated.data_a[20]
data_a[21] => altsyncram_96r1:auto_generated.data_a[21]
data_a[22] => altsyncram_96r1:auto_generated.data_a[22]
data_a[23] => altsyncram_96r1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_96r1:auto_generated.address_a[0]
address_a[1] => altsyncram_96r1:auto_generated.address_a[1]
address_a[2] => altsyncram_96r1:auto_generated.address_a[2]
address_a[3] => altsyncram_96r1:auto_generated.address_a[3]
address_a[4] => altsyncram_96r1:auto_generated.address_a[4]
address_a[5] => altsyncram_96r1:auto_generated.address_a[5]
address_a[6] => altsyncram_96r1:auto_generated.address_a[6]
address_a[7] => altsyncram_96r1:auto_generated.address_a[7]
address_a[8] => altsyncram_96r1:auto_generated.address_a[8]
address_a[9] => altsyncram_96r1:auto_generated.address_a[9]
address_b[0] => altsyncram_96r1:auto_generated.address_b[0]
address_b[1] => altsyncram_96r1:auto_generated.address_b[1]
address_b[2] => altsyncram_96r1:auto_generated.address_b[2]
address_b[3] => altsyncram_96r1:auto_generated.address_b[3]
address_b[4] => altsyncram_96r1:auto_generated.address_b[4]
address_b[5] => altsyncram_96r1:auto_generated.address_b[5]
address_b[6] => altsyncram_96r1:auto_generated.address_b[6]
address_b[7] => altsyncram_96r1:auto_generated.address_b[7]
address_b[8] => altsyncram_96r1:auto_generated.address_b[8]
address_b[9] => altsyncram_96r1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96r1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_96r1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_96r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_96r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_96r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_96r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_96r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_96r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_96r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_96r1:auto_generated.q_b[7]
q_b[8] <= altsyncram_96r1:auto_generated.q_b[8]
q_b[9] <= altsyncram_96r1:auto_generated.q_b[9]
q_b[10] <= altsyncram_96r1:auto_generated.q_b[10]
q_b[11] <= altsyncram_96r1:auto_generated.q_b[11]
q_b[12] <= altsyncram_96r1:auto_generated.q_b[12]
q_b[13] <= altsyncram_96r1:auto_generated.q_b[13]
q_b[14] <= altsyncram_96r1:auto_generated.q_b[14]
q_b[15] <= altsyncram_96r1:auto_generated.q_b[15]
q_b[16] <= altsyncram_96r1:auto_generated.q_b[16]
q_b[17] <= altsyncram_96r1:auto_generated.q_b[17]
q_b[18] <= altsyncram_96r1:auto_generated.q_b[18]
q_b[19] <= altsyncram_96r1:auto_generated.q_b[19]
q_b[20] <= altsyncram_96r1:auto_generated.q_b[20]
q_b[21] <= altsyncram_96r1:auto_generated.q_b[21]
q_b[22] <= altsyncram_96r1:auto_generated.q_b[22]
q_b[23] <= altsyncram_96r1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|adc_mic_lcd|KP_main:string6|ram_4096_32bit:shift_reg_ram|altsyncram:altsyncram_component|altsyncram_96r1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|adc_mic_lcd|KP_main:string6|newfilter:filt0
filt_sel[0] => Mux0.IN10
filt_sel[0] => Mux1.IN10
filt_sel[0] => Mux2.IN10
filt_sel[0] => Mux3.IN10
filt_sel[0] => Mux4.IN10
filt_sel[0] => Mux5.IN10
filt_sel[0] => Mux6.IN10
filt_sel[0] => Mux7.IN10
filt_sel[0] => Mux8.IN10
filt_sel[0] => Mux9.IN10
filt_sel[0] => Mux10.IN10
filt_sel[0] => Mux11.IN10
filt_sel[0] => Mux12.IN10
filt_sel[0] => Mux13.IN10
filt_sel[0] => Mux14.IN10
filt_sel[0] => Mux15.IN10
filt_sel[0] => Mux16.IN10
filt_sel[0] => Mux17.IN10
filt_sel[0] => Mux18.IN10
filt_sel[0] => Mux19.IN10
filt_sel[0] => Mux20.IN10
filt_sel[0] => Mux21.IN10
filt_sel[0] => Mux22.IN10
filt_sel[0] => Mux23.IN10
filt_sel[1] => Mux0.IN9
filt_sel[1] => Mux1.IN9
filt_sel[1] => Mux2.IN9
filt_sel[1] => Mux3.IN9
filt_sel[1] => Mux4.IN9
filt_sel[1] => Mux5.IN9
filt_sel[1] => Mux6.IN9
filt_sel[1] => Mux7.IN9
filt_sel[1] => Mux8.IN9
filt_sel[1] => Mux9.IN9
filt_sel[1] => Mux10.IN9
filt_sel[1] => Mux11.IN9
filt_sel[1] => Mux12.IN9
filt_sel[1] => Mux13.IN9
filt_sel[1] => Mux14.IN9
filt_sel[1] => Mux15.IN9
filt_sel[1] => Mux16.IN9
filt_sel[1] => Mux17.IN9
filt_sel[1] => Mux18.IN9
filt_sel[1] => Mux19.IN9
filt_sel[1] => Mux20.IN9
filt_sel[1] => Mux21.IN9
filt_sel[1] => Mux22.IN9
filt_sel[1] => Mux23.IN9
filt_sel[2] => Mux0.IN8
filt_sel[2] => Mux1.IN8
filt_sel[2] => Mux2.IN8
filt_sel[2] => Mux3.IN8
filt_sel[2] => Mux4.IN8
filt_sel[2] => Mux5.IN8
filt_sel[2] => Mux6.IN8
filt_sel[2] => Mux7.IN8
filt_sel[2] => Mux8.IN8
filt_sel[2] => Mux9.IN8
filt_sel[2] => Mux10.IN8
filt_sel[2] => Mux11.IN8
filt_sel[2] => Mux12.IN8
filt_sel[2] => Mux13.IN8
filt_sel[2] => Mux14.IN8
filt_sel[2] => Mux15.IN8
filt_sel[2] => Mux16.IN8
filt_sel[2] => Mux17.IN8
filt_sel[2] => Mux18.IN8
filt_sel[2] => Mux19.IN8
filt_sel[2] => Mux20.IN8
filt_sel[2] => Mux21.IN8
filt_sel[2] => Mux22.IN8
filt_sel[2] => Mux23.IN8
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][1].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][2].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][2].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][2].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][2].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][2].CLK
clk => del[7][3].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][2].CLK
clk => del[8][3].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][2].CLK
clk => del[9][3].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][2].CLK
clk => del[10][3].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][2].CLK
clk => del[11][3].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][2].CLK
clk => del[12][3].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][2].CLK
clk => del[13][3].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][2].CLK
clk => del[14][3].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
clk => del[15][2].CLK
clk => del[15][3].CLK
clk => del[15][4].CLK
clk => del[15][5].CLK
clk => del[15][6].CLK
clk => del[15][7].CLK
clk => del[15][8].CLK
clk => del[15][9].CLK
clk => del[15][10].CLK
clk => del[15][11].CLK
clk => del[15][12].CLK
clk => del[15][13].CLK
clk => del[15][14].CLK
clk => del[15][15].CLK
clk => del[15][16].CLK
clk => del[15][17].CLK
clk => del[15][18].CLK
clk => del[15][19].CLK
clk => del[15][20].CLK
clk => del[15][21].CLK
clk => del[15][22].CLK
clk => del[15][23].CLK
d[0] => ~NO_FANOUT~
d[1] => del.DATAA
d[2] => del.DATAA
d[3] => del.DATAA
d[4] => del.DATAA
d[5] => del.DATAA
d[6] => del.DATAA
d[7] => del.DATAA
d[8] => del.DATAA
d[9] => del.DATAA
d[10] => del.DATAA
d[11] => del.DATAA
d[12] => del.DATAA
d[13] => del.DATAA
d[14] => del.DATAA
d[15] => del.DATAA
d[16] => del.DATAA
d[17] => del.DATAA
d[18] => del.DATAA
d[19] => del.DATAA
d[20] => del.DATAA
d[21] => del.DATAA
d[22] => del.DATAA
d[23] => del.DATAA
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|KP_main:string6|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|KP_main:string6|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|KP_main:string6|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|KP_delay:effect
audio_clk => audio_clk.IN1
reset_n => reset_n.IN1
m_clk => ~NO_FANOUT~
trig => trig_sync_0.DATAIN
dnoise[0] => Mult0.IN16
dnoise[1] => Mult0.IN15
dnoise[2] => Mult0.IN14
dnoise[3] => Mult0.IN13
dnoise[4] => Mult0.IN12
dnoise[5] => Mult0.IN11
dnoise[6] => Mult0.IN10
dnoise[7] => Mult0.IN9
dnoise[8] => Mult0.IN8
dnoise[9] => Mult0.IN7
dnoise[10] => Mult0.IN6
dnoise[11] => Mult0.IN5
dnoise[12] => Mult0.IN4
dnoise[13] => Mult0.IN3
dnoise[14] => Mult0.IN2
dnoise[15] => Mult0.IN1
decay[0] => Mult1.IN12
decay[1] => Mult1.IN11
decay[2] => Mult1.IN10
decay[3] => Mult1.IN9
decay[4] => Mult1.IN8
decay[5] => Mult1.IN7
decay[6] => Mult1.IN6
decay[7] => Mult1.IN5
decay[8] => Mult1.IN4
decay[9] => Mult1.IN3
decay[10] => Mult1.IN2
decay[11] => Mult1.IN1
velocity[0] => Mult0.IN23
velocity[1] => Mult0.IN22
velocity[2] => Mult0.IN21
velocity[3] => Mult0.IN20
velocity[4] => Mult0.IN19
velocity[5] => Mult0.IN18
velocity[6] => Mult0.IN17
delay_length[0] => LessThan0.IN15
delay_length[0] => LessThan1.IN15
delay_length[1] => LessThan0.IN14
delay_length[1] => LessThan1.IN14
delay_length[2] => LessThan0.IN13
delay_length[2] => LessThan1.IN13
delay_length[3] => LessThan0.IN12
delay_length[3] => LessThan1.IN12
delay_length[4] => LessThan0.IN11
delay_length[4] => LessThan1.IN11
delay_length[5] => LessThan0.IN10
delay_length[5] => LessThan1.IN10
delay_length[6] => LessThan0.IN9
delay_length[6] => LessThan1.IN9
delay_length[7] => LessThan0.IN8
delay_length[7] => LessThan1.IN8
delay_length[8] => LessThan0.IN7
delay_length[8] => LessThan1.IN7
delay_length[9] => LessThan0.IN6
delay_length[9] => LessThan1.IN6
delay_length[10] => LessThan0.IN5
delay_length[10] => LessThan1.IN5
delay_length[11] => LessThan0.IN4
delay_length[11] => LessThan1.IN4
delay_length[12] => LessThan0.IN3
delay_length[12] => LessThan1.IN3
delay_length[13] => LessThan0.IN2
delay_length[13] => LessThan1.IN2
delay_length[14] => LessThan0.IN1
delay_length[14] => LessThan1.IN1
filtsw[0] => filtsw[0].IN1
filtsw[1] => filtsw[1].IN1
filtsw[2] => filtsw[2].IN1
loops[0] => ~NO_FANOUT~
loops[1] => ~NO_FANOUT~
loops[2] => ~NO_FANOUT~
qout[0] <= newfilter:filt0.q
qout[1] <= newfilter:filt0.q
qout[2] <= newfilter:filt0.q
qout[3] <= newfilter:filt0.q
qout[4] <= newfilter:filt0.q
qout[5] <= newfilter:filt0.q
qout[6] <= newfilter:filt0.q
qout[7] <= newfilter:filt0.q
qout[8] <= newfilter:filt0.q
qout[9] <= newfilter:filt0.q
qout[10] <= newfilter:filt0.q
qout[11] <= newfilter:filt0.q
qout[12] <= newfilter:filt0.q
qout[13] <= newfilter:filt0.q
qout[14] <= newfilter:filt0.q
qout[15] <= newfilter:filt0.q
qout[16] <= newfilter:filt0.q
qout[17] <= newfilter:filt0.q
qout[18] <= newfilter:filt0.q
qout[19] <= newfilter:filt0.q
qout[20] <= newfilter:filt0.q
qout[21] <= newfilter:filt0.q
qout[22] <= newfilter:filt0.q
qout[23] <= newfilter:filt0.q


|adc_mic_lcd|KP_delay:effect|ram_delay:delay_ram
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b


|adc_mic_lcd|KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component
wren_a => altsyncram_4kq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_4kq1:auto_generated.rden_b
data_a[0] => altsyncram_4kq1:auto_generated.data_a[0]
data_a[1] => altsyncram_4kq1:auto_generated.data_a[1]
data_a[2] => altsyncram_4kq1:auto_generated.data_a[2]
data_a[3] => altsyncram_4kq1:auto_generated.data_a[3]
data_a[4] => altsyncram_4kq1:auto_generated.data_a[4]
data_a[5] => altsyncram_4kq1:auto_generated.data_a[5]
data_a[6] => altsyncram_4kq1:auto_generated.data_a[6]
data_a[7] => altsyncram_4kq1:auto_generated.data_a[7]
data_a[8] => altsyncram_4kq1:auto_generated.data_a[8]
data_a[9] => altsyncram_4kq1:auto_generated.data_a[9]
data_a[10] => altsyncram_4kq1:auto_generated.data_a[10]
data_a[11] => altsyncram_4kq1:auto_generated.data_a[11]
data_a[12] => altsyncram_4kq1:auto_generated.data_a[12]
data_a[13] => altsyncram_4kq1:auto_generated.data_a[13]
data_a[14] => altsyncram_4kq1:auto_generated.data_a[14]
data_a[15] => altsyncram_4kq1:auto_generated.data_a[15]
data_a[16] => altsyncram_4kq1:auto_generated.data_a[16]
data_a[17] => altsyncram_4kq1:auto_generated.data_a[17]
data_a[18] => altsyncram_4kq1:auto_generated.data_a[18]
data_a[19] => altsyncram_4kq1:auto_generated.data_a[19]
data_a[20] => altsyncram_4kq1:auto_generated.data_a[20]
data_a[21] => altsyncram_4kq1:auto_generated.data_a[21]
data_a[22] => altsyncram_4kq1:auto_generated.data_a[22]
data_a[23] => altsyncram_4kq1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_4kq1:auto_generated.address_a[0]
address_a[1] => altsyncram_4kq1:auto_generated.address_a[1]
address_a[2] => altsyncram_4kq1:auto_generated.address_a[2]
address_a[3] => altsyncram_4kq1:auto_generated.address_a[3]
address_a[4] => altsyncram_4kq1:auto_generated.address_a[4]
address_a[5] => altsyncram_4kq1:auto_generated.address_a[5]
address_a[6] => altsyncram_4kq1:auto_generated.address_a[6]
address_a[7] => altsyncram_4kq1:auto_generated.address_a[7]
address_a[8] => altsyncram_4kq1:auto_generated.address_a[8]
address_a[9] => altsyncram_4kq1:auto_generated.address_a[9]
address_a[10] => altsyncram_4kq1:auto_generated.address_a[10]
address_a[11] => altsyncram_4kq1:auto_generated.address_a[11]
address_a[12] => altsyncram_4kq1:auto_generated.address_a[12]
address_a[13] => altsyncram_4kq1:auto_generated.address_a[13]
address_a[14] => altsyncram_4kq1:auto_generated.address_a[14]
address_b[0] => altsyncram_4kq1:auto_generated.address_b[0]
address_b[1] => altsyncram_4kq1:auto_generated.address_b[1]
address_b[2] => altsyncram_4kq1:auto_generated.address_b[2]
address_b[3] => altsyncram_4kq1:auto_generated.address_b[3]
address_b[4] => altsyncram_4kq1:auto_generated.address_b[4]
address_b[5] => altsyncram_4kq1:auto_generated.address_b[5]
address_b[6] => altsyncram_4kq1:auto_generated.address_b[6]
address_b[7] => altsyncram_4kq1:auto_generated.address_b[7]
address_b[8] => altsyncram_4kq1:auto_generated.address_b[8]
address_b[9] => altsyncram_4kq1:auto_generated.address_b[9]
address_b[10] => altsyncram_4kq1:auto_generated.address_b[10]
address_b[11] => altsyncram_4kq1:auto_generated.address_b[11]
address_b[12] => altsyncram_4kq1:auto_generated.address_b[12]
address_b[13] => altsyncram_4kq1:auto_generated.address_b[13]
address_b[14] => altsyncram_4kq1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4kq1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_4kq1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_4kq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4kq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4kq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_4kq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_4kq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_4kq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_4kq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_4kq1:auto_generated.q_b[7]
q_b[8] <= altsyncram_4kq1:auto_generated.q_b[8]
q_b[9] <= altsyncram_4kq1:auto_generated.q_b[9]
q_b[10] <= altsyncram_4kq1:auto_generated.q_b[10]
q_b[11] <= altsyncram_4kq1:auto_generated.q_b[11]
q_b[12] <= altsyncram_4kq1:auto_generated.q_b[12]
q_b[13] <= altsyncram_4kq1:auto_generated.q_b[13]
q_b[14] <= altsyncram_4kq1:auto_generated.q_b[14]
q_b[15] <= altsyncram_4kq1:auto_generated.q_b[15]
q_b[16] <= altsyncram_4kq1:auto_generated.q_b[16]
q_b[17] <= altsyncram_4kq1:auto_generated.q_b[17]
q_b[18] <= altsyncram_4kq1:auto_generated.q_b[18]
q_b[19] <= altsyncram_4kq1:auto_generated.q_b[19]
q_b[20] <= altsyncram_4kq1:auto_generated.q_b[20]
q_b[21] <= altsyncram_4kq1:auto_generated.q_b[21]
q_b[22] <= altsyncram_4kq1:auto_generated.q_b[22]
q_b[23] <= altsyncram_4kq1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|adc_mic_lcd|KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
aclr0 => ram_block1a48.CLR0
aclr0 => ram_block1a49.CLR0
aclr0 => ram_block1a50.CLR0
aclr0 => ram_block1a51.CLR0
aclr0 => ram_block1a52.CLR0
aclr0 => ram_block1a53.CLR0
aclr0 => ram_block1a54.CLR0
aclr0 => ram_block1a55.CLR0
aclr0 => ram_block1a56.CLR0
aclr0 => ram_block1a57.CLR0
aclr0 => ram_block1a58.CLR0
aclr0 => ram_block1a59.CLR0
aclr0 => ram_block1a60.CLR0
aclr0 => ram_block1a61.CLR0
aclr0 => ram_block1a62.CLR0
aclr0 => ram_block1a63.CLR0
aclr0 => ram_block1a64.CLR0
aclr0 => ram_block1a65.CLR0
aclr0 => ram_block1a66.CLR0
aclr0 => ram_block1a67.CLR0
aclr0 => ram_block1a68.CLR0
aclr0 => ram_block1a69.CLR0
aclr0 => ram_block1a70.CLR0
aclr0 => ram_block1a71.CLR0
aclr0 => ram_block1a72.CLR0
aclr0 => ram_block1a73.CLR0
aclr0 => ram_block1a74.CLR0
aclr0 => ram_block1a75.CLR0
aclr0 => ram_block1a76.CLR0
aclr0 => ram_block1a77.CLR0
aclr0 => ram_block1a78.CLR0
aclr0 => ram_block1a79.CLR0
aclr0 => ram_block1a80.CLR0
aclr0 => ram_block1a81.CLR0
aclr0 => ram_block1a82.CLR0
aclr0 => ram_block1a83.CLR0
aclr0 => ram_block1a84.CLR0
aclr0 => ram_block1a85.CLR0
aclr0 => ram_block1a86.CLR0
aclr0 => ram_block1a87.CLR0
aclr0 => ram_block1a88.CLR0
aclr0 => ram_block1a89.CLR0
aclr0 => ram_block1a90.CLR0
aclr0 => ram_block1a91.CLR0
aclr0 => ram_block1a92.CLR0
aclr0 => ram_block1a93.CLR0
aclr0 => ram_block1a94.CLR0
aclr0 => ram_block1a95.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[13] => decode_c7a:decode2.data[0]
address_a[14] => decode_c7a:decode2.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[5] => ram_block1a90.PORTBADDR5
address_b[5] => ram_block1a91.PORTBADDR5
address_b[5] => ram_block1a92.PORTBADDR5
address_b[5] => ram_block1a93.PORTBADDR5
address_b[5] => ram_block1a94.PORTBADDR5
address_b[5] => ram_block1a95.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[6] => ram_block1a72.PORTBADDR6
address_b[6] => ram_block1a73.PORTBADDR6
address_b[6] => ram_block1a74.PORTBADDR6
address_b[6] => ram_block1a75.PORTBADDR6
address_b[6] => ram_block1a76.PORTBADDR6
address_b[6] => ram_block1a77.PORTBADDR6
address_b[6] => ram_block1a78.PORTBADDR6
address_b[6] => ram_block1a79.PORTBADDR6
address_b[6] => ram_block1a80.PORTBADDR6
address_b[6] => ram_block1a81.PORTBADDR6
address_b[6] => ram_block1a82.PORTBADDR6
address_b[6] => ram_block1a83.PORTBADDR6
address_b[6] => ram_block1a84.PORTBADDR6
address_b[6] => ram_block1a85.PORTBADDR6
address_b[6] => ram_block1a86.PORTBADDR6
address_b[6] => ram_block1a87.PORTBADDR6
address_b[6] => ram_block1a88.PORTBADDR6
address_b[6] => ram_block1a89.PORTBADDR6
address_b[6] => ram_block1a90.PORTBADDR6
address_b[6] => ram_block1a91.PORTBADDR6
address_b[6] => ram_block1a92.PORTBADDR6
address_b[6] => ram_block1a93.PORTBADDR6
address_b[6] => ram_block1a94.PORTBADDR6
address_b[6] => ram_block1a95.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[7] => ram_block1a72.PORTBADDR7
address_b[7] => ram_block1a73.PORTBADDR7
address_b[7] => ram_block1a74.PORTBADDR7
address_b[7] => ram_block1a75.PORTBADDR7
address_b[7] => ram_block1a76.PORTBADDR7
address_b[7] => ram_block1a77.PORTBADDR7
address_b[7] => ram_block1a78.PORTBADDR7
address_b[7] => ram_block1a79.PORTBADDR7
address_b[7] => ram_block1a80.PORTBADDR7
address_b[7] => ram_block1a81.PORTBADDR7
address_b[7] => ram_block1a82.PORTBADDR7
address_b[7] => ram_block1a83.PORTBADDR7
address_b[7] => ram_block1a84.PORTBADDR7
address_b[7] => ram_block1a85.PORTBADDR7
address_b[7] => ram_block1a86.PORTBADDR7
address_b[7] => ram_block1a87.PORTBADDR7
address_b[7] => ram_block1a88.PORTBADDR7
address_b[7] => ram_block1a89.PORTBADDR7
address_b[7] => ram_block1a90.PORTBADDR7
address_b[7] => ram_block1a91.PORTBADDR7
address_b[7] => ram_block1a92.PORTBADDR7
address_b[7] => ram_block1a93.PORTBADDR7
address_b[7] => ram_block1a94.PORTBADDR7
address_b[7] => ram_block1a95.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[8] => ram_block1a72.PORTBADDR8
address_b[8] => ram_block1a73.PORTBADDR8
address_b[8] => ram_block1a74.PORTBADDR8
address_b[8] => ram_block1a75.PORTBADDR8
address_b[8] => ram_block1a76.PORTBADDR8
address_b[8] => ram_block1a77.PORTBADDR8
address_b[8] => ram_block1a78.PORTBADDR8
address_b[8] => ram_block1a79.PORTBADDR8
address_b[8] => ram_block1a80.PORTBADDR8
address_b[8] => ram_block1a81.PORTBADDR8
address_b[8] => ram_block1a82.PORTBADDR8
address_b[8] => ram_block1a83.PORTBADDR8
address_b[8] => ram_block1a84.PORTBADDR8
address_b[8] => ram_block1a85.PORTBADDR8
address_b[8] => ram_block1a86.PORTBADDR8
address_b[8] => ram_block1a87.PORTBADDR8
address_b[8] => ram_block1a88.PORTBADDR8
address_b[8] => ram_block1a89.PORTBADDR8
address_b[8] => ram_block1a90.PORTBADDR8
address_b[8] => ram_block1a91.PORTBADDR8
address_b[8] => ram_block1a92.PORTBADDR8
address_b[8] => ram_block1a93.PORTBADDR8
address_b[8] => ram_block1a94.PORTBADDR8
address_b[8] => ram_block1a95.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[9] => ram_block1a64.PORTBADDR9
address_b[9] => ram_block1a65.PORTBADDR9
address_b[9] => ram_block1a66.PORTBADDR9
address_b[9] => ram_block1a67.PORTBADDR9
address_b[9] => ram_block1a68.PORTBADDR9
address_b[9] => ram_block1a69.PORTBADDR9
address_b[9] => ram_block1a70.PORTBADDR9
address_b[9] => ram_block1a71.PORTBADDR9
address_b[9] => ram_block1a72.PORTBADDR9
address_b[9] => ram_block1a73.PORTBADDR9
address_b[9] => ram_block1a74.PORTBADDR9
address_b[9] => ram_block1a75.PORTBADDR9
address_b[9] => ram_block1a76.PORTBADDR9
address_b[9] => ram_block1a77.PORTBADDR9
address_b[9] => ram_block1a78.PORTBADDR9
address_b[9] => ram_block1a79.PORTBADDR9
address_b[9] => ram_block1a80.PORTBADDR9
address_b[9] => ram_block1a81.PORTBADDR9
address_b[9] => ram_block1a82.PORTBADDR9
address_b[9] => ram_block1a83.PORTBADDR9
address_b[9] => ram_block1a84.PORTBADDR9
address_b[9] => ram_block1a85.PORTBADDR9
address_b[9] => ram_block1a86.PORTBADDR9
address_b[9] => ram_block1a87.PORTBADDR9
address_b[9] => ram_block1a88.PORTBADDR9
address_b[9] => ram_block1a89.PORTBADDR9
address_b[9] => ram_block1a90.PORTBADDR9
address_b[9] => ram_block1a91.PORTBADDR9
address_b[9] => ram_block1a92.PORTBADDR9
address_b[9] => ram_block1a93.PORTBADDR9
address_b[9] => ram_block1a94.PORTBADDR9
address_b[9] => ram_block1a95.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[10] => ram_block1a64.PORTBADDR10
address_b[10] => ram_block1a65.PORTBADDR10
address_b[10] => ram_block1a66.PORTBADDR10
address_b[10] => ram_block1a67.PORTBADDR10
address_b[10] => ram_block1a68.PORTBADDR10
address_b[10] => ram_block1a69.PORTBADDR10
address_b[10] => ram_block1a70.PORTBADDR10
address_b[10] => ram_block1a71.PORTBADDR10
address_b[10] => ram_block1a72.PORTBADDR10
address_b[10] => ram_block1a73.PORTBADDR10
address_b[10] => ram_block1a74.PORTBADDR10
address_b[10] => ram_block1a75.PORTBADDR10
address_b[10] => ram_block1a76.PORTBADDR10
address_b[10] => ram_block1a77.PORTBADDR10
address_b[10] => ram_block1a78.PORTBADDR10
address_b[10] => ram_block1a79.PORTBADDR10
address_b[10] => ram_block1a80.PORTBADDR10
address_b[10] => ram_block1a81.PORTBADDR10
address_b[10] => ram_block1a82.PORTBADDR10
address_b[10] => ram_block1a83.PORTBADDR10
address_b[10] => ram_block1a84.PORTBADDR10
address_b[10] => ram_block1a85.PORTBADDR10
address_b[10] => ram_block1a86.PORTBADDR10
address_b[10] => ram_block1a87.PORTBADDR10
address_b[10] => ram_block1a88.PORTBADDR10
address_b[10] => ram_block1a89.PORTBADDR10
address_b[10] => ram_block1a90.PORTBADDR10
address_b[10] => ram_block1a91.PORTBADDR10
address_b[10] => ram_block1a92.PORTBADDR10
address_b[10] => ram_block1a93.PORTBADDR10
address_b[10] => ram_block1a94.PORTBADDR10
address_b[10] => ram_block1a95.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[11] => ram_block1a64.PORTBADDR11
address_b[11] => ram_block1a65.PORTBADDR11
address_b[11] => ram_block1a66.PORTBADDR11
address_b[11] => ram_block1a67.PORTBADDR11
address_b[11] => ram_block1a68.PORTBADDR11
address_b[11] => ram_block1a69.PORTBADDR11
address_b[11] => ram_block1a70.PORTBADDR11
address_b[11] => ram_block1a71.PORTBADDR11
address_b[11] => ram_block1a72.PORTBADDR11
address_b[11] => ram_block1a73.PORTBADDR11
address_b[11] => ram_block1a74.PORTBADDR11
address_b[11] => ram_block1a75.PORTBADDR11
address_b[11] => ram_block1a76.PORTBADDR11
address_b[11] => ram_block1a77.PORTBADDR11
address_b[11] => ram_block1a78.PORTBADDR11
address_b[11] => ram_block1a79.PORTBADDR11
address_b[11] => ram_block1a80.PORTBADDR11
address_b[11] => ram_block1a81.PORTBADDR11
address_b[11] => ram_block1a82.PORTBADDR11
address_b[11] => ram_block1a83.PORTBADDR11
address_b[11] => ram_block1a84.PORTBADDR11
address_b[11] => ram_block1a85.PORTBADDR11
address_b[11] => ram_block1a86.PORTBADDR11
address_b[11] => ram_block1a87.PORTBADDR11
address_b[11] => ram_block1a88.PORTBADDR11
address_b[11] => ram_block1a89.PORTBADDR11
address_b[11] => ram_block1a90.PORTBADDR11
address_b[11] => ram_block1a91.PORTBADDR11
address_b[11] => ram_block1a92.PORTBADDR11
address_b[11] => ram_block1a93.PORTBADDR11
address_b[11] => ram_block1a94.PORTBADDR11
address_b[11] => ram_block1a95.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[12] => ram_block1a64.PORTBADDR12
address_b[12] => ram_block1a65.PORTBADDR12
address_b[12] => ram_block1a66.PORTBADDR12
address_b[12] => ram_block1a67.PORTBADDR12
address_b[12] => ram_block1a68.PORTBADDR12
address_b[12] => ram_block1a69.PORTBADDR12
address_b[12] => ram_block1a70.PORTBADDR12
address_b[12] => ram_block1a71.PORTBADDR12
address_b[12] => ram_block1a72.PORTBADDR12
address_b[12] => ram_block1a73.PORTBADDR12
address_b[12] => ram_block1a74.PORTBADDR12
address_b[12] => ram_block1a75.PORTBADDR12
address_b[12] => ram_block1a76.PORTBADDR12
address_b[12] => ram_block1a77.PORTBADDR12
address_b[12] => ram_block1a78.PORTBADDR12
address_b[12] => ram_block1a79.PORTBADDR12
address_b[12] => ram_block1a80.PORTBADDR12
address_b[12] => ram_block1a81.PORTBADDR12
address_b[12] => ram_block1a82.PORTBADDR12
address_b[12] => ram_block1a83.PORTBADDR12
address_b[12] => ram_block1a84.PORTBADDR12
address_b[12] => ram_block1a85.PORTBADDR12
address_b[12] => ram_block1a86.PORTBADDR12
address_b[12] => ram_block1a87.PORTBADDR12
address_b[12] => ram_block1a88.PORTBADDR12
address_b[12] => ram_block1a89.PORTBADDR12
address_b[12] => ram_block1a90.PORTBADDR12
address_b[12] => ram_block1a91.PORTBADDR12
address_b[12] => ram_block1a92.PORTBADDR12
address_b[12] => ram_block1a93.PORTBADDR12
address_b[12] => ram_block1a94.PORTBADDR12
address_b[12] => ram_block1a95.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[14] => address_reg_b[1].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_b[1].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a72.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a73.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a74.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a75.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a76.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a77.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a78.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a79.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[8] => ram_block1a80.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[9] => ram_block1a81.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[10] => ram_block1a82.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[11] => ram_block1a83.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a36.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[12] => ram_block1a84.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a37.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[13] => ram_block1a85.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a38.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[14] => ram_block1a86.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a39.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
data_a[15] => ram_block1a87.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a40.PORTADATAIN
data_a[16] => ram_block1a64.PORTADATAIN
data_a[16] => ram_block1a88.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a41.PORTADATAIN
data_a[17] => ram_block1a65.PORTADATAIN
data_a[17] => ram_block1a89.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a42.PORTADATAIN
data_a[18] => ram_block1a66.PORTADATAIN
data_a[18] => ram_block1a90.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a43.PORTADATAIN
data_a[19] => ram_block1a67.PORTADATAIN
data_a[19] => ram_block1a91.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a44.PORTADATAIN
data_a[20] => ram_block1a68.PORTADATAIN
data_a[20] => ram_block1a92.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a45.PORTADATAIN
data_a[21] => ram_block1a69.PORTADATAIN
data_a[21] => ram_block1a93.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a46.PORTADATAIN
data_a[22] => ram_block1a70.PORTADATAIN
data_a[22] => ram_block1a94.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a47.PORTADATAIN
data_a[23] => ram_block1a71.PORTADATAIN
data_a[23] => ram_block1a95.PORTADATAIN
q_b[0] <= mux_a3b:mux3.result[0]
q_b[1] <= mux_a3b:mux3.result[1]
q_b[2] <= mux_a3b:mux3.result[2]
q_b[3] <= mux_a3b:mux3.result[3]
q_b[4] <= mux_a3b:mux3.result[4]
q_b[5] <= mux_a3b:mux3.result[5]
q_b[6] <= mux_a3b:mux3.result[6]
q_b[7] <= mux_a3b:mux3.result[7]
q_b[8] <= mux_a3b:mux3.result[8]
q_b[9] <= mux_a3b:mux3.result[9]
q_b[10] <= mux_a3b:mux3.result[10]
q_b[11] <= mux_a3b:mux3.result[11]
q_b[12] <= mux_a3b:mux3.result[12]
q_b[13] <= mux_a3b:mux3.result[13]
q_b[14] <= mux_a3b:mux3.result[14]
q_b[15] <= mux_a3b:mux3.result[15]
q_b[16] <= mux_a3b:mux3.result[16]
q_b[17] <= mux_a3b:mux3.result[17]
q_b[18] <= mux_a3b:mux3.result[18]
q_b[19] <= mux_a3b:mux3.result[19]
q_b[20] <= mux_a3b:mux3.result[20]
q_b[21] <= mux_a3b:mux3.result[21]
q_b[22] <= mux_a3b:mux3.result[22]
q_b[23] <= mux_a3b:mux3.result[23]
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
rden_b => ram_block1a44.PORTBRE
rden_b => ram_block1a45.PORTBRE
rden_b => ram_block1a46.PORTBRE
rden_b => ram_block1a47.PORTBRE
rden_b => ram_block1a48.PORTBRE
rden_b => ram_block1a49.PORTBRE
rden_b => ram_block1a50.PORTBRE
rden_b => ram_block1a51.PORTBRE
rden_b => ram_block1a52.PORTBRE
rden_b => ram_block1a53.PORTBRE
rden_b => ram_block1a54.PORTBRE
rden_b => ram_block1a55.PORTBRE
rden_b => ram_block1a56.PORTBRE
rden_b => ram_block1a57.PORTBRE
rden_b => ram_block1a58.PORTBRE
rden_b => ram_block1a59.PORTBRE
rden_b => ram_block1a60.PORTBRE
rden_b => ram_block1a61.PORTBRE
rden_b => ram_block1a62.PORTBRE
rden_b => ram_block1a63.PORTBRE
rden_b => ram_block1a64.PORTBRE
rden_b => ram_block1a65.PORTBRE
rden_b => ram_block1a66.PORTBRE
rden_b => ram_block1a67.PORTBRE
rden_b => ram_block1a68.PORTBRE
rden_b => ram_block1a69.PORTBRE
rden_b => ram_block1a70.PORTBRE
rden_b => ram_block1a71.PORTBRE
rden_b => ram_block1a72.PORTBRE
rden_b => ram_block1a73.PORTBRE
rden_b => ram_block1a74.PORTBRE
rden_b => ram_block1a75.PORTBRE
rden_b => ram_block1a76.PORTBRE
rden_b => ram_block1a77.PORTBRE
rden_b => ram_block1a78.PORTBRE
rden_b => ram_block1a79.PORTBRE
rden_b => ram_block1a80.PORTBRE
rden_b => ram_block1a81.PORTBRE
rden_b => ram_block1a82.PORTBRE
rden_b => ram_block1a83.PORTBRE
rden_b => ram_block1a84.PORTBRE
rden_b => ram_block1a85.PORTBRE
rden_b => ram_block1a86.PORTBRE
rden_b => ram_block1a87.PORTBRE
rden_b => ram_block1a88.PORTBRE
rden_b => ram_block1a89.PORTBRE
rden_b => ram_block1a90.PORTBRE
rden_b => ram_block1a91.PORTBRE
rden_b => ram_block1a92.PORTBRE
rden_b => ram_block1a93.PORTBRE
rden_b => ram_block1a94.PORTBRE
rden_b => ram_block1a95.PORTBRE
rden_b => address_reg_b[1].ENA
rden_b => address_reg_b[0].ENA
wren_a => decode_c7a:decode2.enable


|adc_mic_lcd|KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|decode_c7a:decode2
data[0] => w_anode807w[1].IN0
data[0] => w_anode820w[1].IN1
data[0] => w_anode828w[1].IN0
data[0] => w_anode836w[1].IN1
data[1] => w_anode807w[2].IN0
data[1] => w_anode820w[2].IN0
data[1] => w_anode828w[2].IN1
data[1] => w_anode836w[2].IN1
enable => w_anode807w[1].IN0
enable => w_anode820w[1].IN0
enable => w_anode828w[1].IN0
enable => w_anode836w[1].IN0
eq[0] <= w_anode807w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode820w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode828w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode836w[2].DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|KP_delay:effect|ram_delay:delay_ram|altsyncram:altsyncram_component|altsyncram_4kq1:auto_generated|mux_a3b:mux3
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[71] => _.IN1
data[72] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|adc_mic_lcd|KP_delay:effect|newfilter:filt0
filt_sel[0] => Mux0.IN10
filt_sel[0] => Mux1.IN10
filt_sel[0] => Mux2.IN10
filt_sel[0] => Mux3.IN10
filt_sel[0] => Mux4.IN10
filt_sel[0] => Mux5.IN10
filt_sel[0] => Mux6.IN10
filt_sel[0] => Mux7.IN10
filt_sel[0] => Mux8.IN10
filt_sel[0] => Mux9.IN10
filt_sel[0] => Mux10.IN10
filt_sel[0] => Mux11.IN10
filt_sel[0] => Mux12.IN10
filt_sel[0] => Mux13.IN10
filt_sel[0] => Mux14.IN10
filt_sel[0] => Mux15.IN10
filt_sel[0] => Mux16.IN10
filt_sel[0] => Mux17.IN10
filt_sel[0] => Mux18.IN10
filt_sel[0] => Mux19.IN10
filt_sel[0] => Mux20.IN10
filt_sel[0] => Mux21.IN10
filt_sel[0] => Mux22.IN10
filt_sel[0] => Mux23.IN10
filt_sel[1] => Mux0.IN9
filt_sel[1] => Mux1.IN9
filt_sel[1] => Mux2.IN9
filt_sel[1] => Mux3.IN9
filt_sel[1] => Mux4.IN9
filt_sel[1] => Mux5.IN9
filt_sel[1] => Mux6.IN9
filt_sel[1] => Mux7.IN9
filt_sel[1] => Mux8.IN9
filt_sel[1] => Mux9.IN9
filt_sel[1] => Mux10.IN9
filt_sel[1] => Mux11.IN9
filt_sel[1] => Mux12.IN9
filt_sel[1] => Mux13.IN9
filt_sel[1] => Mux14.IN9
filt_sel[1] => Mux15.IN9
filt_sel[1] => Mux16.IN9
filt_sel[1] => Mux17.IN9
filt_sel[1] => Mux18.IN9
filt_sel[1] => Mux19.IN9
filt_sel[1] => Mux20.IN9
filt_sel[1] => Mux21.IN9
filt_sel[1] => Mux22.IN9
filt_sel[1] => Mux23.IN9
filt_sel[2] => Mux0.IN8
filt_sel[2] => Mux1.IN8
filt_sel[2] => Mux2.IN8
filt_sel[2] => Mux3.IN8
filt_sel[2] => Mux4.IN8
filt_sel[2] => Mux5.IN8
filt_sel[2] => Mux6.IN8
filt_sel[2] => Mux7.IN8
filt_sel[2] => Mux8.IN8
filt_sel[2] => Mux9.IN8
filt_sel[2] => Mux10.IN8
filt_sel[2] => Mux11.IN8
filt_sel[2] => Mux12.IN8
filt_sel[2] => Mux13.IN8
filt_sel[2] => Mux14.IN8
filt_sel[2] => Mux15.IN8
filt_sel[2] => Mux16.IN8
filt_sel[2] => Mux17.IN8
filt_sel[2] => Mux18.IN8
filt_sel[2] => Mux19.IN8
filt_sel[2] => Mux20.IN8
filt_sel[2] => Mux21.IN8
filt_sel[2] => Mux22.IN8
filt_sel[2] => Mux23.IN8
clk => regq[0].CLK
clk => regq[1].CLK
clk => regq[2].CLK
clk => regq[3].CLK
clk => regq[4].CLK
clk => regq[5].CLK
clk => regq[6].CLK
clk => regq[7].CLK
clk => regq[8].CLK
clk => regq[9].CLK
clk => regq[10].CLK
clk => regq[11].CLK
clk => regq[12].CLK
clk => regq[13].CLK
clk => regq[14].CLK
clk => regq[15].CLK
clk => regq[16].CLK
clk => regq[17].CLK
clk => regq[18].CLK
clk => regq[19].CLK
clk => regq[20].CLK
clk => regq[21].CLK
clk => regq[22].CLK
clk => regq[23].CLK
clk => del[0][1].CLK
clk => del[0][2].CLK
clk => del[0][3].CLK
clk => del[0][4].CLK
clk => del[0][5].CLK
clk => del[0][6].CLK
clk => del[0][7].CLK
clk => del[0][8].CLK
clk => del[0][9].CLK
clk => del[0][10].CLK
clk => del[0][11].CLK
clk => del[0][12].CLK
clk => del[0][13].CLK
clk => del[0][14].CLK
clk => del[0][15].CLK
clk => del[0][16].CLK
clk => del[0][17].CLK
clk => del[0][18].CLK
clk => del[0][19].CLK
clk => del[0][20].CLK
clk => del[0][21].CLK
clk => del[0][22].CLK
clk => del[0][23].CLK
clk => del[1][1].CLK
clk => del[1][2].CLK
clk => del[1][3].CLK
clk => del[1][4].CLK
clk => del[1][5].CLK
clk => del[1][6].CLK
clk => del[1][7].CLK
clk => del[1][8].CLK
clk => del[1][9].CLK
clk => del[1][10].CLK
clk => del[1][11].CLK
clk => del[1][12].CLK
clk => del[1][13].CLK
clk => del[1][14].CLK
clk => del[1][15].CLK
clk => del[1][16].CLK
clk => del[1][17].CLK
clk => del[1][18].CLK
clk => del[1][19].CLK
clk => del[1][20].CLK
clk => del[1][21].CLK
clk => del[1][22].CLK
clk => del[1][23].CLK
clk => del[2][2].CLK
clk => del[2][3].CLK
clk => del[2][4].CLK
clk => del[2][5].CLK
clk => del[2][6].CLK
clk => del[2][7].CLK
clk => del[2][8].CLK
clk => del[2][9].CLK
clk => del[2][10].CLK
clk => del[2][11].CLK
clk => del[2][12].CLK
clk => del[2][13].CLK
clk => del[2][14].CLK
clk => del[2][15].CLK
clk => del[2][16].CLK
clk => del[2][17].CLK
clk => del[2][18].CLK
clk => del[2][19].CLK
clk => del[2][20].CLK
clk => del[2][21].CLK
clk => del[2][22].CLK
clk => del[2][23].CLK
clk => del[3][2].CLK
clk => del[3][3].CLK
clk => del[3][4].CLK
clk => del[3][5].CLK
clk => del[3][6].CLK
clk => del[3][7].CLK
clk => del[3][8].CLK
clk => del[3][9].CLK
clk => del[3][10].CLK
clk => del[3][11].CLK
clk => del[3][12].CLK
clk => del[3][13].CLK
clk => del[3][14].CLK
clk => del[3][15].CLK
clk => del[3][16].CLK
clk => del[3][17].CLK
clk => del[3][18].CLK
clk => del[3][19].CLK
clk => del[3][20].CLK
clk => del[3][21].CLK
clk => del[3][22].CLK
clk => del[3][23].CLK
clk => del[4][2].CLK
clk => del[4][3].CLK
clk => del[4][4].CLK
clk => del[4][5].CLK
clk => del[4][6].CLK
clk => del[4][7].CLK
clk => del[4][8].CLK
clk => del[4][9].CLK
clk => del[4][10].CLK
clk => del[4][11].CLK
clk => del[4][12].CLK
clk => del[4][13].CLK
clk => del[4][14].CLK
clk => del[4][15].CLK
clk => del[4][16].CLK
clk => del[4][17].CLK
clk => del[4][18].CLK
clk => del[4][19].CLK
clk => del[4][20].CLK
clk => del[4][21].CLK
clk => del[4][22].CLK
clk => del[4][23].CLK
clk => del[5][2].CLK
clk => del[5][3].CLK
clk => del[5][4].CLK
clk => del[5][5].CLK
clk => del[5][6].CLK
clk => del[5][7].CLK
clk => del[5][8].CLK
clk => del[5][9].CLK
clk => del[5][10].CLK
clk => del[5][11].CLK
clk => del[5][12].CLK
clk => del[5][13].CLK
clk => del[5][14].CLK
clk => del[5][15].CLK
clk => del[5][16].CLK
clk => del[5][17].CLK
clk => del[5][18].CLK
clk => del[5][19].CLK
clk => del[5][20].CLK
clk => del[5][21].CLK
clk => del[5][22].CLK
clk => del[5][23].CLK
clk => del[6][2].CLK
clk => del[6][3].CLK
clk => del[6][4].CLK
clk => del[6][5].CLK
clk => del[6][6].CLK
clk => del[6][7].CLK
clk => del[6][8].CLK
clk => del[6][9].CLK
clk => del[6][10].CLK
clk => del[6][11].CLK
clk => del[6][12].CLK
clk => del[6][13].CLK
clk => del[6][14].CLK
clk => del[6][15].CLK
clk => del[6][16].CLK
clk => del[6][17].CLK
clk => del[6][18].CLK
clk => del[6][19].CLK
clk => del[6][20].CLK
clk => del[6][21].CLK
clk => del[6][22].CLK
clk => del[6][23].CLK
clk => del[7][2].CLK
clk => del[7][3].CLK
clk => del[7][4].CLK
clk => del[7][5].CLK
clk => del[7][6].CLK
clk => del[7][7].CLK
clk => del[7][8].CLK
clk => del[7][9].CLK
clk => del[7][10].CLK
clk => del[7][11].CLK
clk => del[7][12].CLK
clk => del[7][13].CLK
clk => del[7][14].CLK
clk => del[7][15].CLK
clk => del[7][16].CLK
clk => del[7][17].CLK
clk => del[7][18].CLK
clk => del[7][19].CLK
clk => del[7][20].CLK
clk => del[7][21].CLK
clk => del[7][22].CLK
clk => del[7][23].CLK
clk => del[8][2].CLK
clk => del[8][3].CLK
clk => del[8][4].CLK
clk => del[8][5].CLK
clk => del[8][6].CLK
clk => del[8][7].CLK
clk => del[8][8].CLK
clk => del[8][9].CLK
clk => del[8][10].CLK
clk => del[8][11].CLK
clk => del[8][12].CLK
clk => del[8][13].CLK
clk => del[8][14].CLK
clk => del[8][15].CLK
clk => del[8][16].CLK
clk => del[8][17].CLK
clk => del[8][18].CLK
clk => del[8][19].CLK
clk => del[8][20].CLK
clk => del[8][21].CLK
clk => del[8][22].CLK
clk => del[8][23].CLK
clk => del[9][2].CLK
clk => del[9][3].CLK
clk => del[9][4].CLK
clk => del[9][5].CLK
clk => del[9][6].CLK
clk => del[9][7].CLK
clk => del[9][8].CLK
clk => del[9][9].CLK
clk => del[9][10].CLK
clk => del[9][11].CLK
clk => del[9][12].CLK
clk => del[9][13].CLK
clk => del[9][14].CLK
clk => del[9][15].CLK
clk => del[9][16].CLK
clk => del[9][17].CLK
clk => del[9][18].CLK
clk => del[9][19].CLK
clk => del[9][20].CLK
clk => del[9][21].CLK
clk => del[9][22].CLK
clk => del[9][23].CLK
clk => del[10][2].CLK
clk => del[10][3].CLK
clk => del[10][4].CLK
clk => del[10][5].CLK
clk => del[10][6].CLK
clk => del[10][7].CLK
clk => del[10][8].CLK
clk => del[10][9].CLK
clk => del[10][10].CLK
clk => del[10][11].CLK
clk => del[10][12].CLK
clk => del[10][13].CLK
clk => del[10][14].CLK
clk => del[10][15].CLK
clk => del[10][16].CLK
clk => del[10][17].CLK
clk => del[10][18].CLK
clk => del[10][19].CLK
clk => del[10][20].CLK
clk => del[10][21].CLK
clk => del[10][22].CLK
clk => del[10][23].CLK
clk => del[11][2].CLK
clk => del[11][3].CLK
clk => del[11][4].CLK
clk => del[11][5].CLK
clk => del[11][6].CLK
clk => del[11][7].CLK
clk => del[11][8].CLK
clk => del[11][9].CLK
clk => del[11][10].CLK
clk => del[11][11].CLK
clk => del[11][12].CLK
clk => del[11][13].CLK
clk => del[11][14].CLK
clk => del[11][15].CLK
clk => del[11][16].CLK
clk => del[11][17].CLK
clk => del[11][18].CLK
clk => del[11][19].CLK
clk => del[11][20].CLK
clk => del[11][21].CLK
clk => del[11][22].CLK
clk => del[11][23].CLK
clk => del[12][2].CLK
clk => del[12][3].CLK
clk => del[12][4].CLK
clk => del[12][5].CLK
clk => del[12][6].CLK
clk => del[12][7].CLK
clk => del[12][8].CLK
clk => del[12][9].CLK
clk => del[12][10].CLK
clk => del[12][11].CLK
clk => del[12][12].CLK
clk => del[12][13].CLK
clk => del[12][14].CLK
clk => del[12][15].CLK
clk => del[12][16].CLK
clk => del[12][17].CLK
clk => del[12][18].CLK
clk => del[12][19].CLK
clk => del[12][20].CLK
clk => del[12][21].CLK
clk => del[12][22].CLK
clk => del[12][23].CLK
clk => del[13][2].CLK
clk => del[13][3].CLK
clk => del[13][4].CLK
clk => del[13][5].CLK
clk => del[13][6].CLK
clk => del[13][7].CLK
clk => del[13][8].CLK
clk => del[13][9].CLK
clk => del[13][10].CLK
clk => del[13][11].CLK
clk => del[13][12].CLK
clk => del[13][13].CLK
clk => del[13][14].CLK
clk => del[13][15].CLK
clk => del[13][16].CLK
clk => del[13][17].CLK
clk => del[13][18].CLK
clk => del[13][19].CLK
clk => del[13][20].CLK
clk => del[13][21].CLK
clk => del[13][22].CLK
clk => del[13][23].CLK
clk => del[14][2].CLK
clk => del[14][3].CLK
clk => del[14][4].CLK
clk => del[14][5].CLK
clk => del[14][6].CLK
clk => del[14][7].CLK
clk => del[14][8].CLK
clk => del[14][9].CLK
clk => del[14][10].CLK
clk => del[14][11].CLK
clk => del[14][12].CLK
clk => del[14][13].CLK
clk => del[14][14].CLK
clk => del[14][15].CLK
clk => del[14][16].CLK
clk => del[14][17].CLK
clk => del[14][18].CLK
clk => del[14][19].CLK
clk => del[14][20].CLK
clk => del[14][21].CLK
clk => del[14][22].CLK
clk => del[14][23].CLK
clk => del[15][2].CLK
clk => del[15][3].CLK
clk => del[15][4].CLK
clk => del[15][5].CLK
clk => del[15][6].CLK
clk => del[15][7].CLK
clk => del[15][8].CLK
clk => del[15][9].CLK
clk => del[15][10].CLK
clk => del[15][11].CLK
clk => del[15][12].CLK
clk => del[15][13].CLK
clk => del[15][14].CLK
clk => del[15][15].CLK
clk => del[15][16].CLK
clk => del[15][17].CLK
clk => del[15][18].CLK
clk => del[15][19].CLK
clk => del[15][20].CLK
clk => del[15][21].CLK
clk => del[15][22].CLK
clk => del[15][23].CLK
d[0] => ~NO_FANOUT~
d[1] => del.DATAA
d[2] => del.DATAA
d[3] => del.DATAA
d[4] => del.DATAA
d[5] => del.DATAA
d[6] => del.DATAA
d[7] => del.DATAA
d[8] => del.DATAA
d[9] => del.DATAA
d[10] => del.DATAA
d[11] => del.DATAA
d[12] => del.DATAA
d[13] => del.DATAA
d[14] => del.DATAA
d[15] => del.DATAA
d[16] => del.DATAA
d[17] => del.DATAA
d[18] => del.DATAA
d[19] => del.DATAA
d[20] => del.DATAA
d[21] => del.DATAA
d[22] => del.DATAA
d[23] => del.DATAA
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
reset_n => del.OUTPUTSELECT
q[0] <= regq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= regq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= regq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= regq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= regq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= regq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= regq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= regq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= regq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= regq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= regq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= regq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= regq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= regq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= regq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= regq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= regq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= regq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= regq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= regq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= regq[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= regq[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= regq[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= regq[23].DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|KP_delay:effect|clock_buff:kpbuff
inclk => inclk.IN1
outclk <= clock_buff_altclkctrl_0:altclkctrl_0.outclk


|adc_mic_lcd|KP_delay:effect|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component.outclk


|adc_mic_lcd|KP_delay:effect|clock_buff:kpbuff|clock_buff_altclkctrl_0:altclkctrl_0|clock_buff_altclkctrl_0_sub:clock_buff_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|adc_mic_lcd|lfsr:noise
out24_7[0] <= out24ref_7[8].DB_MAX_OUTPUT_PORT_TYPE
out24_7[1] <= out24ref_7[9].DB_MAX_OUTPUT_PORT_TYPE
out24_7[2] <= out24ref_7[10].DB_MAX_OUTPUT_PORT_TYPE
out24_7[3] <= out24ref_7[11].DB_MAX_OUTPUT_PORT_TYPE
out24_7[4] <= out24ref_7[12].DB_MAX_OUTPUT_PORT_TYPE
out24_7[5] <= out24ref_7[13].DB_MAX_OUTPUT_PORT_TYPE
out24_7[6] <= out24ref_7[14].DB_MAX_OUTPUT_PORT_TYPE
out24_7[7] <= out24ref_7[15].DB_MAX_OUTPUT_PORT_TYPE
out24_7[8] <= out24ref_7[16].DB_MAX_OUTPUT_PORT_TYPE
out24_7[9] <= out24ref_7[17].DB_MAX_OUTPUT_PORT_TYPE
out24_7[10] <= out24ref_7[18].DB_MAX_OUTPUT_PORT_TYPE
out24_7[11] <= out24ref_7[19].DB_MAX_OUTPUT_PORT_TYPE
out24_7[12] <= out24ref_7[20].DB_MAX_OUTPUT_PORT_TYPE
out24_7[13] <= out24ref_7[21].DB_MAX_OUTPUT_PORT_TYPE
out24_7[14] <= out24ref_7[22].DB_MAX_OUTPUT_PORT_TYPE
out24_7[15] <= out24ref_7[23].DB_MAX_OUTPUT_PORT_TYPE
out24_6[0] <= out24ref_6[8].DB_MAX_OUTPUT_PORT_TYPE
out24_6[1] <= out24ref_6[9].DB_MAX_OUTPUT_PORT_TYPE
out24_6[2] <= out24ref_6[10].DB_MAX_OUTPUT_PORT_TYPE
out24_6[3] <= out24ref_6[11].DB_MAX_OUTPUT_PORT_TYPE
out24_6[4] <= out24ref_6[12].DB_MAX_OUTPUT_PORT_TYPE
out24_6[5] <= out24ref_6[13].DB_MAX_OUTPUT_PORT_TYPE
out24_6[6] <= out24ref_6[14].DB_MAX_OUTPUT_PORT_TYPE
out24_6[7] <= out24ref_6[15].DB_MAX_OUTPUT_PORT_TYPE
out24_6[8] <= out24ref_6[16].DB_MAX_OUTPUT_PORT_TYPE
out24_6[9] <= out24ref_6[17].DB_MAX_OUTPUT_PORT_TYPE
out24_6[10] <= out24ref_6[18].DB_MAX_OUTPUT_PORT_TYPE
out24_6[11] <= out24ref_6[19].DB_MAX_OUTPUT_PORT_TYPE
out24_6[12] <= out24ref_6[20].DB_MAX_OUTPUT_PORT_TYPE
out24_6[13] <= out24ref_6[21].DB_MAX_OUTPUT_PORT_TYPE
out24_6[14] <= out24ref_6[22].DB_MAX_OUTPUT_PORT_TYPE
out24_6[15] <= out24ref_6[23].DB_MAX_OUTPUT_PORT_TYPE
out24_5[0] <= out24ref_5[8].DB_MAX_OUTPUT_PORT_TYPE
out24_5[1] <= out24ref_5[9].DB_MAX_OUTPUT_PORT_TYPE
out24_5[2] <= out24ref_5[10].DB_MAX_OUTPUT_PORT_TYPE
out24_5[3] <= out24ref_5[11].DB_MAX_OUTPUT_PORT_TYPE
out24_5[4] <= out24ref_5[12].DB_MAX_OUTPUT_PORT_TYPE
out24_5[5] <= out24ref_5[13].DB_MAX_OUTPUT_PORT_TYPE
out24_5[6] <= out24ref_5[14].DB_MAX_OUTPUT_PORT_TYPE
out24_5[7] <= out24ref_5[15].DB_MAX_OUTPUT_PORT_TYPE
out24_5[8] <= out24ref_5[16].DB_MAX_OUTPUT_PORT_TYPE
out24_5[9] <= out24ref_5[17].DB_MAX_OUTPUT_PORT_TYPE
out24_5[10] <= out24ref_5[18].DB_MAX_OUTPUT_PORT_TYPE
out24_5[11] <= out24ref_5[19].DB_MAX_OUTPUT_PORT_TYPE
out24_5[12] <= out24ref_5[20].DB_MAX_OUTPUT_PORT_TYPE
out24_5[13] <= out24ref_5[21].DB_MAX_OUTPUT_PORT_TYPE
out24_5[14] <= out24ref_5[22].DB_MAX_OUTPUT_PORT_TYPE
out24_5[15] <= out24ref_5[23].DB_MAX_OUTPUT_PORT_TYPE
out24_4[0] <= out24ref_4[8].DB_MAX_OUTPUT_PORT_TYPE
out24_4[1] <= out24ref_4[9].DB_MAX_OUTPUT_PORT_TYPE
out24_4[2] <= out24ref_4[10].DB_MAX_OUTPUT_PORT_TYPE
out24_4[3] <= out24ref_4[11].DB_MAX_OUTPUT_PORT_TYPE
out24_4[4] <= out24ref_4[12].DB_MAX_OUTPUT_PORT_TYPE
out24_4[5] <= out24ref_4[13].DB_MAX_OUTPUT_PORT_TYPE
out24_4[6] <= out24ref_4[14].DB_MAX_OUTPUT_PORT_TYPE
out24_4[7] <= out24ref_4[15].DB_MAX_OUTPUT_PORT_TYPE
out24_4[8] <= out24ref_4[16].DB_MAX_OUTPUT_PORT_TYPE
out24_4[9] <= out24ref_4[17].DB_MAX_OUTPUT_PORT_TYPE
out24_4[10] <= out24ref_4[18].DB_MAX_OUTPUT_PORT_TYPE
out24_4[11] <= out24ref_4[19].DB_MAX_OUTPUT_PORT_TYPE
out24_4[12] <= out24ref_4[20].DB_MAX_OUTPUT_PORT_TYPE
out24_4[13] <= out24ref_4[21].DB_MAX_OUTPUT_PORT_TYPE
out24_4[14] <= out24ref_4[22].DB_MAX_OUTPUT_PORT_TYPE
out24_4[15] <= out24ref_4[23].DB_MAX_OUTPUT_PORT_TYPE
out24_3[0] <= out24ref_3[8].DB_MAX_OUTPUT_PORT_TYPE
out24_3[1] <= out24ref_3[9].DB_MAX_OUTPUT_PORT_TYPE
out24_3[2] <= out24ref_3[10].DB_MAX_OUTPUT_PORT_TYPE
out24_3[3] <= out24ref_3[11].DB_MAX_OUTPUT_PORT_TYPE
out24_3[4] <= out24ref_3[12].DB_MAX_OUTPUT_PORT_TYPE
out24_3[5] <= out24ref_3[13].DB_MAX_OUTPUT_PORT_TYPE
out24_3[6] <= out24ref_3[14].DB_MAX_OUTPUT_PORT_TYPE
out24_3[7] <= out24ref_3[15].DB_MAX_OUTPUT_PORT_TYPE
out24_3[8] <= out24ref_3[16].DB_MAX_OUTPUT_PORT_TYPE
out24_3[9] <= out24ref_3[17].DB_MAX_OUTPUT_PORT_TYPE
out24_3[10] <= out24ref_3[18].DB_MAX_OUTPUT_PORT_TYPE
out24_3[11] <= out24ref_3[19].DB_MAX_OUTPUT_PORT_TYPE
out24_3[12] <= out24ref_3[20].DB_MAX_OUTPUT_PORT_TYPE
out24_3[13] <= out24ref_3[21].DB_MAX_OUTPUT_PORT_TYPE
out24_3[14] <= out24ref_3[22].DB_MAX_OUTPUT_PORT_TYPE
out24_3[15] <= out24ref_3[23].DB_MAX_OUTPUT_PORT_TYPE
out24_2[0] <= out24ref_2[8].DB_MAX_OUTPUT_PORT_TYPE
out24_2[1] <= out24ref_2[9].DB_MAX_OUTPUT_PORT_TYPE
out24_2[2] <= out24ref_2[10].DB_MAX_OUTPUT_PORT_TYPE
out24_2[3] <= out24ref_2[11].DB_MAX_OUTPUT_PORT_TYPE
out24_2[4] <= out24ref_2[12].DB_MAX_OUTPUT_PORT_TYPE
out24_2[5] <= out24ref_2[13].DB_MAX_OUTPUT_PORT_TYPE
out24_2[6] <= out24ref_2[14].DB_MAX_OUTPUT_PORT_TYPE
out24_2[7] <= out24ref_2[15].DB_MAX_OUTPUT_PORT_TYPE
out24_2[8] <= out24ref_2[16].DB_MAX_OUTPUT_PORT_TYPE
out24_2[9] <= out24ref_2[17].DB_MAX_OUTPUT_PORT_TYPE
out24_2[10] <= out24ref_2[18].DB_MAX_OUTPUT_PORT_TYPE
out24_2[11] <= out24ref_2[19].DB_MAX_OUTPUT_PORT_TYPE
out24_2[12] <= out24ref_2[20].DB_MAX_OUTPUT_PORT_TYPE
out24_2[13] <= out24ref_2[21].DB_MAX_OUTPUT_PORT_TYPE
out24_2[14] <= out24ref_2[22].DB_MAX_OUTPUT_PORT_TYPE
out24_2[15] <= out24ref_2[23].DB_MAX_OUTPUT_PORT_TYPE
out24_1[0] <= out24ref_1[8].DB_MAX_OUTPUT_PORT_TYPE
out24_1[1] <= out24ref_1[9].DB_MAX_OUTPUT_PORT_TYPE
out24_1[2] <= out24ref_1[10].DB_MAX_OUTPUT_PORT_TYPE
out24_1[3] <= out24ref_1[11].DB_MAX_OUTPUT_PORT_TYPE
out24_1[4] <= out24ref_1[12].DB_MAX_OUTPUT_PORT_TYPE
out24_1[5] <= out24ref_1[13].DB_MAX_OUTPUT_PORT_TYPE
out24_1[6] <= out24ref_1[14].DB_MAX_OUTPUT_PORT_TYPE
out24_1[7] <= out24ref_1[15].DB_MAX_OUTPUT_PORT_TYPE
out24_1[8] <= out24ref_1[16].DB_MAX_OUTPUT_PORT_TYPE
out24_1[9] <= out24ref_1[17].DB_MAX_OUTPUT_PORT_TYPE
out24_1[10] <= out24ref_1[18].DB_MAX_OUTPUT_PORT_TYPE
out24_1[11] <= out24ref_1[19].DB_MAX_OUTPUT_PORT_TYPE
out24_1[12] <= out24ref_1[20].DB_MAX_OUTPUT_PORT_TYPE
out24_1[13] <= out24ref_1[21].DB_MAX_OUTPUT_PORT_TYPE
out24_1[14] <= out24ref_1[22].DB_MAX_OUTPUT_PORT_TYPE
out24_1[15] <= out24ref_1[23].DB_MAX_OUTPUT_PORT_TYPE
out24_0[0] <= out24ref_0[8].DB_MAX_OUTPUT_PORT_TYPE
out24_0[1] <= out24ref_0[9].DB_MAX_OUTPUT_PORT_TYPE
out24_0[2] <= out24ref_0[10].DB_MAX_OUTPUT_PORT_TYPE
out24_0[3] <= out24ref_0[11].DB_MAX_OUTPUT_PORT_TYPE
out24_0[4] <= out24ref_0[12].DB_MAX_OUTPUT_PORT_TYPE
out24_0[5] <= out24ref_0[13].DB_MAX_OUTPUT_PORT_TYPE
out24_0[6] <= out24ref_0[14].DB_MAX_OUTPUT_PORT_TYPE
out24_0[7] <= out24ref_0[15].DB_MAX_OUTPUT_PORT_TYPE
out24_0[8] <= out24ref_0[16].DB_MAX_OUTPUT_PORT_TYPE
out24_0[9] <= out24ref_0[17].DB_MAX_OUTPUT_PORT_TYPE
out24_0[10] <= out24ref_0[18].DB_MAX_OUTPUT_PORT_TYPE
out24_0[11] <= out24ref_0[19].DB_MAX_OUTPUT_PORT_TYPE
out24_0[12] <= out24ref_0[20].DB_MAX_OUTPUT_PORT_TYPE
out24_0[13] <= out24ref_0[21].DB_MAX_OUTPUT_PORT_TYPE
out24_0[14] <= out24ref_0[22].DB_MAX_OUTPUT_PORT_TYPE
out24_0[15] <= out24ref_0[23].DB_MAX_OUTPUT_PORT_TYPE
a_clk => ~NO_FANOUT~
clk => out24ref_0[8].CLK
clk => out24ref_0[9].CLK
clk => out24ref_0[10].CLK
clk => out24ref_0[11].CLK
clk => out24ref_0[12].CLK
clk => out24ref_0[13].CLK
clk => out24ref_0[14].CLK
clk => out24ref_0[15].CLK
clk => out24ref_0[16].CLK
clk => out24ref_0[17].CLK
clk => out24ref_0[18].CLK
clk => out24ref_0[19].CLK
clk => out24ref_0[20].CLK
clk => out24ref_0[21].CLK
clk => out24ref_0[22].CLK
clk => out24ref_0[23].CLK
clk => out24ref_1[8].CLK
clk => out24ref_1[9].CLK
clk => out24ref_1[10].CLK
clk => out24ref_1[11].CLK
clk => out24ref_1[12].CLK
clk => out24ref_1[13].CLK
clk => out24ref_1[14].CLK
clk => out24ref_1[15].CLK
clk => out24ref_1[16].CLK
clk => out24ref_1[17].CLK
clk => out24ref_1[18].CLK
clk => out24ref_1[19].CLK
clk => out24ref_1[20].CLK
clk => out24ref_1[21].CLK
clk => out24ref_1[22].CLK
clk => out24ref_1[23].CLK
clk => out24ref_2[8].CLK
clk => out24ref_2[9].CLK
clk => out24ref_2[10].CLK
clk => out24ref_2[11].CLK
clk => out24ref_2[12].CLK
clk => out24ref_2[13].CLK
clk => out24ref_2[14].CLK
clk => out24ref_2[15].CLK
clk => out24ref_2[16].CLK
clk => out24ref_2[17].CLK
clk => out24ref_2[18].CLK
clk => out24ref_2[19].CLK
clk => out24ref_2[20].CLK
clk => out24ref_2[21].CLK
clk => out24ref_2[22].CLK
clk => out24ref_2[23].CLK
clk => out24ref_3[8].CLK
clk => out24ref_3[9].CLK
clk => out24ref_3[10].CLK
clk => out24ref_3[11].CLK
clk => out24ref_3[12].CLK
clk => out24ref_3[13].CLK
clk => out24ref_3[14].CLK
clk => out24ref_3[15].CLK
clk => out24ref_3[16].CLK
clk => out24ref_3[17].CLK
clk => out24ref_3[18].CLK
clk => out24ref_3[19].CLK
clk => out24ref_3[20].CLK
clk => out24ref_3[21].CLK
clk => out24ref_3[22].CLK
clk => out24ref_3[23].CLK
clk => out24ref_4[8].CLK
clk => out24ref_4[9].CLK
clk => out24ref_4[10].CLK
clk => out24ref_4[11].CLK
clk => out24ref_4[12].CLK
clk => out24ref_4[13].CLK
clk => out24ref_4[14].CLK
clk => out24ref_4[15].CLK
clk => out24ref_4[16].CLK
clk => out24ref_4[17].CLK
clk => out24ref_4[18].CLK
clk => out24ref_4[19].CLK
clk => out24ref_4[20].CLK
clk => out24ref_4[21].CLK
clk => out24ref_4[22].CLK
clk => out24ref_4[23].CLK
clk => out24ref_5[8].CLK
clk => out24ref_5[9].CLK
clk => out24ref_5[10].CLK
clk => out24ref_5[11].CLK
clk => out24ref_5[12].CLK
clk => out24ref_5[13].CLK
clk => out24ref_5[14].CLK
clk => out24ref_5[15].CLK
clk => out24ref_5[16].CLK
clk => out24ref_5[17].CLK
clk => out24ref_5[18].CLK
clk => out24ref_5[19].CLK
clk => out24ref_5[20].CLK
clk => out24ref_5[21].CLK
clk => out24ref_5[22].CLK
clk => out24ref_5[23].CLK
clk => out24ref_6[8].CLK
clk => out24ref_6[9].CLK
clk => out24ref_6[10].CLK
clk => out24ref_6[11].CLK
clk => out24ref_6[12].CLK
clk => out24ref_6[13].CLK
clk => out24ref_6[14].CLK
clk => out24ref_6[15].CLK
clk => out24ref_6[16].CLK
clk => out24ref_6[17].CLK
clk => out24ref_6[18].CLK
clk => out24ref_6[19].CLK
clk => out24ref_6[20].CLK
clk => out24ref_6[21].CLK
clk => out24ref_6[22].CLK
clk => out24ref_6[23].CLK
clk => out24ref_7[8].CLK
clk => out24ref_7[9].CLK
clk => out24ref_7[10].CLK
clk => out24ref_7[11].CLK
clk => out24ref_7[12].CLK
clk => out24ref_7[13].CLK
clk => out24ref_7[14].CLK
clk => out24ref_7[15].CLK
clk => out24ref_7[16].CLK
clk => out24ref_7[17].CLK
clk => out24ref_7[18].CLK
clk => out24ref_7[19].CLK
clk => out24ref_7[20].CLK
clk => out24ref_7[21].CLK
clk => out24ref_7[22].CLK
clk => out24ref_7[23].CLK
clk => out[0].CLK
clk => out[1].CLK
clk => out[2].CLK
clk => out[3].CLK
clk => out[4].CLK
clk => out[5].CLK
clk => out[6].CLK
clk => out[7].CLK
clk => out[8].CLK
clk => out[9].CLK
clk => out[10].CLK
clk => out[11].CLK
clk => out[12].CLK
clk => out[13].CLK
clk => out[14].CLK
clk => out[15].CLK
clk => out[16].CLK
clk => out[17].CLK
clk => out[18].CLK
clk => out[19].CLK
clk => out[20].CLK
clk => out[21].CLK
clk => out[22].CLK
clk => out[23].CLK
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_7.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_6.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_5.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_4.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_3.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_2.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_1.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out24ref_0.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT


|adc_mic_lcd|ADC_SEG_LED:segR
reset_n => ~NO_FANOUT~
clk => hex0[0].CLK
clk => hex0[1].CLK
clk => hex0[2].CLK
clk => hex0[3].CLK
clk => hex0[4].CLK
clk => hex0[5].CLK
clk => hex0[6].CLK
clk => vol[0].CLK
clk => vol[1].CLK
clk => vol[2].CLK
clk => vol[3].CLK
clk => vol[4].CLK
clk => vol[5].CLK
clk => vol[6].CLK
clk => vol[7].CLK
clk => vol[8].CLK
clk => vol[9].CLK
adc_rd[0] => Decoder0.IN3
adc_rd[1] => Decoder0.IN2
adc_rd[1] => Decoder1.IN2
adc_rd[2] => Decoder0.IN1
adc_rd[2] => Decoder1.IN1
adc_rd[2] => Decoder2.IN1
adc_rd[3] => Decoder0.IN0
adc_rd[3] => Decoder1.IN0
adc_rd[3] => Decoder2.IN0
adc_rd[3] => vol[7].DATAIN
LED[0] <= vol[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= vol[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= vol[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= vol[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= vol[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= vol[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= vol[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= vol[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= vol[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= vol[9].DB_MAX_OUTPUT_PORT_TYPE
HEXR[0] <= hex0[0].DB_MAX_OUTPUT_PORT_TYPE
HEXR[1] <= hex0[1].DB_MAX_OUTPUT_PORT_TYPE
HEXR[2] <= hex0[2].DB_MAX_OUTPUT_PORT_TYPE
HEXR[3] <= hex0[3].DB_MAX_OUTPUT_PORT_TYPE
HEXR[4] <= hex0[4].DB_MAX_OUTPUT_PORT_TYPE
HEXR[5] <= hex0[5].DB_MAX_OUTPUT_PORT_TYPE
HEXR[6] <= hex0[6].DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|ADC_SEG_LED:segL
reset_n => ~NO_FANOUT~
clk => hex0[0].CLK
clk => hex0[1].CLK
clk => hex0[2].CLK
clk => hex0[3].CLK
clk => hex0[4].CLK
clk => hex0[5].CLK
clk => hex0[6].CLK
clk => vol[0].CLK
clk => vol[1].CLK
clk => vol[2].CLK
clk => vol[3].CLK
clk => vol[4].CLK
clk => vol[5].CLK
clk => vol[6].CLK
clk => vol[7].CLK
clk => vol[8].CLK
clk => vol[9].CLK
adc_rd[0] => Decoder0.IN3
adc_rd[1] => Decoder0.IN2
adc_rd[1] => Decoder1.IN2
adc_rd[2] => Decoder0.IN1
adc_rd[2] => Decoder1.IN1
adc_rd[2] => Decoder2.IN1
adc_rd[3] => Decoder0.IN0
adc_rd[3] => Decoder1.IN0
adc_rd[3] => Decoder2.IN0
adc_rd[3] => vol[7].DATAIN
LED[0] <= vol[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= vol[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= vol[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= vol[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= vol[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= vol[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= vol[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= vol[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= vol[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= vol[9].DB_MAX_OUTPUT_PORT_TYPE
HEXR[0] <= hex0[0].DB_MAX_OUTPUT_PORT_TYPE
HEXR[1] <= hex0[1].DB_MAX_OUTPUT_PORT_TYPE
HEXR[2] <= hex0[2].DB_MAX_OUTPUT_PORT_TYPE
HEXR[3] <= hex0[3].DB_MAX_OUTPUT_PORT_TYPE
HEXR[4] <= hex0[4].DB_MAX_OUTPUT_PORT_TYPE
HEXR[5] <= hex0[5].DB_MAX_OUTPUT_PORT_TYPE
HEXR[6] <= hex0[6].DB_MAX_OUTPUT_PORT_TYPE


|adc_mic_lcd|DAC16:dac1
RESET_N => ST.OUTPUTSELECT
RESET_N => ST.OUTPUTSELECT
RESET_N => ST.OUTPUTSELECT
RESET_N => ST.OUTPUTSELECT
RESET_N => ST.OUTPUTSELECT
RESET_N => SYNC.OUTPUTSELECT
RESET_N => SCLK.OUTPUTSELECT
RESET_N => DIN.OUTPUTSELECT
RESET_N => CNT.OUTPUTSELECT
RESET_N => CNT.OUTPUTSELECT
RESET_N => CNT.OUTPUTSELECT
RESET_N => CNT.OUTPUTSELECT
RESET_N => CNT.OUTPUTSELECT
RESET_N => RDATA[0].ENA
RESET_N => RDATA[1].ENA
RESET_N => RDATA[2].ENA
RESET_N => RDATA[3].ENA
RESET_N => RDATA[4].ENA
RESET_N => RDATA[5].ENA
RESET_N => RDATA[6].ENA
RESET_N => RDATA[7].ENA
RESET_N => RDATA[8].ENA
RESET_N => RDATA[9].ENA
RESET_N => RDATA[10].ENA
RESET_N => RDATA[11].ENA
RESET_N => RDATA[12].ENA
RESET_N => RDATA[13].ENA
RESET_N => RDATA[14].ENA
RESET_N => RDATA[15].ENA
RESET_N => RDATA[16].ENA
RESET_N => RDATA[17].ENA
RESET_N => RDATA[18].ENA
RESET_N => RDATA[19].ENA
RESET_N => RDATA[20].ENA
RESET_N => RDATA[21].ENA
RESET_N => RDATA[22].ENA
RESET_N => RDATA[23].ENA
CLK_50 => RDATA[0].CLK
CLK_50 => RDATA[1].CLK
CLK_50 => RDATA[2].CLK
CLK_50 => RDATA[3].CLK
CLK_50 => RDATA[4].CLK
CLK_50 => RDATA[5].CLK
CLK_50 => RDATA[6].CLK
CLK_50 => RDATA[7].CLK
CLK_50 => RDATA[8].CLK
CLK_50 => RDATA[9].CLK
CLK_50 => RDATA[10].CLK
CLK_50 => RDATA[11].CLK
CLK_50 => RDATA[12].CLK
CLK_50 => RDATA[13].CLK
CLK_50 => RDATA[14].CLK
CLK_50 => RDATA[15].CLK
CLK_50 => RDATA[16].CLK
CLK_50 => RDATA[17].CLK
CLK_50 => RDATA[18].CLK
CLK_50 => RDATA[19].CLK
CLK_50 => RDATA[20].CLK
CLK_50 => RDATA[21].CLK
CLK_50 => RDATA[22].CLK
CLK_50 => RDATA[23].CLK
CLK_50 => CNT[0].CLK
CLK_50 => CNT[1].CLK
CLK_50 => CNT[2].CLK
CLK_50 => CNT[3].CLK
CLK_50 => CNT[4].CLK
CLK_50 => DIN~reg0.CLK
CLK_50 => SCLK~reg0.CLK
CLK_50 => SYNC~reg0.CLK
CLK_50 => ST~1.DATAIN
DATA24[0] => ~NO_FANOUT~
DATA24[1] => ~NO_FANOUT~
DATA24[2] => ~NO_FANOUT~
DATA24[3] => ~NO_FANOUT~
DATA24[4] => ~NO_FANOUT~
DATA24[5] => ~NO_FANOUT~
DATA24[6] => ~NO_FANOUT~
DATA24[7] => ~NO_FANOUT~
DATA24[8] => Selector24.IN2
DATA24[9] => Selector23.IN1
DATA24[10] => Selector22.IN1
DATA24[11] => Selector21.IN1
DATA24[12] => Selector20.IN1
DATA24[13] => Selector19.IN1
DATA24[14] => Selector18.IN1
DATA24[15] => Selector17.IN1
DATA24[16] => Selector16.IN1
DATA24[17] => Selector15.IN1
DATA24[18] => Selector14.IN1
DATA24[19] => Selector13.IN1
DATA24[20] => Selector12.IN1
DATA24[21] => Selector11.IN1
DATA24[22] => Selector10.IN1
DATA24[23] => Selector9.IN1
SYNC <= SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
DIN <= DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE


