{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601407704006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601407704022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 15:28:23 2020 " "Processing started: Tue Sep 29 15:28:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601407704022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601407704022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment1 -c experiment1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment1 -c experiment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601407704022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601407704471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab3-group03-tuesday/experiment1/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab3-group03-tuesday/experiment1/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/VGA_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601407713120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601407713120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab3-group03-tuesday/experiment1/rtl/experiment1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experiment1 " "Found entity 1: experiment1" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601407713125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601407713125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment1 " "Elaborating entity \"experiment1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601407713162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGA_unit " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGA_unit\"" {  } { { "../rtl/experiment1.sv" "VGA_unit" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601407713179 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601407713660 "|experiment1|VGA_SYNC_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601407713660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601407713739 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601407714276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601407714276 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab3-group03-tuesday/experiment1/rtl/experiment1.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601407714342 "|experiment1|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601407714342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601407714342 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601407714342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601407714342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601407714342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601407714371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 15:28:34 2020 " "Processing ended: Tue Sep 29 15:28:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601407714371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601407714371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601407714371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601407714371 ""}
