Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue May 19 22:04:55 2020
| Host         : malak running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |              32 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|      Clock Signal     |                      Enable Signal                     |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  CLK50MHZ             |                                                        |                                                                |                1 |              1 |
|  CLK50MHZ             | keyboard/debounce/O0_i_1_n_0                           |                                                                |                1 |              1 |
|  CLK50MHZ             | keyboard/debounce/O1_i_1_n_0                           |                                                                |                1 |              1 |
|  CLK50MHZ             | keyboard/debounce/clear                                |                                                                |                1 |              1 |
|  CLK50MHZ             | keyboard/debounce/Iv1_i_1_n_0                          |                                                                |                1 |              1 |
|  vgasys1/fclk         |                                                        | vgasys1/uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[9]_0 |                1 |              1 |
|  vgasys1/fclk         |                                                        | vgasys1/uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]_0 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG  |                                                        |                                                                |                2 |              2 |
|  vgasys1/fclk         |                                                        |                                                                |                1 |              3 |
|  CLK50MHZ             |                                                        | keyboard/debounce/clear                                        |                1 |              4 |
| ~keyboard/debounce/O0 | keyboard/cnt                                           | keyboard/cnt[3]_i_1_n_0                                        |                1 |              4 |
|  CLK50MHZ             | keyboard/debounce/cnt1[4]_i_1_n_0                      | keyboard/debounce/Iv1_i_1_n_0                                  |                2 |              5 |
|  keyboard/flag        | keyboard/keycode[6]_i_1_n_0                            |                                                                |                2 |              8 |
| ~keyboard/debounce/O0 |                                                        |                                                                |                3 |              9 |
|  vgasys1/fclk         | vgasys1/uAHBVGA/uVGAInterface/FreqDivider/TrigDiv      |                                                                |                3 |             10 |
|  vgasys1/fclk         | vgasys1/uAHBVGA/uVGAInterface/HorzAddrCounter/TrigHOut |                                                                |                3 |             10 |
+-----------------------+--------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


