verilog xil_defaultlib --include "../../../../HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../HELPS_vf_pss_rev_13.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ipshared/0199/AXI_Slave_for_SFR_S00_AXI.v" \
"../../../bd/design_1/ipshared/0199/AXI_Slave_for_SFR.v" \
"../../../bd/design_1/ip/design_1_AXI_Slave_for_SFR_0_1/sim/design_1_AXI_Slave_for_SFR_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_2/sim/design_1_auto_ds_2.v" \
"../../../bd/design_1/ip/design_1_auto_ds_3/sim/design_1_auto_ds_3.v" \
"../../../bd/design_1/ip/design_1_auto_ds_4/sim/design_1_auto_ds_4.v" \

verilog xil_defaultlib "glbl.v"

nosort
