--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf planAhead.ucf
-ucf PreTrigger.ucf -ucf Pre.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 1.489ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: Sys_clk/DCM_ADV_INST1/CLKFX
  Logical resource: Sys_clk/DCM_ADV_INST1/CLKFX
  Location pin: DCM_ADV_X0Y4.CLKFX
  Clock network: Sys_clk/U1_CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: Sys_clk/DCM_ADV_INST1/CLKIN
  Logical resource: Sys_clk/DCM_ADV_INST1/CLKIN
  Location pin: DCM_ADV_X0Y4.CLKIN
  Clock network: Sys_clk/U1_CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: Sys_clk/DCM_ADV_INST1/CLK0
  Logical resource: Sys_clk/DCM_ADV_INST1/CLK0
  Location pin: DCM_ADV_X0Y4.CLK0
  Clock network: Sys_clk/U1_CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FCO0 = PERIOD TIMEGRP "ADC_FCO0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO1 = PERIOD TIMEGRP "ADC_DCO_LVDS1" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO2 = PERIOD TIMEGRP "ADC_DCO_LVDS2" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO4 = PERIOD TIMEGRP "ADC_DCO_LVDS4" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO5 = PERIOD TIMEGRP "ADC_DCO_LVDS5" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO6 = PERIOD TIMEGRP "ADC_DCO_LVDS6" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Sys_clk_U1_CLK0_BUF = PERIOD TIMEGRP 
"Sys_clk_U1_CLK0_BUF" TS_Qclock HIGH         50% INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 369 paths analyzed, 78 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X79Y117.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_25 (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (1.697 - 1.750)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_25 to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y150.YQ     Tcko                  0.360   CntTest/count<24>
                                                       CntTest/count_25
    SLICE_X79Y116.G3     net (fanout=4)        1.597   CntTest/count<25>
    SLICE_X79Y116.Y      Tilo                  0.194   PowerUp1/Trig_not0001
                                                       PowerUp1/Trig_not00011
    SLICE_X79Y117.CE     net (fanout=1)        0.430   PowerUp1/Trig_not0001
    SLICE_X79Y117.CLK    Tceck                 0.553   PowerUp1/Trig
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.107ns logic, 2.027ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.001ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (1.697 - 1.747)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y138.XQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X79Y116.G2     net (fanout=4)        1.464   CntTest/count<0>
    SLICE_X79Y116.Y      Tilo                  0.194   PowerUp1/Trig_not0001
                                                       PowerUp1/Trig_not00011
    SLICE_X79Y117.CE     net (fanout=1)        0.430   PowerUp1/Trig_not0001
    SLICE_X79Y117.CLK    Tceck                 0.553   PowerUp1/Trig
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      3.001ns (1.107ns logic, 1.894ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp0 (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.776 - 0.820)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PowerUp0 to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y117.YQ     Tcko                  0.340   PowerUp0
                                                       PowerUp0
    SLICE_X79Y116.G4     net (fanout=3)        0.624   PowerUp0
    SLICE_X79Y116.Y      Tilo                  0.194   PowerUp1/Trig_not0001
                                                       PowerUp1/Trig_not00011
    SLICE_X79Y117.CE     net (fanout=1)        0.430   PowerUp1/Trig_not0001
    SLICE_X79Y117.CLK    Tceck                 0.553   PowerUp1/Trig
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (1.087ns logic, 1.054ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_25 (SLICE_X82Y150.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.925ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y138.XQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X82Y138.F2     net (fanout=4)        0.532   CntTest/count<0>
    SLICE_X82Y138.COUT   Topcyf                0.576   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X82Y139.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X82Y139.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X82Y140.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X82Y140.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X82Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X82Y141.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X82Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X82Y142.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X82Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X82Y143.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X82Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X82Y144.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X82Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X82Y145.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X82Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X82Y146.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X82Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X82Y147.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X82Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X82Y148.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X82Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X82Y149.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X82Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X82Y150.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (2.393ns logic, 0.532ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.824ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y139.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X82Y139.F2     net (fanout=3)        0.520   CntTest/count<2>
    SLICE_X82Y139.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X82Y140.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X82Y140.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X82Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X82Y141.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X82Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X82Y142.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X82Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X82Y143.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X82Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X82Y144.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X82Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X82Y145.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X82Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X82Y146.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X82Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X82Y147.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X82Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X82Y148.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X82Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X82Y149.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X82Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X82Y150.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.824ns (2.304ns logic, 0.520ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_5 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.766ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_5 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y140.YQ     Tcko                  0.360   CntTest/count<4>
                                                       CntTest/count_5
    SLICE_X82Y140.G1     net (fanout=1)        0.566   CntTest/count<5>
    SLICE_X82Y140.COUT   Topcyg                0.561   CntTest/count<4>
                                                       CntTest/count<5>_rt
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X82Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X82Y141.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X82Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X82Y142.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X82Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X82Y143.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X82Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X82Y144.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X82Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X82Y145.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X82Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X82Y146.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X82Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X82Y147.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X82Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X82Y148.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X82Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X82Y149.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X82Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X82Y150.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (2.200ns logic, 0.566ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_24 (SLICE_X82Y150.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.870ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y138.XQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X82Y138.F2     net (fanout=4)        0.532   CntTest/count<0>
    SLICE_X82Y138.COUT   Topcyf                0.576   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X82Y139.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X82Y139.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X82Y140.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X82Y140.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X82Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X82Y141.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X82Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X82Y142.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X82Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X82Y143.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X82Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X82Y144.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X82Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X82Y145.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X82Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X82Y146.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X82Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X82Y147.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X82Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X82Y148.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X82Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X82Y149.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X82Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X82Y150.CLK    Tcinck                0.423   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.870ns (2.338ns logic, 0.532ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.769ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y139.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X82Y139.F2     net (fanout=3)        0.520   CntTest/count<2>
    SLICE_X82Y139.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X82Y140.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X82Y140.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X82Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X82Y141.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X82Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X82Y142.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X82Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X82Y143.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X82Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X82Y144.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X82Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X82Y145.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X82Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X82Y146.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X82Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X82Y147.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X82Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X82Y148.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X82Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X82Y149.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X82Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X82Y150.CLK    Tcinck                0.423   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (2.249ns logic, 0.520ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_5 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.711ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_5 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y140.YQ     Tcko                  0.360   CntTest/count<4>
                                                       CntTest/count_5
    SLICE_X82Y140.G1     net (fanout=1)        0.566   CntTest/count<5>
    SLICE_X82Y140.COUT   Topcyg                0.561   CntTest/count<4>
                                                       CntTest/count<5>_rt
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X82Y141.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X82Y141.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X82Y142.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X82Y142.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X82Y143.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X82Y143.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X82Y144.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X82Y144.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X82Y145.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X82Y145.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X82Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X82Y146.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X82Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X82Y147.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X82Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X82Y148.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X82Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X82Y149.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X82Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X82Y150.CLK    Tcinck                0.423   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.711ns (2.145ns logic, 0.566ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Sys_clk_U1_CLK0_BUF = PERIOD TIMEGRP "Sys_clk_U1_CLK0_BUF" TS_Qclock HIGH
        50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Sys_clk/U2_FD1_INST (SLICE_X51Y124.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Sys_clk/U2_FDS_INST (FF)
  Destination:          Sys_clk/U2_FD1_INST (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Sys_clk/U2_FDS_INST to Sys_clk/U2_FD1_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y124.YQ     Tcko                  0.331   Sys_clk/U2_FDS_Q_OUT
                                                       Sys_clk/U2_FDS_INST
    SLICE_X51Y124.BY     net (fanout=1)        0.295   Sys_clk/U2_FDS_Q_OUT
    SLICE_X51Y124.CLK    Tckdi       (-Th)     0.068   Sys_clk/U2_FD1_Q_OUT
                                                       Sys_clk/U2_FD1_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.263ns logic, 0.295ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point Sys_clk/U2_FD2_INST (SLICE_X50Y126.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Sys_clk/U2_FD1_INST (FF)
  Destination:          Sys_clk/U2_FD2_INST (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.564ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.134 - 0.132)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Sys_clk/U2_FD1_INST to Sys_clk/U2_FD2_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y124.YQ     Tcko                  0.313   Sys_clk/U2_FD1_Q_OUT
                                                       Sys_clk/U2_FD1_INST
    SLICE_X50Y126.BY     net (fanout=2)        0.332   Sys_clk/U2_FD1_Q_OUT
    SLICE_X50Y126.CLK    Tckdi       (-Th)     0.081   Sys_clk/U2_FD2_Q_OUT
                                                       Sys_clk/U2_FD2_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.564ns (0.232ns logic, 0.332ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Sys_clk/U2_FD3_INST (SLICE_X50Y127.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Sys_clk/U2_FD2_INST (FF)
  Destination:          Sys_clk/U2_FD3_INST (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Sys_clk/U2_FD2_INST to Sys_clk/U2_FD3_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y126.YQ     Tcko                  0.331   Sys_clk/U2_FD2_Q_OUT
                                                       Sys_clk/U2_FD2_INST
    SLICE_X50Y127.BY     net (fanout=2)        0.312   Sys_clk/U2_FD2_Q_OUT
    SLICE_X50Y127.CLK    Tckdi       (-Th)     0.081   Sys_clk/U2_FD3_Q_OUT
                                                       Sys_clk/U2_FD3_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.250ns logic, 0.312ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Sys_clk_U1_CLK0_BUF = PERIOD TIMEGRP "Sys_clk_U1_CLK0_BUF" TS_Qclock HIGH
        50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: Sys_clk/DCM_ADV_INST2/CLKFX
  Logical resource: Sys_clk/DCM_ADV_INST2/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: Sys_clk/U2_CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: Sys_clk/DCM_ADV_INST2/CLK2X
  Logical resource: Sys_clk/DCM_ADV_INST2/CLK2X
  Location pin: DCM_ADV_X0Y2.CLK2X
  Clock network: Sys_clk/U2_CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: Sys_clk/DCM_ADV_INST2/CLKIN
  Logical resource: Sys_clk/DCM_ADV_INST2/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: Clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Sys_clk_U1_CLKFX_BUF = PERIOD TIMEGRP 
"Sys_clk_U1_CLKFX_BUF" TS_Qclock / 4         HIGH 50% INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11247 paths analyzed, 917 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.231ns.
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/FastTrig_o (SLICE_X44Y139.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Thresh_i[2].Threshold/Trig (FF)
  Destination:          FindMaxAmp_i/FastTrig_o (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.653ns (Levels of Logic = 2)
  Clock Path Skew:      -0.290ns (1.651 - 1.941)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Thresh_i[2].Threshold/Trig to FindMaxAmp_i/FastTrig_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y74.YQ      Tcko                  0.360   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    SLICE_X33Y128.F4     net (fanout=2)        2.285   FindMaxAmp_i/Thresh_i[2].Threshold/Trig
    SLICE_X33Y128.X      Tilo                  0.194   FindMaxAmp_i/Thresh_i[5].Threshold/Trig
                                                       FindMaxAmp_i/FastTrig_o_or0000_inv32
    SLICE_X31Y128.F1     net (fanout=1)        0.599   FindMaxAmp_i/FastTrig_o_or0000_inv32
    SLICE_X31Y128.X      Tilo                  0.194   FindMaxAmp_i/FastTrig_o_or0000_inv
                                                       FindMaxAmp_i/FastTrig_o_or0000_inv36
    SLICE_X44Y139.SR     net (fanout=1)        0.864   FindMaxAmp_i/FastTrig_o_or0000_inv
    SLICE_X44Y139.CLK    Tsrck                 1.157   FindMaxAmp_i/FastTrig_o
                                                       FindMaxAmp_i/FastTrig_o
    -------------------------------------------------  ---------------------------
    Total                                      5.653ns (1.905ns logic, 3.748ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Thresh_i[1].Threshold/Trig (FF)
  Destination:          FindMaxAmp_i/FastTrig_o (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.736ns (Levels of Logic = 1)
  Clock Path Skew:      -0.380ns (1.651 - 2.031)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Thresh_i[1].Threshold/Trig to FindMaxAmp_i/FastTrig_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.YQ       Tcko                  0.360   FindMaxAmp_i/Thresh_i[1].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[1].Threshold/Trig
    SLICE_X31Y128.F2     net (fanout=2)        2.161   FindMaxAmp_i/Thresh_i[1].Threshold/Trig
    SLICE_X31Y128.X      Tilo                  0.194   FindMaxAmp_i/FastTrig_o_or0000_inv
                                                       FindMaxAmp_i/FastTrig_o_or0000_inv36
    SLICE_X44Y139.SR     net (fanout=1)        0.864   FindMaxAmp_i/FastTrig_o_or0000_inv
    SLICE_X44Y139.CLK    Tsrck                 1.157   FindMaxAmp_i/FastTrig_o
                                                       FindMaxAmp_i/FastTrig_o
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (1.711ns logic, 3.025ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Thresh_i[0].Threshold/Trig (FF)
  Destination:          FindMaxAmp_i/FastTrig_o (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.555ns (Levels of Logic = 1)
  Clock Path Skew:      -0.407ns (1.651 - 2.058)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Thresh_i[0].Threshold/Trig to FindMaxAmp_i/FastTrig_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y30.YQ       Tcko                  0.340   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
                                                       FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    SLICE_X31Y128.F4     net (fanout=2)        2.000   FindMaxAmp_i/Thresh_i[0].Threshold/Trig
    SLICE_X31Y128.X      Tilo                  0.194   FindMaxAmp_i/FastTrig_o_or0000_inv
                                                       FindMaxAmp_i/FastTrig_o_or0000_inv36
    SLICE_X44Y139.SR     net (fanout=1)        0.864   FindMaxAmp_i/FastTrig_o_or0000_inv
    SLICE_X44Y139.CLK    Tsrck                 1.157   FindMaxAmp_i/FastTrig_o
                                                       FindMaxAmp_i/FastTrig_o
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (1.691ns logic, 2.864ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/GroupSum_8_7 (SLICE_X2Y113.CIN), 238 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_8_2 (FF)
  Destination:          FindMaxAmp_i/GroupSum_8_7 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.509ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (1.030 - 1.116)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_8_2 to FindMaxAmp_i/GroupSum_8_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y112.XQ      Tcko                  0.340   FindMaxAmp_i/Aver2_8_2
                                                       FindMaxAmp_i/Aver2_8_2
    SLICE_X1Y129.F2      net (fanout=4)        1.226   FindMaxAmp_i/Aver2_8_2
    SLICE_X1Y129.X       Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_8_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001C11
    SLICE_X3Y113.G3      net (fanout=1)        1.080   FindMaxAmp_i/Madd_GroupSum_8_addsub0001C1
    SLICE_X3Y113.COUT    Topcyg                0.559   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X3Y114.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X3Y114.YMUX    Tciny                 0.503   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_xor<5>
    SLICE_X2Y112.G2      net (fanout=1)        0.568   FindMaxAmp_i/GroupSum_8_addsub0001<5>
    SLICE_X2Y112.COUT    Topcyg                0.561   FindMaxAmp_i/GroupSum_8_4
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
    SLICE_X2Y113.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
    SLICE_X2Y113.CLK     Tcinck                0.478   FindMaxAmp_i/GroupSum_8_6
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_xor<7>
                                                       FindMaxAmp_i/GroupSum_8_7
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (2.635ns logic, 2.874ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_8_2 (FF)
  Destination:          FindMaxAmp_i/GroupSum_8_7 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.412ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (1.030 - 1.116)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_8_2 to FindMaxAmp_i/GroupSum_8_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y112.XQ      Tcko                  0.340   FindMaxAmp_i/Aver2_8_2
                                                       FindMaxAmp_i/Aver2_8_2
    SLICE_X1Y129.F2      net (fanout=4)        1.226   FindMaxAmp_i/Aver2_8_2
    SLICE_X1Y129.X       Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_8_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001C11
    SLICE_X3Y113.G3      net (fanout=1)        1.080   FindMaxAmp_i/Madd_GroupSum_8_addsub0001C1
    SLICE_X3Y113.COUT    Topcyg                0.462   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X3Y114.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<3>
    SLICE_X3Y114.YMUX    Tciny                 0.503   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_xor<5>
    SLICE_X2Y112.G2      net (fanout=1)        0.568   FindMaxAmp_i/GroupSum_8_addsub0001<5>
    SLICE_X2Y112.COUT    Topcyg                0.561   FindMaxAmp_i/GroupSum_8_4
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
    SLICE_X2Y113.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
    SLICE_X2Y113.CLK     Tcinck                0.478   FindMaxAmp_i/GroupSum_8_6
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_xor<7>
                                                       FindMaxAmp_i/GroupSum_8_7
    -------------------------------------------------  ---------------------------
    Total                                      5.412ns (2.538ns logic, 2.874ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_24_3 (FF)
  Destination:          FindMaxAmp_i/GroupSum_8_7 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.430ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.116 - 0.128)
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_24_3 to FindMaxAmp_i/GroupSum_8_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y104.YQ      Tcko                  0.360   FindMaxAmp_i/Aver2_24_2
                                                       FindMaxAmp_i/Aver2_24_3
    SLICE_X1Y128.F2      net (fanout=3)        1.683   FindMaxAmp_i/Aver2_24_3
    SLICE_X1Y128.X       Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_8_addsub0001C2
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001C21
    SLICE_X3Y114.F3      net (fanout=1)        0.809   FindMaxAmp_i/Madd_GroupSum_8_addsub0001C2
    SLICE_X3Y114.YMUX    Topy                  0.777   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_xor<5>
    SLICE_X2Y112.G2      net (fanout=1)        0.568   FindMaxAmp_i/GroupSum_8_addsub0001<5>
    SLICE_X2Y112.COUT    Topcyg                0.561   FindMaxAmp_i/GroupSum_8_4
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_lut<5>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
    SLICE_X2Y113.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<5>
    SLICE_X2Y113.CLK     Tcinck                0.478   FindMaxAmp_i/GroupSum_8_6
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_8_add0000_xor<7>
                                                       FindMaxAmp_i/GroupSum_8_7
    -------------------------------------------------  ---------------------------
    Total                                      5.430ns (2.370ns logic, 3.060ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/GroupSum_6_7 (SLICE_X2Y172.CIN), 238 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_22_2 (FF)
  Destination:          FindMaxAmp_i/GroupSum_6_7 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.590ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_22_2 to FindMaxAmp_i/GroupSum_6_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y141.XQ      Tcko                  0.340   FindMaxAmp_i/Aver2_22_2
                                                       FindMaxAmp_i/Aver2_22_2
    SLICE_X1Y168.F2      net (fanout=3)        1.710   FindMaxAmp_i/Aver2_22_2
    SLICE_X1Y168.X       Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001C11
    SLICE_X0Y170.G2      net (fanout=1)        0.507   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C1
    SLICE_X0Y170.COUT    Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<3>
    SLICE_X0Y171.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<3>
    SLICE_X0Y171.XMUX    Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_xor<4>
    SLICE_X2Y171.F2      net (fanout=1)        0.789   FindMaxAmp_i/GroupSum_6_addsub0001<4>
    SLICE_X2Y171.COUT    Topcyf                0.576   FindMaxAmp_i/GroupSum_6_4
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<5>
    SLICE_X2Y172.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<5>
    SLICE_X2Y172.CLK     Tcinck                0.478   FindMaxAmp_i/GroupSum_6_6
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_xor<7>
                                                       FindMaxAmp_i/GroupSum_6_7
    -------------------------------------------------  ---------------------------
    Total                                      5.590ns (2.584ns logic, 3.006ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_22_2 (FF)
  Destination:          FindMaxAmp_i/GroupSum_6_7 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.479ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_22_2 to FindMaxAmp_i/GroupSum_6_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y141.XQ      Tcko                  0.340   FindMaxAmp_i/Aver2_22_2
                                                       FindMaxAmp_i/Aver2_22_2
    SLICE_X1Y168.F2      net (fanout=3)        1.710   FindMaxAmp_i/Aver2_22_2
    SLICE_X1Y168.X       Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001C11
    SLICE_X0Y170.G2      net (fanout=1)        0.507   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C1
    SLICE_X0Y170.COUT    Topcyg                0.561   FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_lut<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<3>
    SLICE_X0Y171.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<3>
    SLICE_X0Y171.XMUX    Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_xor<4>
    SLICE_X2Y171.F2      net (fanout=1)        0.789   FindMaxAmp_i/GroupSum_6_addsub0001<4>
    SLICE_X2Y171.COUT    Topcyf                0.465   FindMaxAmp_i/GroupSum_6_4
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<5>
    SLICE_X2Y172.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<5>
    SLICE_X2Y172.CLK     Tcinck                0.478   FindMaxAmp_i/GroupSum_6_6
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_xor<7>
                                                       FindMaxAmp_i/GroupSum_6_7
    -------------------------------------------------  ---------------------------
    Total                                      5.479ns (2.473ns logic, 3.006ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FindMaxAmp_i/Aver2_22_2 (FF)
  Destination:          FindMaxAmp_i/GroupSum_6_7 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.398ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FindMaxAmp_i/Aver2_22_2 to FindMaxAmp_i/GroupSum_6_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y141.XQ      Tcko                  0.340   FindMaxAmp_i/Aver2_22_2
                                                       FindMaxAmp_i/Aver2_22_2
    SLICE_X1Y168.F2      net (fanout=3)        1.710   FindMaxAmp_i/Aver2_22_2
    SLICE_X1Y168.X       Tilo                  0.194   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C1
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001C11
    SLICE_X0Y170.G2      net (fanout=1)        0.507   FindMaxAmp_i/Madd_GroupSum_6_addsub0001C1
    SLICE_X0Y170.COUT    Topcyg                0.369   FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<3>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<3>
    SLICE_X0Y171.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<3>
    SLICE_X0Y171.XMUX    Tcinx                 0.435   FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_cy<5>
                                                       FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_xor<4>
    SLICE_X2Y171.F2      net (fanout=1)        0.789   FindMaxAmp_i/GroupSum_6_addsub0001<4>
    SLICE_X2Y171.COUT    Topcyf                0.576   FindMaxAmp_i/GroupSum_6_4
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_lut<4>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<4>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<5>
    SLICE_X2Y172.CIN     net (fanout=1)        0.000   FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<5>
    SLICE_X2Y172.CLK     Tcinck                0.478   FindMaxAmp_i/GroupSum_6_6
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_cy<6>
                                                       FindMaxAmp_i/Madd_GroupSum_6_add0000_xor<7>
                                                       FindMaxAmp_i/GroupSum_6_7
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (2.392ns logic, 3.006ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Sys_clk_U1_CLKFX_BUF = PERIOD TIMEGRP "Sys_clk_U1_CLKFX_BUF" TS_Qclock / 4
        HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Sub_ped_delay_8_4 (SLICE_X3Y110.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Sub_ped_8_4 (FF)
  Destination:          FindMaxAmp_i/Sub_ped_delay_8_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.564ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (1.030 - 0.977)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Sub_ped_8_4 to FindMaxAmp_i/Sub_ped_delay_8_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y110.YQ      Tcko                  0.331   FindMaxAmp_i/Sub_ped_8_5
                                                       FindMaxAmp_i/Sub_ped_8_4
    SLICE_X3Y110.BY      net (fanout=2)        0.301   FindMaxAmp_i/Sub_ped_8_4
    SLICE_X3Y110.CLK     Tckdi       (-Th)     0.068   FindMaxAmp_i/Sub_ped_delay_8_5
                                                       FindMaxAmp_i/Sub_ped_delay_8_4
    -------------------------------------------------  ---------------------------
    Total                                      0.564ns (0.263ns logic, 0.301ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Amp_i[0].Amp/Trig (SLICE_X89Y172.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Amp_i[0].Amp/Trig (FF)
  Destination:          FindMaxAmp_i/Amp_i[0].Amp/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Amp_i[0].Amp/Trig to FindMaxAmp_i/Amp_i[0].Amp/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y172.YQ     Tcko                  0.313   FindMaxAmp_i/Amp_i[0].Amp/Trig
                                                       FindMaxAmp_i/Amp_i[0].Amp/Trig
    SLICE_X89Y172.G4     net (fanout=2)        0.325   FindMaxAmp_i/Amp_i[0].Amp/Trig
    SLICE_X89Y172.CLK    Tckg        (-Th)     0.125   FindMaxAmp_i/Amp_i[0].Amp/Trig
                                                       FindMaxAmp_i/Amp_i[0].Amp/Trig_mux00001
                                                       FindMaxAmp_i/Amp_i[0].Amp/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point FindMaxAmp_i/Inhibit_srff/Trig (SLICE_X78Y146.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FindMaxAmp_i/Inhibit_srff/Trig (FF)
  Destination:          FindMaxAmp_i/Inhibit_srff/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FindMaxAmp_i/Inhibit_srff/Trig to FindMaxAmp_i/Inhibit_srff/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y146.YQ     Tcko                  0.331   FindMaxAmp_i/Inhibit_srff/Trig
                                                       FindMaxAmp_i/Inhibit_srff/Trig
    SLICE_X78Y146.G4     net (fanout=2)        0.326   FindMaxAmp_i/Inhibit_srff/Trig
    SLICE_X78Y146.CLK    Tckg        (-Th)     0.143   FindMaxAmp_i/Inhibit_srff/Trig
                                                       FindMaxAmp_i/Inhibit_srff/Trig_mux00001
                                                       FindMaxAmp_i/Inhibit_srff/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.188ns logic, 0.326ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Sys_clk_U1_CLKFX_BUF = PERIOD TIMEGRP "Sys_clk_U1_CLKFX_BUF" TS_Qclock / 4
        HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X78Y155.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.850ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: FindMaxAmp_i/DelayReset<5>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayReset_5/SRL16E/WS
  Location pin: SLICE_X50Y142.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 4.878ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: FindMaxAmp_i/DelayENDCycle<9>/CLK
  Logical resource: FindMaxAmp_i/Mshreg_DelayENDCycle_9/SRL16E/WS
  Location pin: SLICE_X78Y155.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Sys_clk_U2_CLK2X_BUF = PERIOD TIMEGRP 
"Sys_clk_U2_CLK2X_BUF"         TS_Sys_clk_U1_CLK0_BUF / 2 HIGH 50% INPUT_JITTER 
0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.058ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Sys_clk_U2_CLK2X_BUF = PERIOD TIMEGRP "Sys_clk_U2_CLK2X_BUF"
        TS_Sys_clk_U1_CLK0_BUF / 2 HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ADCDataTest_Ok/CLK
  Logical resource: ADCDataTest_Ok/CK
  Location pin: SLICE_X89Y204.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.608ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: ADCDataTest_Ok/CLK
  Logical resource: ADCDataTest_Ok/CK
  Location pin: SLICE_X89Y204.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Sys_clk_U2_CLKFX_BUF = PERIOD TIMEGRP 
"Sys_clk_U2_CLKFX_BUF"         TS_Sys_clk_U1_CLK0_BUF / 5 HIGH 50% INPUT_JITTER 
0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.330ns.
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/Set_ctrl/Trig (SLICE_X60Y132.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          adc_deser_i/Set_ctrl/Trig (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.799ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (2.639 - 2.698)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk200 rising at 5.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.184ns

  Maximum Data Path: PowerUp1/Trig to adc_deser_i/Set_ctrl/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y117.XQ     Tcko                  0.340   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X61Y133.F4     net (fanout=7)        1.281   PowerUp1/Trig
    SLICE_X61Y133.X      Tilo                  0.194   adc_deser_i/Set_ctrl/Trig_not0001
                                                       adc_deser_i/Set_ctrl/Trig_not00011
    SLICE_X60Y132.CE     net (fanout=1)        0.430   adc_deser_i/Set_ctrl/Trig_not0001
    SLICE_X60Y132.CLK    Tceck                 0.554   adc_deser_i/Set_ctrl/Trig
                                                       adc_deser_i/Set_ctrl/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (1.088ns logic, 1.711ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          adc_deser_i/Set_ctrl/Trig (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.649ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (2.639 - 2.668)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk200 rising at 5.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.184ns

  Maximum Data Path: PowerUp2/Trig to adc_deser_i/Set_ctrl/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y132.YQ     Tcko                  0.360   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X61Y133.F1     net (fanout=5)        1.111   PowerUp2/Trig
    SLICE_X61Y133.X      Tilo                  0.194   adc_deser_i/Set_ctrl/Trig_not0001
                                                       adc_deser_i/Set_ctrl/Trig_not00011
    SLICE_X60Y132.CE     net (fanout=1)        0.430   adc_deser_i/Set_ctrl/Trig_not0001
    SLICE_X60Y132.CLK    Tceck                 0.554   adc_deser_i/Set_ctrl/Trig
                                                       adc_deser_i/Set_ctrl/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (1.108ns logic, 1.541ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/Set_ctrl/Trig (SLICE_X60Y132.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          adc_deser_i/Set_ctrl/Trig (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (2.639 - 2.698)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk200 rising at 5.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.184ns

  Maximum Data Path: PowerUp1/Trig to adc_deser_i/Set_ctrl/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y117.XQ     Tcko                  0.340   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X60Y132.G1     net (fanout=7)        1.512   PowerUp1/Trig
    SLICE_X60Y132.CLK    Tgck                  0.213   adc_deser_i/Set_ctrl/Trig
                                                       adc_deser_i/Set_ctrl/Trig_mux00001
                                                       adc_deser_i/Set_ctrl/Trig
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.553ns logic, 1.512ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/Set_ctrl/Trig (SLICE_X60Y132.G4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          adc_deser_i/Set_ctrl/Trig (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.469ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (2.639 - 2.668)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk200 rising at 5.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.184ns

  Maximum Data Path: PowerUp2/Trig to adc_deser_i/Set_ctrl/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y132.YQ     Tcko                  0.360   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X60Y132.G4     net (fanout=5)        0.896   PowerUp2/Trig
    SLICE_X60Y132.CLK    Tgck                  0.213   adc_deser_i/Set_ctrl/Trig
                                                       adc_deser_i/Set_ctrl/Trig_mux00001
                                                       adc_deser_i/Set_ctrl/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.469ns (0.573ns logic, 0.896ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Sys_clk_U2_CLKFX_BUF = PERIOD TIMEGRP "Sys_clk_U2_CLKFX_BUF"
        TS_Sys_clk_U1_CLK0_BUF / 5 HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point adc_deser_i/Set_ctrl/Trig (SLICE_X60Y132.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp2/Trig (FF)
  Destination:          adc_deser_i/Set_ctrl/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (2.639 - 2.668)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk200 rising at 0.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.184ns

  Minimum Data Path: PowerUp2/Trig to adc_deser_i/Set_ctrl/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y132.YQ     Tcko                  0.331   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X60Y132.G4     net (fanout=5)        0.824   PowerUp2/Trig
    SLICE_X60Y132.CLK    Tckg        (-Th)     0.143   adc_deser_i/Set_ctrl/Trig
                                                       adc_deser_i/Set_ctrl/Trig_mux00001
                                                       adc_deser_i/Set_ctrl/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.188ns logic, 0.824ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/Set_ctrl/Trig (SLICE_X60Y132.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.682ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_deser_i/Set_ctrl/Trig (FF)
  Destination:          adc_deser_i/Set_ctrl/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk200 rising at 5.000ns
  Destination Clock:    Clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_deser_i/Set_ctrl/Trig to adc_deser_i/Set_ctrl/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y132.YQ     Tcko                  0.331   adc_deser_i/Set_ctrl/Trig
                                                       adc_deser_i/Set_ctrl/Trig
    SLICE_X60Y132.G2     net (fanout=39)       0.494   adc_deser_i/Set_ctrl/Trig
    SLICE_X60Y132.CLK    Tckg        (-Th)     0.143   adc_deser_i/Set_ctrl/Trig
                                                       adc_deser_i/Set_ctrl/Trig_mux00001
                                                       adc_deser_i/Set_ctrl/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.682ns (0.188ns logic, 0.494ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_deser_i/Set_ctrl/Trig (SLICE_X60Y132.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp1/Trig (FF)
  Destination:          adc_deser_i/Set_ctrl/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.561ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (2.639 - 2.698)
  Source Clock:         Clk40 rising at 0.000ns
  Destination Clock:    Clk200 rising at 0.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.184ns

  Minimum Data Path: PowerUp1/Trig to adc_deser_i/Set_ctrl/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y117.XQ     Tcko                  0.313   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X60Y132.G1     net (fanout=7)        1.391   PowerUp1/Trig
    SLICE_X60Y132.CLK    Tckg        (-Th)     0.143   adc_deser_i/Set_ctrl/Trig
                                                       adc_deser_i/Set_ctrl/Trig_mux00001
                                                       adc_deser_i/Set_ctrl/Trig
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (0.170ns logic, 1.391ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Sys_clk_U2_CLKFX_BUF = PERIOD TIMEGRP "Sys_clk_U2_CLKFX_BUF"
        TS_Sys_clk_U1_CLK0_BUF / 5 HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 3.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: adc_deser_i/Set_ctrl/Trig/CLK
  Logical resource: adc_deser_i/Set_ctrl/Trig/CK
  Location pin: SLICE_X60Y132.CLK
  Clock network: Clk200
--------------------------------------------------------------------------------
Slack: 4.108ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: adc_deser_i/Set_ctrl/Trig/CLK
  Logical resource: adc_deser_i/Set_ctrl/Trig/CK
  Location pin: SLICE_X60Y132.CLK
  Clock network: Clk200
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_Qclock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Qclock                      |     25.000ns|     10.000ns|     24.924ns|            0|            0|            0|        11621|
| TS_Sys_clk_U1_CLK0_BUF        |     25.000ns|     10.000ns|     16.650ns|            0|            0|          369|            5|
|  TS_Sys_clk_U2_CLK2X_BUF      |     12.500ns|      1.058ns|          N/A|            0|            0|            0|            0|
|  TS_Sys_clk_U2_CLKFX_BUF      |      5.000ns|      3.330ns|          N/A|            0|            0|            5|            0|
| TS_Sys_clk_U1_CLKFX_BUF       |      6.250ns|      6.231ns|          N/A|            0|            0|        11247|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    6.231|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11621 paths, 0 nets, and 1617 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 11 16:24:02 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 385 MB



