#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61452df81490 .scope module, "RegisterFileTB" "RegisterFileTB" 2 1;
 .timescale 0 0;
v0x61452dfdf930_0 .var "clock", 0 0;
v0x61452dfdf9f0_0 .var/i "i", 31 0;
v0x61452dfdfab0_0 .net "read_data1", 31 0, L_0x61452dfe0340;  1 drivers
v0x61452dfdfb80_0 .net "read_data2", 31 0, L_0x61452dfe06b0;  1 drivers
v0x61452dfdfc50_0 .var "read_reg1", 4 0;
v0x61452dfdfcf0_0 .var "read_reg2", 4 0;
v0x61452dfdfdc0_0 .var "reset", 0 0;
v0x61452dfdfe90_0 .var "write_data", 31 0;
v0x61452dfdff60_0 .var "write_enable", 0 0;
v0x61452dfe0030_0 .var "write_reg", 4 0;
S_0x61452df81620 .scope module, "reg_file" "RegisterFile" 2 17, 3 1 0, S_0x61452df81490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_0x61452dfe0340 .functor BUFZ 32, L_0x61452dfe0100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61452dfe06b0 .functor BUFZ 32, L_0x61452dfe0450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61452dfacde0_0 .net *"_ivl_0", 31 0, L_0x61452dfe0100;  1 drivers
v0x61452dfdea60_0 .net *"_ivl_10", 6 0, L_0x61452dfe04f0;  1 drivers
L_0x74e5c7ece060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61452dfdeb40_0 .net *"_ivl_13", 1 0, L_0x74e5c7ece060;  1 drivers
v0x61452dfdec00_0 .net *"_ivl_2", 6 0, L_0x61452dfe0200;  1 drivers
L_0x74e5c7ece018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61452dfdece0_0 .net *"_ivl_5", 1 0, L_0x74e5c7ece018;  1 drivers
v0x61452dfdee10_0 .net *"_ivl_8", 31 0, L_0x61452dfe0450;  1 drivers
v0x61452dfdeef0_0 .net "clk", 0 0, v0x61452dfdf930_0;  1 drivers
v0x61452dfdefb0_0 .var/i "i", 31 0;
v0x61452dfdf090_0 .net "read_data1", 31 0, L_0x61452dfe0340;  alias, 1 drivers
v0x61452dfdf170_0 .net "read_data2", 31 0, L_0x61452dfe06b0;  alias, 1 drivers
v0x61452dfdf250_0 .net "read_reg1", 4 0, v0x61452dfdfc50_0;  1 drivers
v0x61452dfdf330_0 .net "read_reg2", 4 0, v0x61452dfdfcf0_0;  1 drivers
v0x61452dfdf410 .array "registers", 31 0, 31 0;
v0x61452dfdf4d0_0 .net "reset", 0 0, v0x61452dfdfdc0_0;  1 drivers
v0x61452dfdf590_0 .net "write_data", 31 0, v0x61452dfdfe90_0;  1 drivers
v0x61452dfdf670_0 .net "write_enable", 0 0, v0x61452dfdff60_0;  1 drivers
v0x61452dfdf730_0 .net "write_reg", 4 0, v0x61452dfe0030_0;  1 drivers
E_0x61452dfc42c0 .event posedge, v0x61452dfdeef0_0;
L_0x61452dfe0100 .array/port v0x61452dfdf410, L_0x61452dfe0200;
L_0x61452dfe0200 .concat [ 5 2 0 0], v0x61452dfdfc50_0, L_0x74e5c7ece018;
L_0x61452dfe0450 .array/port v0x61452dfdf410, L_0x61452dfe04f0;
L_0x61452dfe04f0 .concat [ 5 2 0 0], v0x61452dfdfcf0_0, L_0x74e5c7ece060;
    .scope S_0x61452df81620;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61452dfdf410, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x61452df81620;
T_1 ;
    %wait E_0x61452dfc42c0;
    %load/vec4 v0x61452dfdf4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61452dfdefb0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x61452dfdefb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x61452dfdefb0_0;
    %store/vec4a v0x61452dfdf410, 4, 0;
    %load/vec4 v0x61452dfdefb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61452dfdefb0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x61452dfdf670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x61452dfdf730_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x61452dfdf590_0;
    %load/vec4 v0x61452dfdf730_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x61452dfdf410, 4, 0;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x61452df81490;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x61452dfdf930_0;
    %inv;
    %store/vec4 v0x61452dfdf930_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x61452df81490;
T_3 ;
    %vpi_call 2 30 "$dumpfile", "tb_register_file.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61452df81490 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61452dfdf930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61452dfdfdc0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61452dfdfdc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x61452dfdfc50_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x61452dfdfcf0_0, 0, 5;
    %delay 1, 0;
    %vpi_call 2 43 "$display", "Read the initial state of the registers\012" {0 0 0};
    %load/vec4 v0x61452dfdfab0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 45 "$display", "Register 0 is correct\012" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 47 "$display", "Register 0 is not correct\012" {0 0 0};
T_3.1 ;
    %load/vec4 v0x61452dfdfb80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 2 51 "$display", "Register 1 is correct\012" {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 53 "$display", "Register 1 is not correct\012" {0 0 0};
T_3.3 ;
    %vpi_call 2 56 "$display", "Write on the registers\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61452dfdf9f0_0, 0, 32;
T_3.4 ;
    %load/vec4 v0x61452dfdf9f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.5, 5;
    %load/vec4 v0x61452dfdf9f0_0;
    %pad/s 5;
    %store/vec4 v0x61452dfe0030_0, 0, 5;
    %load/vec4 v0x61452dfdf9f0_0;
    %store/vec4 v0x61452dfdfe90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61452dfdff60_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61452dfdff60_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x61452dfdf9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61452dfdf9f0_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %vpi_call 2 67 "$display", "Read the state of the registers after writing\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61452dfdf9f0_0, 0, 32;
T_3.6 ;
    %load/vec4 v0x61452dfdf9f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x61452dfdf9f0_0;
    %pad/s 5;
    %store/vec4 v0x61452dfdfc50_0, 0, 5;
    %delay 1, 0;
    %load/vec4 v0x61452dfdfab0_0;
    %load/vec4 v0x61452dfdf9f0_0;
    %cmp/e;
    %jmp/0xz  T_3.8, 4;
    %vpi_call 2 72 "$display", "Register %d is correct\012", v0x61452dfdf9f0_0 {0 0 0};
    %jmp T_3.9;
T_3.8 ;
    %vpi_call 2 74 "$display", "Register %d is not correct\012", v0x61452dfdf9f0_0 {0 0 0};
T_3.9 ;
    %load/vec4 v0x61452dfdf9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61452dfdf9f0_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench/tb_register_file.v";
    "src/register_file.v";
