Command: vcs -sverilog -debug_all -full64 -f filelist.f +v2k +neg_tchk -l run.log \
-cpp /usr/bin/g++
                         Chronologic VCS (TM)
       Version P-2019.06-SP1_Full64 -- Tue Jan 25 14:46:06 2022
               Copyright (c) 1991-2019 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file './tb/tb_sigma_gen.sv'
Parsing design file './vmod/flexdpe.v'
Parsing design file './vmod/xbar.v'
Parsing design file './vmod/benes.v'
Parsing design file './vmod/mult_gen.v'
Parsing design file './vmod/mult_switch.v'
Parsing design file './vmod/bfp16_mult.v'
Parsing design file './vmod/adder_switch.v'
Parsing design file './vmod/edge_adder_switch.v'
Parsing design file './vmod/bfp32_adder.v'
Parsing design file './vmod/reduction_mux.v'
Parsing design file './vmod/fan_network.v'
Parsing design file './vmod/fan_ctrl.v'
Top Level Modules:
       tb_flexdpe
       benes
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
12 modules and 0 UDP read.
recompiling module tb_flexdpe
recompiling module xbar
recompiling module mux
recompiling module benes
recompiling module switch
recompiling module mult_gen
recompiling module mult_switch
recompiling module adder_switch
recompiling module edge_adder_switch
recompiling module adder32
recompiling module reduction_mux
recompiling module fan_network
All of 12 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
/usr/bin/g++  -o ../simv    -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/opt/synopsys/vcs/P-2019.06-SP1/linux64/lib -L/opt/synopsys/vcs/P-2019.06-SP1/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _387681_archive_1.so \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /opt/synopsys/vcs/P-2019.06-SP1/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /opt/synopsys/vcs/P-2019.06-SP1/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .898 seconds to compile + .321 seconds to elab + .202 seconds to link
