
Spectre (R) Circuit Simulator
Version 23.1.0.242.isr1 64bit -- 7 Sep 2023
Copyright (C) 1989-2023 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence and Spectre are registered trademarks of Cadence
        Design Systems, Inc. All others are the property of their respective
        holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: sstatthoudakis   Host: torreyridge   HostID: 7F0100   PID: 18283
Memory  available: 92.5967 GB  physical: 135.0278 GB
Linux   : CentOS Linux release 7 (Core)
CPU Type: Intel(R) Xeon(R) Silver 4114 CPU @ 2.20GHz
All processors running at 2194.8 MHz
        Socket: Processors
        0:       0
        2:       1
        4:       2
        6:       3
        8:       4
        10:      5
        12:      6
        14:      7
        16:      8
        18:      9
        20:     10
        22:     11
        
System load averages (1min, 5min, 15min) : 59.8 %, 58.9 %, 47.9 %
This is a virtual machine


Simulating `nand_tt.scs' on torreyridge at 3:48:20 PM, Wed Oct 29, 2025
        (process id: 18283).
Current working directory:
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load
Command line:
     \
        /CASNFSHOME/home/edatools/cadence/2023-24/RHELx86/SPECTRE_23.10.242/tools.lnx86/bin/spectre
        \
        -64 nand_tt.scs
Licensing Information:
[15:48:20.231841] Configured Lic search path (22.01-s002): 5280@10.64.82.10

Licensing Information:
[15:48:20.441586] Periodic Lic check successful

Reading file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.scs
Reading file: 
        /CASNFSHOME/home/edatools/cadence/2023-24/RHELx86/SPECTRE_23.10.242/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ihp013ng_include_all.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_HBT/VBIC/spectre/SG13_cornerBIP.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_HBT/VBIC/spectre/SG13_hbt.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_HBT/VBIC/spectre/SG13_hbt_mm.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_HBT/VBIC/spectre/SG13_hbt_stat.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/cornerMOSlv_psp.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moslv_psp_stat.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moslv_psp_mod.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moslv_psp_parm.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/cornerMOShv_psp.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moshv_psp_stat.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moshv_psp_mod.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moshv_psp_parm.scs

Warning from spectre in `nmoselt', during circuit read-in.
    WARNING (SFE-2296):
        "/CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moshv_psp_mod.lib"
        79: The inline subckt definition `nmoselt' does not contain any inline
        components. The `inline' qualifier will therefore be ignored.

Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_svaricaphv_mosvar_mod.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_cornerRES.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_res_mm.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_res_stat.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_res.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_cornerCAP.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_cap_mm.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_cap_stat.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_cap.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/Ind_unit_4PI
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/Parameters_define_4PI
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/sg13s_dschottky_nbl1_mod.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_diodes.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/CheckMOSstat.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/CheckMOSdyn.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_ESD/spectre/SG13_esd.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_cornerTSV.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_paramsTSV.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_tsv.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ixc013ng_stdcell_rc.scs
Time for NDB Parsing: CPU = 550.644 ms, elapsed = 703.846 ms.
Time accumulated: CPU = 651.917 ms, elapsed = 703.85 ms.
Peak resident memory used = 129 Mbytes.


Warning from spectre in `NA2JIX0':`ncell1', during hierarchy flattening.
    WARNING (SFE-103):
        "/CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ixc013ng_stdcell_rc.scs"
        26304: Subcircuit parameter `nrd', defined for subcircuit
        `sg13_lv_pmos', has been ignored because it is invalid. Check the
        parameters that are defined for the instantiated subcircuit and rerun
        the simulation.
    WARNING (SFE-103):
        "/CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ixc013ng_stdcell_rc.scs"
        26304: Subcircuit parameter `nrs', defined for subcircuit
        `sg13_lv_pmos', has been ignored because it is invalid. Check the
        parameters that are defined for the instantiated subcircuit and rerun
        the simulation.
    WARNING (SFE-103):
        "/CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ixc013ng_stdcell_rc.scs"
        26307: Subcircuit parameter `nrd', defined for subcircuit
        `sg13_lv_pmos', has been ignored because it is invalid. Check the
        parameters that are defined for the instantiated subcircuit and rerun
        the simulation.
    WARNING (SFE-103):
        "/CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ixc013ng_stdcell_rc.scs"
        26307: Subcircuit parameter `nrs', defined for subcircuit
        `sg13_lv_pmos', has been ignored because it is invalid. Check the
        parameters that are defined for the instantiated subcircuit and rerun
        the simulation.
    WARNING (SFE-103):
        "/CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ixc013ng_stdcell_rc.scs"
        26310: Subcircuit parameter `nrd', defined for subcircuit
        `sg13_lv_nmos', has been ignored because it is invalid. Check the
        parameters that are defined for the instantiated subcircuit and rerun
        the simulation.
        Further occurrences of this warning will be suppressed.

Time for Elaboration: CPU = 42.03 ms, elapsed = 52.156 ms.
Time accumulated: CPU = 694.184 ms, elapsed = 758.342 ms.
Peak resident memory used = 138 Mbytes.


Time for EDB Visiting: CPU = 36.719 ms, elapsed = 38.028 ms.
Time accumulated: CPU = 731.15 ms, elapsed = 798.078 ms.
Peak resident memory used = 144 Mbytes.


Warning from spectre during initial setup.
    WARNING (SPECTRE-17237): Assert violations will be written to the sqldb
        file because the 'checklimitdest' option has not been specified.
    WARNING (SPECTRE-17607): Assert `check_sg13s_lv_nmosHV_vgs' is ignored
        because it contains an expression which is not supported by native
        evaluator. 
    WARNING (SPECTRE-17607): Assert `check_sg13s_lv_nmosHV_vgd' is ignored
        because it contains an expression which is not supported by native
        evaluator. 
    WARNING (SPECTRE-17607): Assert `check_sg13s_lv_nmosHV_vds' is ignored
        because it contains an expression which is not supported by native
        evaluator. 
    WARNING (SPECTRE-17607): Assert `check_sg13s_lv_nmosHV_vdb' is ignored
        because it contains an expression which is not supported by native
        evaluator. 
    WARNING (SPECTRE-17607): Assert `check_sg13s_lv_nmosHV_vgb' is ignored
        because it contains an expression which is not supported by native
        evaluator. 
        Further occurrences of this warning will be suppressed.


Global user options:
               temp = 0

Scoped user options:

Circuit inventory:
              nodes 683
          capacitor 760   
          pspnqs103 160   
           resistor 600   
            vsource 3     

Analysis and control statement inventory:
         altergroup 14    
               tran 15    

Output statements:
             .probe 0     
           .measure 3     
               save 0     

Design checks inventory:
          paramtest 640   
             assert 40    


Notice from spectre.
    322 warnings suppressed.

Time for parsing: CPU = 39.437 ms, elapsed = 556.155 ms.
Time accumulated: CPU = 770.917 ms, elapsed = 1.37335 s.
Peak resident memory used = 148 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~

Notice from spectre during transient analysis `transient1'.
    No checklimit analysis defined for asserts. A default checklimit analysis
        'SpectreChecklimitAnal' has been created with all asserts enabled.


*****************************************************
Transient Analysis `transient1': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 34.256 ms, elapsed = 34.276 ms.

Notice from spectre during transient analysis `transient1'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient1.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 0 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             199

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.2:Q) = 1.025 V
I: I(VVDD:p) = 123.6 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (12.7 %)      1 (34.5 %)      2 (8.4 %)       3 (100.0 %)
         4 (100.0 %)     5 (25.1 %)      6 (7.9 %)       7 (100.0 %)
         8 (47.3 %)      9 (100.0 %)    10 (78.9 %)     11 (16.7 %)
        Total: 631.5%
Initial condition solution time: CPU = 34.469 ms, elapsed = 35.47 ms.
Intrinsic tran analysis time:    CPU = 535.649 ms, elapsed = 625.278 ms.
Opening measure  file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.measure
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt0
Total time required for tran analysis `transient1': CPU = 659.251 ms, elapsed =
        1.02104 s, util. = 64.6%.
Time accumulated: CPU = 1.47565 s, elapsed = 2.59398 s.
Peak resident memory used = 162 Mbytes.


*************************
Alter Group `altergroup1'
*************************
Time for altergroup1: CPU = 34.145 ms, elapsed = 34.7919 ms.
Time accumulated: CPU = 1.5102 s, elapsed = 2.6311 s.
Peak resident memory used = 162 Mbytes.


*****************************************************
Transient Analysis `transient2': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 21.829 ms, elapsed = 21.832 ms.

Notice from spectre during transient analysis `transient2'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient2.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 50 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             193

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell11.2:Q) = 1.013 V
I: I(VVDD:p) = 118.4 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (9.5 %)       1 (26.3 %)      2 (9.2 %)       3 (100.0 %)
         4 (100.0 %)     5 (20.8 %)      6 (6.5 %)       7 (100.0 %)
         8 (29.9 %)      9 (100.0 %)    10 (71.3 %)     11 (49.7 %)
        Total: 623.2%
Initial condition solution time: CPU = 21.974 ms, elapsed = 22.649 ms.
Intrinsic tran analysis time:    CPU = 590.82 ms, elapsed = 725.528 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt1
Total time required for tran analysis `transient2': CPU = 625.049 ms, elapsed =
        778.636 ms, util. = 80.3%.
Time accumulated: CPU = 2.14889 s, elapsed = 3.56092 s.
Peak resident memory used = 162 Mbytes.


*************************
Alter Group `altergroup2'
*************************
Time for altergroup2: CPU = 17.004 ms, elapsed = 17.9491 ms.
Time accumulated: CPU = 2.16602 s, elapsed = 3.58001 s.
Peak resident memory used = 162 Mbytes.


*****************************************************
Transient Analysis `transient3': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 16.236 ms, elapsed = 16.2401 ms.

Notice from spectre during transient analysis `transient3'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient3.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 125 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             182

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.2:Q) = 1 V
I: I(VVDD:p) = 125 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (7.3 %)       1 (20.1 %)      2 (8.0 %)       3 (100.0 %)
         4 (100.0 %)     5 (17.3 %)      6 (5.5 %)       7 (100.0 %)
         8 (23.8 %)      9 (100.0 %)    10 (67.1 %)     11 (61.5 %)
        Total: 610.5%
Initial condition solution time: CPU = 16.378 ms, elapsed = 19.0601 ms.
Intrinsic tran analysis time:    CPU = 470.685 ms, elapsed = 650.251 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt2
Total time required for tran analysis `transient3': CPU = 504.722 ms, elapsed =
        869 ms, util. = 58.1%.
Time accumulated: CPU = 2.69507 s, elapsed = 4.55694 s.
Peak resident memory used = 163 Mbytes.


*************************
Alter Group `altergroup3'
*************************
Time for altergroup3: CPU = 20.804 ms, elapsed = 21.7531 ms.
Time accumulated: CPU = 2.71622 s, elapsed = 4.58159 s.
Peak resident memory used = 163 Mbytes.


*****************************************************
Transient Analysis `transient4': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 17.48 ms, elapsed = 17.483 ms.

Notice from spectre during transient analysis `transient4'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient4.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 0 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             237

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell11.2:Q) = 1.116 V
I: I(VVDD:p) = 102.2 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (6.0 %)       1 (17.7 %)      2 (7.9 %)       3 (100.0 %)
         4 (100.0 %)     5 (15.8 %)      6 (5.3 %)       7 (100.0 %)
         8 (20.1 %)      9 (100.0 %)    10 (68.7 %)     11 (68.2 %)
        Total: 609.8%
Initial condition solution time: CPU = 17.584 ms, elapsed = 18.312 ms.
Intrinsic tran analysis time:    CPU = 622.366 ms, elapsed = 742.715 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt3
Total time required for tran analysis `transient4': CPU = 652.2 ms, elapsed =
        825.316 ms, util. = 79%.
Time accumulated: CPU = 3.39517 s, elapsed = 5.52852 s.
Peak resident memory used = 163 Mbytes.


*************************
Alter Group `altergroup4'
*************************
Time for altergroup4: CPU = 18.831 ms, elapsed = 19.3181 ms.
Time accumulated: CPU = 3.41414 s, elapsed = 5.54966 s.
Peak resident memory used = 163 Mbytes.


*****************************************************
Transient Analysis `transient5': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 17.787 ms, elapsed = 17.791 ms.

Notice from spectre during transient analysis `transient5'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient5.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 50 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             224

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell11.2:Q) = 1.108 V
I: I(VVDD:p) = 110.6 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (8.5 %)       1 (17.5 %)      2 (8.4 %)       3 (100.0 %)
         4 (100.0 %)     5 (15.1 %)      6 (5.0 %)       7 (100.0 %)
         8 (20.2 %)      9 (100.0 %)    10 (69.6 %)     11 (72.6 %)
        Total: 617.0%
Initial condition solution time: CPU = 17.905 ms, elapsed = 19.0389 ms.
Intrinsic tran analysis time:    CPU = 563.895 ms, elapsed = 645.23 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt4
Total time required for tran analysis `transient5': CPU = 598.176 ms, elapsed =
        730.904 ms, util. = 81.8%.
Time accumulated: CPU = 4.02981 s, elapsed = 6.41769 s.
Peak resident memory used = 163 Mbytes.


*************************
Alter Group `altergroup5'
*************************
Time for altergroup5: CPU = 18.01 ms, elapsed = 18.481 ms.
Time accumulated: CPU = 4.04794 s, elapsed = 6.4378 s.
Peak resident memory used = 163 Mbytes.


*****************************************************
Transient Analysis `transient6': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 16.194 ms, elapsed = 16.1989 ms.

Notice from spectre during transient analysis `transient6'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient6.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 125 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             215

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.2:Q) = 1.098 V
I: I(VVDD:p) = 116.3 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (8.9 %)       1 (16.3 %)      2 (9.5 %)       3 (100.0 %)
         4 (100.0 %)     5 (14.0 %)      6 (5.0 %)       7 (100.0 %)
         8 (26.2 %)      9 (100.0 %)    10 (62.5 %)     11 (75.9 %)
        Total: 618.4%
Initial condition solution time: CPU = 16.324 ms, elapsed = 16.9008 ms.
Intrinsic tran analysis time:    CPU = 539.24 ms, elapsed = 611.863 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt5
Total time required for tran analysis `transient6': CPU = 563.744 ms, elapsed =
        649.515 ms, util. = 86.8%.
Time accumulated: CPU = 4.63465 s, elapsed = 7.20761 s.
Peak resident memory used = 163 Mbytes.


*************************
Alter Group `altergroup6'
*************************
Time for altergroup6: CPU = 24.073 ms, elapsed = 24.4281 ms.
Time accumulated: CPU = 4.65907 s, elapsed = 7.23353 s.
Peak resident memory used = 163 Mbytes.


*****************************************************
Transient Analysis `transient7': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 19.187 ms, elapsed = 19.1898 ms.

Notice from spectre during transient analysis `transient7'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient7.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 0 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             254

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.2:Q) = 1.207 V
I: I(VVDD:p) = 127.5 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (11.0 %)      1 (14.4 %)      2 (9.0 %)       3 (100.0 %)
         4 (100.0 %)     5 (13.0 %)      6 (4.6 %)       7 (100.0 %)
         8 (33.2 %)      9 (100.0 %)    10 (57.0 %)     11 (78.8 %)
        Total: 621.1%
Initial condition solution time: CPU = 19.307 ms, elapsed = 20.0088 ms.
Intrinsic tran analysis time:    CPU = 712.841 ms, elapsed = 770.786 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt6
Total time required for tran analysis `transient7': CPU = 744.201 ms, elapsed =
        848.138 ms, util. = 87.7%.
Time accumulated: CPU = 5.43066 s, elapsed = 8.18881 s.
Peak resident memory used = 163 Mbytes.


*************************
Alter Group `altergroup7'
*************************
Time for altergroup7: CPU = 38.199 ms, elapsed = 40.8142 ms.
Time accumulated: CPU = 5.4691 s, elapsed = 8.23146 s.
Peak resident memory used = 163 Mbytes.


*****************************************************
Transient Analysis `transient8': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 18.025 ms, elapsed = 18.05 ms.

Notice from spectre during transient analysis `transient8'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient8.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 50 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             248

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell11.2:Q) = 1.2 V
I: I(VVDD:p) = 123.4 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (9.9 %)       1 (13.3 %)      2 (10.6 %)      3 (100.0 %)
         4 (100.0 %)     5 (13.1 %)      6 (4.6 %)       7 (100.0 %)
         8 (30.2 %)      9 (100.0 %)    10 (58.1 %)     11 (81.0 %)
        Total: 620.9%
Initial condition solution time: CPU = 18.153 ms, elapsed = 18.919 ms.
Intrinsic tran analysis time:    CPU = 664.928 ms, elapsed = 731.206 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt7
Total time required for tran analysis `transient8': CPU = 695.721 ms, elapsed =
        807.804 ms, util. = 86.1%.
Time accumulated: CPU = 6.19397 s, elapsed = 9.18558 s.
Peak resident memory used = 163 Mbytes.


*************************
Alter Group `altergroup8'
*************************
Time for altergroup8: CPU = 23.251 ms, elapsed = 23.7091 ms.
Time accumulated: CPU = 6.21752 s, elapsed = 9.2113 s.
Peak resident memory used = 163 Mbytes.


*****************************************************
Transient Analysis `transient9': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 16.728 ms, elapsed = 16.7332 ms.

Notice from spectre during transient analysis `transient9'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient9.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 125 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             237

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.2:Q) = 1.19 V
I: I(VVDD:p) = 123.1 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (10.0 %)      1 (13.4 %)      2 (11.7 %)      3 (100.0 %)
         4 (100.0 %)     5 (12.9 %)      6 (5.2 %)       7 (100.0 %)
         8 (28.3 %)      9 (100.0 %)    10 (59.9 %)     11 (82.9 %)
        Total: 624.3%
Initial condition solution time: CPU = 16.854 ms, elapsed = 17.303 ms.
Intrinsic tran analysis time:    CPU = 644.873 ms, elapsed = 720.467 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt8
Total time required for tran analysis `transient9': CPU = 672.864 ms, elapsed =
        791.912 ms, util. = 85%.
Time accumulated: CPU = 6.90787 s, elapsed = 10.0924 s.
Peak resident memory used = 163 Mbytes.


*************************
Alter Group `altergroup9'
*************************
Time for altergroup9: CPU = 23.39 ms, elapsed = 23.828 ms.
Time accumulated: CPU = 6.9315 s, elapsed = 10.1182 s.
Peak resident memory used = 163 Mbytes.


******************************************************
Transient Analysis `transient10': time = (0 s -> 2 ns)
******************************************************
DC simulation time: CPU = 16.109 ms, elapsed = 16.1109 ms.

Notice from spectre during transient analysis `transient10'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient10.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 0 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             272

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_10.ncell12.1:Q) = 1.3 V
I: I(VVDD:p) = 159.7 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (10.9 %)      1 (14.2 %)      2 (11.3 %)      3 (100.0 %)
         4 (100.0 %)     5 (13.2 %)      6 (5.4 %)       7 (100.0 %)
         8 (26.0 %)      9 (100.0 %)    10 (60.1 %)     11 (84.5 %)
        Total: 625.4%
Initial condition solution time: CPU = 16.209 ms, elapsed = 16.8691 ms.
Intrinsic tran analysis time:    CPU = 755.947 ms, elapsed = 820.933 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt9
Total time required for tran analysis `transient10': CPU = 784.411 ms, elapsed
        = 895.027 ms, util. = 87.6%.
Time accumulated: CPU = 7.74384 s, elapsed = 11.2108 s.
Peak resident memory used = 168 Mbytes.


**************************
Alter Group `altergroup10'
**************************
Time for altergroup10: CPU = 20.901 ms, elapsed = 21.7879 ms.
Time accumulated: CPU = 7.76489 s, elapsed = 11.2344 s.
Peak resident memory used = 168 Mbytes.


******************************************************
Transient Analysis `transient11': time = (0 s -> 2 ns)
******************************************************
DC simulation time: CPU = 18.334 ms, elapsed = 18.641 ms.

Notice from spectre during transient analysis `transient11'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient11.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 50 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             260

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_10.ncell11.2:Q) = 1.294 V
I: I(VVDD:p) = 155.2 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (10.0 %)      1 (13.6 %)      2 (11.6 %)      3 (100.0 %)
         4 (100.0 %)     5 (13.3 %)      6 (9.0 %)       7 (100.0 %)
         8 (25.8 %)      9 (100.0 %)    10 (55.2 %)     11 (85.5 %)
        Total: 624.1%
Initial condition solution time: CPU = 18.453 ms, elapsed = 19.671 ms.
Intrinsic tran analysis time:    CPU = 708.879 ms, elapsed = 902.423 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt10
Total time required for tran analysis `transient11': CPU = 739.179 ms, elapsed
        = 1.0008 s, util. = 73.9%.
Time accumulated: CPU = 8.5206 s, elapsed = 12.3384 s.
Peak resident memory used = 168 Mbytes.


**************************
Alter Group `altergroup11'
**************************
Time for altergroup11: CPU = 18.081 ms, elapsed = 18.94 ms.
Time accumulated: CPU = 8.5388 s, elapsed = 12.3593 s.
Peak resident memory used = 168 Mbytes.


******************************************************
Transient Analysis `transient12': time = (0 s -> 2 ns)
******************************************************
DC simulation time: CPU = 16.377 ms, elapsed = 16.407 ms.

Notice from spectre during transient analysis `transient12'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient12.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 125 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             253

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.1:Q) = 1.288 V
I: I(VVDD:p) = 155.4 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (9.7 %)       1 (13.8 %)      2 (11.5 %)      3 (100.0 %)
         4 (100.0 %)     5 (15.6 %)      6 (11.5 %)      7 (100.0 %)
         8 (23.8 %)      9 (100.0 %)    10 (58.7 %)     11 (78.9 %)
        Total: 623.6%
Initial condition solution time: CPU = 16.472 ms, elapsed = 17.118 ms.
Intrinsic tran analysis time:    CPU = 738.591 ms, elapsed = 849.288 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt11
Total time required for tran analysis `transient12': CPU = 763.434 ms, elapsed
        = 929.804 ms, util. = 82.1%.
Time accumulated: CPU = 9.32006 s, elapsed = 13.4359 s.
Peak resident memory used = 168 Mbytes.


**************************
Alter Group `altergroup12'
**************************
Time for altergroup12: CPU = 20.52 ms, elapsed = 21.0721 ms.
Time accumulated: CPU = 9.34073 s, elapsed = 13.4584 s.
Peak resident memory used = 168 Mbytes.


******************************************************
Transient Analysis `transient13': time = (0 s -> 2 ns)
******************************************************
DC simulation time: CPU = 17.575 ms, elapsed = 17.5779 ms.

Notice from spectre during transient analysis `transient13'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient13.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 0 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5....

Notice from spectre at time = 1.155 ns during transient analysis
        `transient13'.
    Found trapezoidal ringing on node nfanout4_10.ncell11.net15.

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             287

Notice from spectre during transient analysis `transient13'.
    Trapezoidal ringing is detected during tran analysis.
        Please use method=trap for better results and performance.


Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_10.ncell13.1:Q) = 1.398 V
I: I(VGND:p) = 197.4 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (9.1 %)       1 (13.9 %)      2 (11.0 %)      3 (100.0 %)
         4 (100.0 %)     5 (16.1 %)      6 (16.0 %)      7 (100.0 %)
         8 (22.0 %)      9 (100.0 %)    10 (62.1 %)     11 (72.6 %)
        Total: 622.9%
Initial condition solution time: CPU = 17.693 ms, elapsed = 18.5778 ms.
Intrinsic tran analysis time:    CPU = 777.816 ms, elapsed = 923.684 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt12
Total time required for tran analysis `transient13': CPU = 805.689 ms, elapsed
        = 1.00669 s, util. = 80%.
Time accumulated: CPU = 10.1678 s, elapsed = 14.6094 s.
Peak resident memory used = 168 Mbytes.


**************************
Alter Group `altergroup13'
**************************
Time for altergroup13: CPU = 17.802 ms, elapsed = 18.5401 ms.
Time accumulated: CPU = 10.1857 s, elapsed = 14.6294 s.
Peak resident memory used = 168 Mbytes.


******************************************************
Transient Analysis `transient14': time = (0 s -> 2 ns)
******************************************************
DC simulation time: CPU = 18.13 ms, elapsed = 18.1339 ms.

Notice from spectre during transient analysis `transient14'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient14.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 50 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             275

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_10.ncell13.1:Q) = 1.393 V
I: I(VVDD:p) = 192.7 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (9.8 %)       1 (13.4 %)      2 (10.6 %)      3 (100.0 %)
         4 (100.0 %)     5 (15.5 %)      6 (20.0 %)      7 (100.0 %)
         8 (20.7 %)      9 (100.0 %)    10 (64.7 %)     11 (67.9 %)
        Total: 622.7%
Initial condition solution time: CPU = 18.25 ms, elapsed = 18.95 ms.
Intrinsic tran analysis time:    CPU = 710.222 ms, elapsed = 806.33 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt13
Total time required for tran analysis `transient14': CPU = 739.542 ms, elapsed
        = 888.185 ms, util. = 83.3%.
Time accumulated: CPU = 10.9542 s, elapsed = 15.6532 s.
Peak resident memory used = 168 Mbytes.


**************************
Alter Group `altergroup14'
**************************
Time for altergroup14: CPU = 22.911 ms, elapsed = 23.2589 ms.
Time accumulated: CPU = 10.9774 s, elapsed = 15.6781 s.
Peak resident memory used = 168 Mbytes.


******************************************************
Transient Analysis `transient15': time = (0 s -> 2 ns)
******************************************************
DC simulation time: CPU = 17.49 ms, elapsed = 17.4928 ms.

Notice from spectre during transient analysis `transient15'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_tt.raw/transient15.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 125 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             267

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_10.ncell12.1:Q) = 1.388 V
I: I(VGND:p) = 191.1 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (9.5 %)       1 (13.3 %)      2 (10.9 %)      3 (100.0 %)
         4 (100.0 %)     5 (15.8 %)      6 (21.7 %)      7 (100.0 %)
         8 (19.3 %)      9 (100.0 %)    10 (67.3 %)     11 (65.0 %)
        Total: 622.7%
Initial condition solution time: CPU = 17.598 ms, elapsed = 18.1048 ms.
Intrinsic tran analysis time:    CPU = 775.577 ms, elapsed = 971.687 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_tt.mt14
Total time required for tran analysis `transient15': CPU = 805.603 ms, elapsed
        = 1.01934 s, util. = 79%.
Time accumulated: CPU = 11.814 s, elapsed = 16.9021 s.
Peak resident memory used = 168 Mbytes.

Licensing Information:
Lic Summary:
[15:48:37.317795] Cdslmd servers:5280@10.64.82.10
[15:48:37.317834] Feature usage summary:
[15:48:37.317835] Virtuoso_Multi_mode_Simulation


Aggregate audit (3:48:37 PM, Wed Oct 29, 2025):
Time used: CPU = 11.9 s, elapsed = 17 s, util. = 70%.
Time spent in licensing: elapsed = 31.2 ms.
Peak memory used = 168 Mbytes.
Simulation started at: 3:48:20 PM, Wed Oct 29, 2025, ended at: 3:48:37 PM, Wed
        Oct 29, 2025, with elapsed time (wall clock): 17 s.
spectre completes with 0 errors, 12 warnings, and 20 notices.
