{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1585216909967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1585216909968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 06:01:49 2020 " "Processing started: Thu Mar 26 06:01:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1585216909968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1585216909968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Artificial_Neural_Networks -c Artificial_Neural_Networks " "Command: quartus_map --read_settings_files=on --write_settings_files=off Artificial_Neural_Networks -c Artificial_Neural_Networks" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1585216909968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1585216910328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "artificial_neural_networks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file artificial_neural_networks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Artificial_Neural_Networks-Artificial_Neural_Networks_arch " "Found design unit 1: Artificial_Neural_Networks-Artificial_Neural_Networks_arch" {  } { { "Artificial_Neural_Networks.vhd" "" { Text "C:/Users/Haider/master_project/VHDL/workdir/trunk/ANN/Artificial_Neural_Networks.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1585216910686 ""} { "Info" "ISGN_ENTITY_NAME" "1 Artificial_Neural_Networks " "Found entity 1: Artificial_Neural_Networks" {  } { { "Artificial_Neural_Networks.vhd" "" { Text "C:/Users/Haider/master_project/VHDL/workdir/trunk/ANN/Artificial_Neural_Networks.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1585216910686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1585216910686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ann_lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ann_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANN_lib " "Found design unit 1: ANN_lib" {  } { { "ANN_lib.vhd" "" { Text "C:/Users/Haider/master_project/VHDL/workdir/trunk/ANN/ANN_lib.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1585216910688 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ANN_lib-body " "Found design unit 2: ANN_lib-body" {  } { { "ANN_lib.vhd" "" { Text "C:/Users/Haider/master_project/VHDL/workdir/trunk/ANN/ANN_lib.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1585216910688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1585216910688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-multiplier_arch " "Found design unit 1: multiplier-multiplier_arch" {  } { { "Multiplier.vhd" "" { Text "C:/Users/Haider/master_project/VHDL/workdir/trunk/ANN/Multiplier.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1585216910691 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "Multiplier.vhd" "" { Text "C:/Users/Haider/master_project/VHDL/workdir/trunk/ANN/Multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1585216910691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1585216910691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Artificial_Neural_Networks " "Elaborating entity \"Artificial_Neural_Networks\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1585216910718 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1585216910718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1585216911141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1585216911141 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Artificial_Neural_Networks.vhd" "" { Text "C:/Users/Haider/master_project/VHDL/workdir/trunk/ANN/Artificial_Neural_Networks.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1585216911176 "|Artificial_Neural_Networks|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1585216911176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1585216911177 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1585216911177 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1585216911177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1585216911233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 06:01:51 2020 " "Processing ended: Thu Mar 26 06:01:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1585216911233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1585216911233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1585216911233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1585216911233 ""}
