#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5ce83ea87870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5ce83ea882f0 .scope module, "Single_Cycle_Top_tb" "Single_Cycle_Top_tb" 3 5;
 .timescale -9 -12;
L_0x5ce83eac5320 .functor BUFZ 32, v0x5ce83eaade90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ce83eac4fd0 .functor BUFZ 32, L_0x5ce83eac36b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ce83eac57d0 .functor BUFZ 32, L_0x5ce83eac3a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ce83eac58d0 .functor BUFZ 32, L_0x5ce83eac3d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ce83eac5970 .functor BUFZ 32, L_0x5ce83eac55c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ce83eac59e0 .functor BUFZ 32, v0x5ce83eaaf780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ce83eac5a90 .functor BUFZ 1, v0x5ce83eaaa4a0_0, C4<0>, C4<0>, C4<0>;
L_0x5ce83eac5b90 .functor BUFZ 1, v0x5ce83eaaa240_0, C4<0>, C4<0>, C4<0>;
L_0x5ce83eac5ce0 .functor BUFZ 32, L_0x5ce83eac49c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ce83eac5e10 .functor BUFZ 32, v0x5ce83ea6adc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ce83eac5f10 .functor BUFZ 3, v0x5ce83eaaa560_0, C4<000>, C4<000>, C4<000>;
v0x5ce83eab2740_0 .net "MemWrite", 0 0, L_0x5ce83eac5b90;  1 drivers
v0x5ce83eab2820_0 .net "PC_current", 31 0, L_0x5ce83eac5320;  1 drivers
v0x5ce83eab2900_0 .net "RegWrite", 0 0, L_0x5ce83eac5a90;  1 drivers
v0x5ce83eab29a0_0 .net "alu_result", 31 0, L_0x5ce83eac5e10;  1 drivers
v0x5ce83eab2a80_0 .var "clk", 0 0;
v0x5ce83eab2c00_0 .var/i "cycle_count", 31 0;
v0x5ce83eab2ce0_0 .net "immediate", 31 0, L_0x5ce83eac59e0;  1 drivers
v0x5ce83eab2dc0_0 .net "instruction", 31 0, L_0x5ce83eac4fd0;  1 drivers
v0x5ce83eab2ea0_0 .net "memory_read_data", 31 0, L_0x5ce83eac5ce0;  1 drivers
v0x5ce83eab3010_0 .net "reg_data1", 31 0, L_0x5ce83eac57d0;  1 drivers
v0x5ce83eab30f0_0 .net "reg_data2", 31 0, L_0x5ce83eac58d0;  1 drivers
v0x5ce83eab31d0_0 .net "reg_write_data", 31 0, L_0x5ce83eac5970;  1 drivers
v0x5ce83eab32b0_0 .net "result_src", 2 0, L_0x5ce83eac5f10;  1 drivers
v0x5ce83eab3390_0 .var "rst", 0 0;
S_0x5ce83ea88670 .scope module, "cpu" "Single_Cycle_Top" 3 24, 4 12 0, S_0x5ce83ea882f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x5ce83eaafae0_0 .net "ALUControl_Top", 3 0, v0x5ce83eaa9720_0;  1 drivers
v0x5ce83eaafba0_0 .net "ALUResult", 31 0, v0x5ce83ea6adc0_0;  1 drivers
v0x5ce83eaafcb0_0 .net "ALUSrc", 0 0, v0x5ce83eaa9ed0_0;  1 drivers
v0x5ce83eaafd50_0 .net "ImmSrc", 2 0, v0x5ce83eaaa110_0;  1 drivers
v0x5ce83eaafdf0_0 .net "Imm_Ext_Top", 31 0, v0x5ce83eaaf780_0;  1 drivers
v0x5ce83eaaff00_0 .net "MemWrite", 0 0, v0x5ce83eaaa240_0;  1 drivers
v0x5ce83eaaffa0_0 .net "PCPlus4", 31 0, v0x5ce83eaad6b0_0;  1 drivers
v0x5ce83eab00b0_0 .net "PCSrc", 0 0, v0x5ce83eaaa3e0_0;  1 drivers
v0x5ce83eab0150_0 .net "PC_Top", 31 0, v0x5ce83eaade90_0;  1 drivers
v0x5ce83eab02a0_0 .net "RD1_Top", 31 0, L_0x5ce83eac3a20;  1 drivers
v0x5ce83eab0360_0 .net "RD2_Top", 31 0, L_0x5ce83eac3d40;  1 drivers
v0x5ce83eab0420_0 .net "RD_Instr", 31 0, L_0x5ce83eac36b0;  1 drivers
v0x5ce83eab0570_0 .net "ReadData", 31 0, L_0x5ce83eac49c0;  1 drivers
v0x5ce83eab0630_0 .net "RegWrite", 0 0, v0x5ce83eaaa4a0_0;  1 drivers
v0x5ce83eab06d0_0 .net "Result", 31 0, L_0x5ce83eac55c0;  1 drivers
v0x5ce83eab0770_0 .net "ResultSrc", 2 0, v0x5ce83eaaa560_0;  1 drivers
v0x5ce83eab0810_0 .net "SrcB", 31 0, L_0x5ce83eac4130;  1 drivers
v0x5ce83eab0a30_0 .net "Zero", 0 0, L_0x5ce83eac4260;  1 drivers
L_0x7db8ca7cb210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5ce83eab0ad0_0 .net/2u *"_ivl_10", 2 0, L_0x7db8ca7cb210;  1 drivers
v0x5ce83eab0bb0_0 .net *"_ivl_12", 0 0, L_0x5ce83eac4b50;  1 drivers
L_0x7db8ca7cb258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5ce83eab0c70_0 .net/2u *"_ivl_14", 2 0, L_0x7db8ca7cb258;  1 drivers
v0x5ce83eab0d50_0 .net *"_ivl_16", 0 0, L_0x5ce83eac4d10;  1 drivers
L_0x7db8ca7cb2a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5ce83eab0e10_0 .net/2u *"_ivl_18", 2 0, L_0x7db8ca7cb2a0;  1 drivers
v0x5ce83eab0ef0_0 .net *"_ivl_20", 0 0, L_0x5ce83eac4e40;  1 drivers
L_0x7db8ca7cb2e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5ce83eab0fb0_0 .net/2u *"_ivl_22", 31 0, L_0x7db8ca7cb2e8;  1 drivers
v0x5ce83eab1090_0 .net *"_ivl_24", 31 0, L_0x5ce83eac4f30;  1 drivers
L_0x7db8ca7cb330 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5ce83eab1170_0 .net/2u *"_ivl_26", 2 0, L_0x7db8ca7cb330;  1 drivers
v0x5ce83eab1250_0 .net *"_ivl_28", 0 0, L_0x5ce83eac5090;  1 drivers
v0x5ce83eab1310_0 .net *"_ivl_30", 31 0, L_0x5ce83eac51e0;  1 drivers
v0x5ce83eab13f0_0 .net *"_ivl_32", 31 0, L_0x5ce83eac5280;  1 drivers
v0x5ce83eab14d0_0 .net *"_ivl_34", 31 0, L_0x5ce83eac5480;  1 drivers
v0x5ce83eab15b0_0 .net "clk", 0 0, v0x5ce83eab2a80_0;  1 drivers
v0x5ce83eab1650_0 .net "rst", 0 0, v0x5ce83eab3390_0;  1 drivers
L_0x5ce83eac3e40 .part L_0x5ce83eac36b0, 15, 5;
L_0x5ce83eac3f30 .part L_0x5ce83eac36b0, 20, 5;
L_0x5ce83eac4020 .part L_0x5ce83eac36b0, 7, 5;
L_0x5ce83eac4610 .part L_0x5ce83eac36b0, 12, 3;
L_0x5ce83eac4730 .part L_0x5ce83eac36b0, 25, 7;
L_0x5ce83eac4b50 .cmp/eq 3, v0x5ce83eaaa560_0, L_0x7db8ca7cb210;
L_0x5ce83eac4d10 .cmp/eq 3, v0x5ce83eaaa560_0, L_0x7db8ca7cb258;
L_0x5ce83eac4e40 .cmp/eq 3, v0x5ce83eaaa560_0, L_0x7db8ca7cb2a0;
L_0x5ce83eac4f30 .arith/sum 32, v0x5ce83eaade90_0, L_0x7db8ca7cb2e8;
L_0x5ce83eac5090 .cmp/eq 3, v0x5ce83eaaa560_0, L_0x7db8ca7cb330;
L_0x5ce83eac51e0 .functor MUXZ 32, v0x5ce83ea6adc0_0, v0x5ce83eaaf780_0, L_0x5ce83eac5090, C4<>;
L_0x5ce83eac5280 .functor MUXZ 32, L_0x5ce83eac51e0, L_0x5ce83eac4f30, L_0x5ce83eac4e40, C4<>;
L_0x5ce83eac5480 .functor MUXZ 32, L_0x5ce83eac5280, L_0x5ce83eac49c0, L_0x5ce83eac4d10, C4<>;
L_0x5ce83eac55c0 .functor MUXZ 32, L_0x5ce83eac5480, v0x5ce83ea6adc0_0, L_0x5ce83eac4b50, C4<>;
S_0x5ce83ea889f0 .scope module, "ALU" "ALU" 4 67, 5 3 0, S_0x5ce83ea88670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5ce83ea8c920_0 .net/s "A", 31 0, L_0x5ce83eac3a20;  alias, 1 drivers
v0x5ce83ea8dd20_0 .net "ALUControl", 3 0, v0x5ce83eaa9720_0;  alias, 1 drivers
v0x5ce83ea70e20_0 .net/s "B", 31 0, L_0x5ce83eac4130;  alias, 1 drivers
v0x5ce83ea6adc0_0 .var "Result", 31 0;
v0x5ce83eaa9390_0 .net "Zero", 0 0, L_0x5ce83eac4260;  alias, 1 drivers
L_0x7db8ca7cb180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce83eaa94a0_0 .net/2u *"_ivl_0", 31 0, L_0x7db8ca7cb180;  1 drivers
E_0x5ce83ea0f710 .event anyedge, v0x5ce83ea8dd20_0, v0x5ce83ea8c920_0, v0x5ce83ea70e20_0;
L_0x5ce83eac4260 .cmp/eq 32, v0x5ce83ea6adc0_0, L_0x7db8ca7cb180;
S_0x5ce83ea88d70 .scope module, "Controller" "Controller" 4 75, 6 5 0, S_0x5ce83ea88670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /OUTPUT 1 "RegWrite_E";
    .port_info 3 /OUTPUT 3 "ImmSrc";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "MemWrite_E";
    .port_info 6 /OUTPUT 3 "ResultSrc";
    .port_info 7 /OUTPUT 1 "PCSrc";
    .port_info 8 /INPUT 3 "funct3";
    .port_info 9 /INPUT 7 "funct7";
    .port_info 10 /OUTPUT 4 "ALUControl";
v0x5ce83eaaa8c0_0 .net "ALUControl", 3 0, v0x5ce83eaa9720_0;  alias, 1 drivers
v0x5ce83eaaa9a0_0 .net "ALUOp", 2 0, v0x5ce83eaa9df0_0;  1 drivers
v0x5ce83eaaaab0_0 .net "ALUSrc", 0 0, v0x5ce83eaa9ed0_0;  alias, 1 drivers
v0x5ce83eaaab50_0 .net "ImmSrc", 2 0, v0x5ce83eaaa110_0;  alias, 1 drivers
v0x5ce83eaaac20_0 .net "MemWrite_E", 0 0, v0x5ce83eaaa240_0;  alias, 1 drivers
v0x5ce83eaaad10_0 .net "Op", 6 0, L_0x5ce83eac4390;  1 drivers
v0x5ce83eaaade0_0 .net "PCSrc", 0 0, v0x5ce83eaaa3e0_0;  alias, 1 drivers
v0x5ce83eaaaeb0_0 .net "RegWrite_E", 0 0, v0x5ce83eaaa4a0_0;  alias, 1 drivers
v0x5ce83eaaaf80_0 .net "ResultSrc", 2 0, v0x5ce83eaaa560_0;  alias, 1 drivers
v0x5ce83eaab0e0_0 .net "Zero", 0 0, L_0x5ce83eac4260;  alias, 1 drivers
v0x5ce83eaab180_0 .net "funct3", 2 0, L_0x5ce83eac4610;  1 drivers
v0x5ce83eaab220_0 .net "funct7", 6 0, L_0x5ce83eac4730;  1 drivers
v0x5ce83eaab2f0_0 .net "inst", 31 0, L_0x5ce83eac36b0;  alias, 1 drivers
L_0x5ce83eac4390 .part L_0x5ce83eac36b0, 0, 7;
S_0x5ce83ea890f0 .scope module, "alu_decoder" "ALU_Decoder" 6 38, 7 2 0, S_0x5ce83ea88d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 7 "op";
    .port_info 4 /OUTPUT 4 "ALUControl";
v0x5ce83eaa9720_0 .var "ALUControl", 3 0;
v0x5ce83eaa9800_0 .net "ALUOp", 2 0, v0x5ce83eaa9df0_0;  alias, 1 drivers
v0x5ce83eaa98c0_0 .net "funct3", 2 0, L_0x5ce83eac4610;  alias, 1 drivers
v0x5ce83eaa9980_0 .net "funct7", 6 0, L_0x5ce83eac4730;  alias, 1 drivers
v0x5ce83eaa9a60_0 .net "op", 6 0, L_0x5ce83eac4390;  alias, 1 drivers
E_0x5ce83ea0fd60 .event anyedge, v0x5ce83eaa9800_0, v0x5ce83eaa98c0_0, v0x5ce83eaa9980_0;
S_0x5ce83ea89470 .scope module, "main_decoder" "Op_Decoder" 6 26, 8 2 0, S_0x5ce83ea88d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /OUTPUT 1 "RegWrite_E";
    .port_info 3 /OUTPUT 3 "ImmSrc";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "MemWrite_E";
    .port_info 6 /OUTPUT 3 "ResultSrc";
    .port_info 7 /OUTPUT 1 "PCSrc";
    .port_info 8 /OUTPUT 3 "ALUOp";
v0x5ce83eaa9df0_0 .var "ALUOp", 2 0;
v0x5ce83eaa9ed0_0 .var "ALUSrc", 0 0;
v0x5ce83eaa9f70_0 .net "Funct3", 2 0, L_0x5ce83eac44d0;  1 drivers
v0x5ce83eaaa030_0 .net "Funct7", 6 0, L_0x5ce83eac4570;  1 drivers
v0x5ce83eaaa110_0 .var "ImmSrc", 2 0;
v0x5ce83eaaa240_0 .var "MemWrite_E", 0 0;
v0x5ce83eaaa300_0 .net "Op", 6 0, L_0x5ce83eac4430;  1 drivers
v0x5ce83eaaa3e0_0 .var "PCSrc", 0 0;
v0x5ce83eaaa4a0_0 .var "RegWrite_E", 0 0;
v0x5ce83eaaa560_0 .var "ResultSrc", 2 0;
v0x5ce83eaaa640_0 .net "Zero", 0 0, L_0x5ce83eac4260;  alias, 1 drivers
v0x5ce83eaaa6e0_0 .net "inst", 31 0, L_0x5ce83eac36b0;  alias, 1 drivers
E_0x5ce83ea0fb00 .event anyedge, v0x5ce83eaaa300_0, v0x5ce83eaa9390_0;
L_0x5ce83eac4430 .part L_0x5ce83eac36b0, 0, 7;
L_0x5ce83eac44d0 .part L_0x5ce83eac36b0, 12, 3;
L_0x5ce83eac4570 .part L_0x5ce83eac36b0, 25, 7;
S_0x5ce83eaab4e0 .scope module, "Data_Memory" "Data_Memory" 4 89, 9 1 0, S_0x5ce83ea88670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 32 "A";
    .port_info 5 /OUTPUT 32 "RD";
L_0x5ce83eac4820 .functor NOT 1, v0x5ce83eab3390_0, C4<0>, C4<0>, C4<0>;
v0x5ce83eaab7b0_0 .net "A", 31 0, v0x5ce83ea6adc0_0;  alias, 1 drivers
v0x5ce83eaab8c0_0 .net "RD", 31 0, L_0x5ce83eac49c0;  alias, 1 drivers
v0x5ce83eaab980_0 .net "WD", 31 0, L_0x5ce83eac3d40;  alias, 1 drivers
v0x5ce83eaaba70_0 .net "WE", 0 0, v0x5ce83eaaa240_0;  alias, 1 drivers
v0x5ce83eaabb60_0 .net *"_ivl_0", 0 0, L_0x5ce83eac4820;  1 drivers
L_0x7db8ca7cb1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce83eaabc90_0 .net/2u *"_ivl_2", 31 0, L_0x7db8ca7cb1c8;  1 drivers
v0x5ce83eaabd70_0 .net *"_ivl_4", 31 0, L_0x5ce83eac4890;  1 drivers
v0x5ce83eaabe50_0 .net "clk", 0 0, v0x5ce83eab2a80_0;  alias, 1 drivers
v0x5ce83eaabf10 .array "mem", 0 1023, 31 0;
v0x5ce83eaac060_0 .net "rst", 0 0, v0x5ce83eab3390_0;  alias, 1 drivers
E_0x5ce83ea907d0 .event posedge, v0x5ce83eaabe50_0;
L_0x5ce83eac4890 .array/port v0x5ce83eaabf10, v0x5ce83ea6adc0_0;
L_0x5ce83eac49c0 .functor MUXZ 32, L_0x5ce83eac4890, L_0x7db8ca7cb1c8, L_0x5ce83eac4820, C4<>;
S_0x5ce83eaac220 .scope module, "Instruction_Memory" "Instruction_Memory" 4 36, 10 1 0, S_0x5ce83ea88670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /OUTPUT 32 "ReadData";
L_0x7db8ca7cb060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5ce83ea6aca0 .functor XNOR 1, v0x5ce83eab3390_0, L_0x7db8ca7cb060, C4<0>, C4<0>;
v0x5ce83eaac420_0 .net "Address", 31 0, v0x5ce83eaade90_0;  alias, 1 drivers
v0x5ce83eaac520_0 .net "ReadData", 31 0, L_0x5ce83eac36b0;  alias, 1 drivers
v0x5ce83eaac630_0 .net/2u *"_ivl_0", 0 0, L_0x7db8ca7cb060;  1 drivers
v0x5ce83eaac6f0_0 .net *"_ivl_2", 0 0, L_0x5ce83ea6aca0;  1 drivers
L_0x7db8ca7cb0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce83eaac7b0_0 .net/2u *"_ivl_4", 31 0, L_0x7db8ca7cb0a8;  1 drivers
v0x5ce83eaac8e0_0 .net *"_ivl_6", 31 0, L_0x5ce83eac3570;  1 drivers
v0x5ce83eaac9c0_0 .net *"_ivl_9", 29 0, L_0x5ce83eac3610;  1 drivers
v0x5ce83eaacaa0 .array "mem", 0 1023, 31 0;
v0x5ce83eaacb60_0 .net "rst", 0 0, v0x5ce83eab3390_0;  alias, 1 drivers
L_0x5ce83eac3570 .array/port v0x5ce83eaacaa0, L_0x5ce83eac3610;
L_0x5ce83eac3610 .part v0x5ce83eaade90_0, 2, 30;
L_0x5ce83eac36b0 .functor MUXZ 32, L_0x5ce83eac3570, L_0x7db8ca7cb0a8, L_0x5ce83ea6aca0, C4<>;
S_0x5ce83eaaccf0 .scope module, "Mux_Register_to_ALU" "Mux" 4 60, 11 1 0, S_0x5ce83ea88670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0x5ce83eac40c0 .functor NOT 1, v0x5ce83eaa9ed0_0, C4<0>, C4<0>, C4<0>;
v0x5ce83eaaced0_0 .net *"_ivl_0", 0 0, L_0x5ce83eac40c0;  1 drivers
v0x5ce83eaacfb0_0 .net "in_1", 31 0, L_0x5ce83eac3d40;  alias, 1 drivers
v0x5ce83eaad070_0 .net "in_2", 31 0, v0x5ce83eaaf780_0;  alias, 1 drivers
v0x5ce83eaad110_0 .net "out", 31 0, L_0x5ce83eac4130;  alias, 1 drivers
v0x5ce83eaad200_0 .net "sel", 0 0, v0x5ce83eaa9ed0_0;  alias, 1 drivers
L_0x5ce83eac4130 .functor MUXZ 32, v0x5ce83eaaf780_0, L_0x5ce83eac3d40, L_0x5ce83eac40c0, C4<>;
S_0x5ce83eaad3a0 .scope module, "NPC" "NPC" 4 29, 12 2 0, S_0x5ce83ea88670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "PCSrc";
    .port_info 2 /INPUT 32 "IMMEXT";
    .port_info 3 /OUTPUT 32 "NPC";
v0x5ce83eaad5d0_0 .net "IMMEXT", 31 0, v0x5ce83eaaf780_0;  alias, 1 drivers
v0x5ce83eaad6b0_0 .var "NPC", 31 0;
v0x5ce83eaad770_0 .net "PC", 31 0, v0x5ce83eaade90_0;  alias, 1 drivers
v0x5ce83eaad870_0 .net "PCPLUS4", 31 0, L_0x5ce83eac3440;  1 drivers
v0x5ce83eaad930_0 .net "PCSrc", 0 0, v0x5ce83eaaa3e0_0;  alias, 1 drivers
L_0x7db8ca7cb018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5ce83eaada70_0 .net/2u *"_ivl_0", 31 0, L_0x7db8ca7cb018;  1 drivers
E_0x5ce83e9e9740 .event anyedge, v0x5ce83eaaa3e0_0, v0x5ce83eaad870_0, v0x5ce83eaac420_0, v0x5ce83eaad070_0;
L_0x5ce83eac3440 .arith/sum 32, v0x5ce83eaade90_0, L_0x7db8ca7cb018;
S_0x5ce83eaadbd0 .scope module, "PC" "PC" 4 22, 13 1 0, S_0x5ce83ea88670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "NPC";
v0x5ce83eaaddb0_0 .net "NPC", 31 0, v0x5ce83eaad6b0_0;  alias, 1 drivers
v0x5ce83eaade90_0 .var "PC", 31 0;
v0x5ce83eaadf80_0 .net "clk", 0 0, v0x5ce83eab2a80_0;  alias, 1 drivers
v0x5ce83eaae050_0 .net "rst", 0 0, v0x5ce83eab3390_0;  alias, 1 drivers
S_0x5ce83eaae180 .scope module, "Register_File" "Register_File" 4 42, 14 1 0, S_0x5ce83ea88670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WriteEnable3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 5 "Address1";
    .port_info 5 /INPUT 5 "Address2";
    .port_info 6 /INPUT 5 "Address3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
L_0x5ce83eac3a20 .functor BUFZ 32, L_0x5ce83eac3840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5ce83eac3d40 .functor BUFZ 32, L_0x5ce83eac3ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5ce83eaae490_0 .net "Address1", 4 0, L_0x5ce83eac3e40;  1 drivers
v0x5ce83eaae590_0 .net "Address2", 4 0, L_0x5ce83eac3f30;  1 drivers
v0x5ce83eaae670_0 .net "Address3", 4 0, L_0x5ce83eac4020;  1 drivers
v0x5ce83eaae730_0 .net "RD1", 31 0, L_0x5ce83eac3a20;  alias, 1 drivers
v0x5ce83eaae820_0 .net "RD2", 31 0, L_0x5ce83eac3d40;  alias, 1 drivers
v0x5ce83eaae960 .array "Register", 0 31, 31 0;
v0x5ce83eaaea20_0 .net "WD3", 31 0, L_0x5ce83eac55c0;  alias, 1 drivers
v0x5ce83eaaeb00_0 .net "WriteEnable3", 0 0, v0x5ce83eaaa4a0_0;  alias, 1 drivers
v0x5ce83eaaebf0_0 .net *"_ivl_0", 31 0, L_0x5ce83eac3840;  1 drivers
v0x5ce83eaaed60_0 .net *"_ivl_10", 6 0, L_0x5ce83eac3b80;  1 drivers
L_0x7db8ca7cb138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ce83eaaee40_0 .net *"_ivl_13", 1 0, L_0x7db8ca7cb138;  1 drivers
v0x5ce83eaaef20_0 .net *"_ivl_2", 6 0, L_0x5ce83eac38e0;  1 drivers
L_0x7db8ca7cb0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ce83eaaf000_0 .net *"_ivl_5", 1 0, L_0x7db8ca7cb0f0;  1 drivers
v0x5ce83eaaf0e0_0 .net *"_ivl_8", 31 0, L_0x5ce83eac3ae0;  1 drivers
v0x5ce83eaaf1c0_0 .net "clk", 0 0, v0x5ce83eab2a80_0;  alias, 1 drivers
v0x5ce83eaaf260_0 .var/i "i", 31 0;
v0x5ce83eaaf340_0 .net "rst", 0 0, v0x5ce83eab3390_0;  alias, 1 drivers
L_0x5ce83eac3840 .array/port v0x5ce83eaae960, L_0x5ce83eac38e0;
L_0x5ce83eac38e0 .concat [ 5 2 0 0], L_0x5ce83eac3e40, L_0x7db8ca7cb0f0;
L_0x5ce83eac3ae0 .array/port v0x5ce83eaae960, L_0x5ce83eac3b80;
L_0x5ce83eac3b80 .concat [ 5 2 0 0], L_0x5ce83eac3f30, L_0x7db8ca7cb138;
S_0x5ce83eaaf550 .scope module, "Sign_Extend" "Sign_Extend" 4 54, 15 3 0, S_0x5ce83ea88670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Ins";
    .port_info 1 /INPUT 3 "Imm_src";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x5ce83eaaf780_0 .var "ImmExt", 31 0;
v0x5ce83eaaf8b0_0 .net "Imm_src", 2 0, v0x5ce83eaaa110_0;  alias, 1 drivers
v0x5ce83eaaf9c0_0 .net "Ins", 31 0, L_0x5ce83eac36b0;  alias, 1 drivers
E_0x5ce83eaaf700 .event anyedge, v0x5ce83eaaa110_0, v0x5ce83eaaa6e0_0;
S_0x5ce83eab1960 .scope task, "decode_instruction" "decode_instruction" 3 61, 3 61 0, S_0x5ce83ea882f0;
 .timescale -9 -12;
v0x5ce83eab1af0_0 .var "funct3", 2 0;
v0x5ce83eab1bd0_0 .var "funct7", 6 0;
v0x5ce83eab1cb0_0 .var "instr", 31 0;
v0x5ce83eab1d70_0 .var "opcode", 6 0;
v0x5ce83eab1e50_0 .var "pc", 31 0;
v0x5ce83eab1f80_0 .var "rd", 4 0;
v0x5ce83eab2060_0 .var "rs1", 4 0;
v0x5ce83eab2140_0 .var "rs2", 4 0;
TD_Single_Cycle_Top_tb.decode_instruction ;
    %load/vec4 v0x5ce83eab1cb0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x5ce83eab1d70_0, 0, 7;
    %load/vec4 v0x5ce83eab1cb0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x5ce83eab1f80_0, 0, 5;
    %load/vec4 v0x5ce83eab1cb0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x5ce83eab2060_0, 0, 5;
    %load/vec4 v0x5ce83eab1cb0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x5ce83eab2140_0, 0, 5;
    %load/vec4 v0x5ce83eab1cb0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x5ce83eab1af0_0, 0, 3;
    %load/vec4 v0x5ce83eab1cb0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x5ce83eab1bd0_0, 0, 7;
    %vpi_call/w 3 77 "$display", "  PC: 0x%08x | Instruction: 0x%08x", v0x5ce83eab1e50_0, v0x5ce83eab1cb0_0 {0 0 0};
    %load/vec4 v0x5ce83eab1d70_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %vpi_call/w 3 126 "$display", "    UNKNOWN opcode 0x%02x", v0x5ce83eab1d70_0 {0 0 0};
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x5ce83eab1bd0_0;
    %load/vec4 v0x5ce83eab1af0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %vpi_call/w 3 92 "$display", "    Unknown R-type instruction" {0 0 0};
    %jmp T_0.20;
T_0.9 ;
    %vpi_call/w 3 82 "$display", "    ADD R%0d, R%0d, R%0d  (R%0d = 0x%08x + 0x%08x)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, v0x5ce83eab2140_0, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, v0x5ce83eab30f0_0 {0 0 0};
    %jmp T_0.20;
T_0.10 ;
    %vpi_call/w 3 83 "$display", "    SUB R%0d, R%0d, R%0d  (R%0d = 0x%08x - 0x%08x)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, v0x5ce83eab2140_0, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, v0x5ce83eab30f0_0 {0 0 0};
    %jmp T_0.20;
T_0.11 ;
    %vpi_call/w 3 84 "$display", "    XOR R%0d, R%0d, R%0d  (R%0d = 0x%08x ^ 0x%08x)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, v0x5ce83eab2140_0, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, v0x5ce83eab30f0_0 {0 0 0};
    %jmp T_0.20;
T_0.12 ;
    %vpi_call/w 3 85 "$display", "    OR  R%0d, R%0d, R%0d  (R%0d = 0x%08x | 0x%08x)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, v0x5ce83eab2140_0, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, v0x5ce83eab30f0_0 {0 0 0};
    %jmp T_0.20;
T_0.13 ;
    %vpi_call/w 3 86 "$display", "    AND R%0d, R%0d, R%0d  (R%0d = 0x%08x & 0x%08x)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, v0x5ce83eab2140_0, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, v0x5ce83eab30f0_0 {0 0 0};
    %jmp T_0.20;
T_0.14 ;
    %vpi_call/w 3 87 "$display", "    SLL R%0d, R%0d, R%0d  (R%0d = 0x%08x << %0d)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, v0x5ce83eab2140_0, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, &PV<v0x5ce83eab30f0_0, 0, 5> {0 0 0};
    %jmp T_0.20;
T_0.15 ;
    %vpi_call/w 3 88 "$display", "    SRL R%0d, R%0d, R%0d  (R%0d = 0x%08x >> %0d)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, v0x5ce83eab2140_0, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, &PV<v0x5ce83eab30f0_0, 0, 5> {0 0 0};
    %jmp T_0.20;
T_0.16 ;
    %vpi_call/w 3 89 "$display", "    SRA R%0d, R%0d, R%0d  (R%0d = 0x%08x >>> %0d)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, v0x5ce83eab2140_0, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, &PV<v0x5ce83eab30f0_0, 0, 5> {0 0 0};
    %jmp T_0.20;
T_0.17 ;
    %load/vec4 v0x5ce83eab3010_0;
    %load/vec4 v0x5ce83eab30f0_0;
    %vpi_call/w 3 90 "$display", "    SLT R%0d, R%0d, R%0d  (R%0d = %0d < %0d)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, v0x5ce83eab2140_0, v0x5ce83eab1f80_0, S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_0.20;
T_0.18 ;
    %vpi_call/w 3 91 "$display", "    SLTU R%0d, R%0d, R%0d (R%0d = %0d < %0d)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, v0x5ce83eab2140_0, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, v0x5ce83eab30f0_0 {0 0 0};
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x5ce83eab1af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %vpi_call/w 3 111 "$display", "    Unknown I-type instruction" {0 0 0};
    %jmp T_0.30;
T_0.21 ;
    %load/vec4 v0x5ce83eab2ce0_0;
    %load/vec4 v0x5ce83eab2ce0_0;
    %vpi_call/w 3 98 "$display", "    ADDI R%0d, R%0d, %0d  (R%0d = 0x%08x + %0d)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, S<1,vec4,s32>, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, S<0,vec4,s32> {2 0 0};
    %jmp T_0.30;
T_0.22 ;
    %load/vec4 v0x5ce83eab2ce0_0;
    %vpi_call/w 3 99 "$display", "    XORI R%0d, R%0d, %0d  (R%0d = 0x%08x ^ 0x%08x)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, S<0,vec4,s32>, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, v0x5ce83eab2ce0_0 {1 0 0};
    %jmp T_0.30;
T_0.23 ;
    %load/vec4 v0x5ce83eab2ce0_0;
    %vpi_call/w 3 100 "$display", "    ORI  R%0d, R%0d, %0d  (R%0d = 0x%08x | 0x%08x)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, S<0,vec4,s32>, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, v0x5ce83eab2ce0_0 {1 0 0};
    %jmp T_0.30;
T_0.24 ;
    %load/vec4 v0x5ce83eab2ce0_0;
    %vpi_call/w 3 101 "$display", "    ANDI R%0d, R%0d, %0d  (R%0d = 0x%08x & 0x%08x)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, S<0,vec4,s32>, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, v0x5ce83eab2ce0_0 {1 0 0};
    %jmp T_0.30;
T_0.25 ;
    %vpi_call/w 3 102 "$display", "    SLLI R%0d, R%0d, %0d  (R%0d = 0x%08x << %0d)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, &PV<v0x5ce83eab2ce0_0, 0, 5>, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, &PV<v0x5ce83eab2ce0_0, 0, 5> {0 0 0};
    %jmp T_0.30;
T_0.26 ;
    %load/vec4 v0x5ce83eab1bd0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.31, 8;
    %vpi_call/w 3 105 "$display", "    SRAI R%0d, R%0d, %0d  (R%0d = 0x%08x >>> %0d)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, &PV<v0x5ce83eab2ce0_0, 0, 5>, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, &PV<v0x5ce83eab2ce0_0, 0, 5> {0 0 0};
    %jmp T_0.32;
T_0.31 ;
    %vpi_call/w 3 107 "$display", "    SRLI R%0d, R%0d, %0d  (R%0d = 0x%08x >> %0d)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, &PV<v0x5ce83eab2ce0_0, 0, 5>, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, &PV<v0x5ce83eab2ce0_0, 0, 5> {0 0 0};
T_0.32 ;
    %jmp T_0.30;
T_0.27 ;
    %load/vec4 v0x5ce83eab2ce0_0;
    %load/vec4 v0x5ce83eab3010_0;
    %load/vec4 v0x5ce83eab2ce0_0;
    %vpi_call/w 3 109 "$display", "    SLTI R%0d, R%0d, %0d  (R%0d = %0d < %0d)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, S<2,vec4,s32>, v0x5ce83eab1f80_0, S<1,vec4,s32>, S<0,vec4,s32> {3 0 0};
    %jmp T_0.30;
T_0.28 ;
    %vpi_call/w 3 110 "$display", "    SLTIU R%0d, R%0d, %0d (R%0d = %0d < %0d)", v0x5ce83eab1f80_0, v0x5ce83eab2060_0, v0x5ce83eab2ce0_0, v0x5ce83eab1f80_0, v0x5ce83eab3010_0, v0x5ce83eab2ce0_0 {0 0 0};
    %jmp T_0.30;
T_0.30 ;
    %pop/vec4 1;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x5ce83eab2ce0_0;
    %load/vec4 v0x5ce83eab3010_0;
    %load/vec4 v0x5ce83eab2ce0_0;
    %add;
    %vpi_call/w 3 116 "$display", "    LW R%0d, %0d(R%0d)  (R%0d = MEM[0x%08x])", v0x5ce83eab1f80_0, S<1,vec4,s32>, v0x5ce83eab2060_0, v0x5ce83eab1f80_0, S<0,vec4,u32> {2 0 0};
    %vpi_call/w 3 117 "$display", "      Debug: ALU_Result=0x%08x, MemReadData=0x%08x, ResultSrc=%0d", v0x5ce83eab29a0_0, v0x5ce83eab2ea0_0, v0x5ce83eab32b0_0 {0 0 0};
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x5ce83eab2ce0_0;
    %load/vec4 v0x5ce83eab3010_0;
    %load/vec4 v0x5ce83eab2ce0_0;
    %add;
    %vpi_call/w 3 120 "$display", "    SW R%0d, %0d(R%0d)  (MEM[0x%08x] = 0x%08x)", v0x5ce83eab2140_0, S<1,vec4,s32>, v0x5ce83eab2060_0, S<0,vec4,u32>, v0x5ce83eab30f0_0 {2 0 0};
    %vpi_call/w 3 121 "$display", "      Debug: ALU_Result=0x%08x, ResultSrc=%0d", v0x5ce83eab29a0_0, v0x5ce83eab32b0_0 {0 0 0};
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5ce83eab2ce0_0;
    %vpi_call/w 3 123 "$display", "    BEQ R%0d, R%0d, %0d (Branch if 0x%08x == 0x%08x)", v0x5ce83eab2060_0, v0x5ce83eab2140_0, S<0,vec4,s32>, v0x5ce83eab3010_0, v0x5ce83eab30f0_0 {1 0 0};
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5ce83eab2ce0_0;
    %load/vec4 v0x5ce83eab2ce0_0;
    %vpi_call/w 3 124 "$display", "    JAL R%0d, %0d  (R%0d = PC+4, PC = PC + %0d)", v0x5ce83eab1f80_0, S<1,vec4,s32>, v0x5ce83eab1f80_0, S<0,vec4,s32> {2 0 0};
    %jmp T_0.8;
T_0.6 ;
    %vpi_call/w 3 125 "$display", "    LUI R%0d, %0d  (R%0d = 0x%08x)", v0x5ce83eab1f80_0, &PV<v0x5ce83eab2ce0_0, 12, 20>, v0x5ce83eab1f80_0, v0x5ce83eab2ce0_0 {0 0 0};
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5ce83eab2900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.35, 9;
    %load/vec4 v0x5ce83eab1f80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.33, 8;
    %vpi_call/w 3 130 "$display", "    -> Will write 0x%08x to R%0d", v0x5ce83eab31d0_0, v0x5ce83eab1f80_0 {0 0 0};
T_0.33 ;
    %load/vec4 v0x5ce83eab2740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.36, 8;
    %vpi_call/w 3 133 "$display", "    -> Will write 0x%08x to memory address 0x%08x", v0x5ce83eab30f0_0, v0x5ce83eaafba0_0 {0 0 0};
T_0.36 ;
    %end;
S_0x5ce83eab2220 .scope task, "display_registers" "display_registers" 3 49, 3 49 0, S_0x5ce83ea882f0;
 .timescale -9 -12;
v0x5ce83eab2400_0 .var/i "i", 31 0;
TD_Single_Cycle_Top_tb.display_registers ;
    %vpi_call/w 3 52 "$display", "    Register Contents:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ce83eab2400_0, 0, 32;
T_1.38 ;
    %load/vec4 v0x5ce83eab2400_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.39, 5;
    %ix/getv/s 4, v0x5ce83eab2400_0;
    %load/vec4a v0x5ce83eaae960, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.40, 6;
    %vpi_call/w 3 55 "$display", "      R%0d = 0x%08x (%0d)", v0x5ce83eab2400_0, &A<v0x5ce83eaae960, v0x5ce83eab2400_0 >, &A<v0x5ce83eaae960, v0x5ce83eab2400_0 > {0 0 0};
T_1.40 ;
    %load/vec4 v0x5ce83eab2400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ce83eab2400_0, 0, 32;
    %jmp T_1.38;
T_1.39 ;
    %end;
S_0x5ce83eab24e0 .scope begin, "repeat_loop" "repeat_loop" 3 166, 3 166 0, S_0x5ce83ea882f0;
 .timescale -9 -12;
E_0x5ce83eab26c0 .event negedge, v0x5ce83eaabe50_0;
    .scope S_0x5ce83eaadbd0;
T_2 ;
    %wait E_0x5ce83ea907d0;
    %load/vec4 v0x5ce83eaae050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ce83eaade90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5ce83eaaddb0_0;
    %assign/vec4 v0x5ce83eaade90_0, 0;
    %vpi_call/w 13 13 "$write", "PC: %h\012", v0x5ce83eaaddb0_0 {0 0 0};
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5ce83eaad3a0;
T_3 ;
    %wait E_0x5ce83e9e9740;
    %load/vec4 v0x5ce83eaad930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %load/vec4 v0x5ce83eaad870_0;
    %store/vec4 v0x5ce83eaad6b0_0, 0, 32;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x5ce83eaad870_0;
    %store/vec4 v0x5ce83eaad6b0_0, 0, 32;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x5ce83eaad770_0;
    %load/vec4 v0x5ce83eaad5d0_0;
    %add;
    %store/vec4 v0x5ce83eaad6b0_0, 0, 32;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5ce83eaac220;
T_4 ;
    %vpi_call/w 10 9 "$readmemh", "../assembly/memfile.hex", v0x5ce83eaacaa0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5ce83eaae180;
T_5 ;
    %wait E_0x5ce83ea907d0;
    %load/vec4 v0x5ce83eaaf340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ce83eaaf260_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5ce83eaaf260_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5ce83eaaf260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ce83eaae960, 0, 4;
    %load/vec4 v0x5ce83eaaf260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ce83eaaf260_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5ce83eaaeb00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x5ce83eaae670_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5ce83eaaea20_0;
    %load/vec4 v0x5ce83eaae670_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ce83eaae960, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ce83eaae180;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ce83eaaf260_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5ce83eaaf260_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5ce83eaaf260_0;
    %store/vec4a v0x5ce83eaae960, 4, 0;
    %load/vec4 v0x5ce83eaaf260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ce83eaaf260_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x5ce83eaaf550;
T_7 ;
    %wait E_0x5ce83eaaf700;
    %load/vec4 v0x5ce83eaaf8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ce83eaaf780_0, 0;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ce83eaaf780_0, 0;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ce83eaaf780_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaf780_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x5ce83eaaf780_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ce83eaaf9c0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaf780_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5ce83ea889f0;
T_8 ;
    %wait E_0x5ce83ea0f710;
    %load/vec4 v0x5ce83ea8dd20_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %load/vec4 v0x5ce83ea8c920_0;
    %store/vec4 v0x5ce83ea6adc0_0, 0, 32;
    %jmp T_8.12;
T_8.0 ;
    %load/vec4 v0x5ce83ea8c920_0;
    %load/vec4 v0x5ce83ea70e20_0;
    %add;
    %store/vec4 v0x5ce83ea6adc0_0, 0, 32;
    %jmp T_8.12;
T_8.1 ;
    %load/vec4 v0x5ce83ea8c920_0;
    %load/vec4 v0x5ce83ea70e20_0;
    %sub;
    %store/vec4 v0x5ce83ea6adc0_0, 0, 32;
    %jmp T_8.12;
T_8.2 ;
    %load/vec4 v0x5ce83ea8c920_0;
    %load/vec4 v0x5ce83ea70e20_0;
    %xor;
    %store/vec4 v0x5ce83ea6adc0_0, 0, 32;
    %jmp T_8.12;
T_8.3 ;
    %load/vec4 v0x5ce83ea8c920_0;
    %load/vec4 v0x5ce83ea70e20_0;
    %or;
    %store/vec4 v0x5ce83ea6adc0_0, 0, 32;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v0x5ce83ea8c920_0;
    %load/vec4 v0x5ce83ea70e20_0;
    %and;
    %store/vec4 v0x5ce83ea6adc0_0, 0, 32;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v0x5ce83ea8c920_0;
    %load/vec4 v0x5ce83ea70e20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5ce83ea6adc0_0, 0, 32;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v0x5ce83ea8c920_0;
    %load/vec4 v0x5ce83ea70e20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5ce83ea6adc0_0, 0, 32;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0x5ce83ea8c920_0;
    %load/vec4 v0x5ce83ea70e20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5ce83ea6adc0_0, 0, 32;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0x5ce83ea8c920_0;
    %load/vec4 v0x5ce83ea70e20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v0x5ce83ea6adc0_0, 0, 32;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v0x5ce83ea8c920_0;
    %load/vec4 v0x5ce83ea70e20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %store/vec4 v0x5ce83ea6adc0_0, 0, 32;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v0x5ce83ea8c920_0;
    %store/vec4 v0x5ce83ea6adc0_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5ce83ea89470;
T_9 ;
    %wait E_0x5ce83ea0fb00;
    %load/vec4 v0x5ce83eaaa300_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa4a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ce83eaaa110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaa9ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa240_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ce83eaaa560_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5ce83eaa9df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa3e0_0, 0;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ce83eaaa4a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ce83eaaa110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ce83eaa9ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa240_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5ce83eaaa560_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ce83eaa9df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa3e0_0, 0;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa4a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5ce83eaaa110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ce83eaa9ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ce83eaaa240_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5ce83eaaa560_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ce83eaa9df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa3e0_0, 0;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ce83eaaa4a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ce83eaaa110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaa9ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa240_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ce83eaaa560_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5ce83eaa9df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa3e0_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ce83eaaa4a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ce83eaaa110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ce83eaa9ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa240_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ce83eaaa560_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5ce83eaa9df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa3e0_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa4a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5ce83eaaa110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaa9ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa240_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ce83eaaa560_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5ce83eaa9df0_0, 0;
    %load/vec4 v0x5ce83eaaa640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ce83eaaa3e0_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa3e0_0, 0;
T_9.10 ;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ce83eaaa4a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5ce83eaaa110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ce83eaa9ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa240_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5ce83eaaa560_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5ce83eaa9df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ce83eaaa3e0_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ce83eaaa4a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5ce83eaaa110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ce83eaa9ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa240_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5ce83eaaa560_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5ce83eaa9df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce83eaaa3e0_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5ce83ea890f0;
T_10 ;
    %wait E_0x5ce83ea0fd60;
    %load/vec4 v0x5ce83eaa9800_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x5ce83eaa98c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0x5ce83eaa9980_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_10.17, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v0x5ce83eaa9980_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.20;
T_10.19 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
T_10.20 ;
T_10.18 ;
    %jmp T_10.16;
T_10.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.16;
T_10.9 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.16;
T_10.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.16;
T_10.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0x5ce83eaa9980_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_10.21, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.22;
T_10.21 ;
    %load/vec4 v0x5ce83eaa9980_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_10.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
T_10.24 ;
T_10.22 ;
    %jmp T_10.16;
T_10.13 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.16;
T_10.14 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x5ce83eaa98c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.34;
T_10.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.34;
T_10.26 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.34;
T_10.27 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.34;
T_10.28 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.34;
T_10.29 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.34;
T_10.30 ;
    %load/vec4 v0x5ce83eaa9980_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_10.35, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.36;
T_10.35 ;
    %load/vec4 v0x5ce83eaa9980_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
T_10.38 ;
T_10.36 ;
    %jmp T_10.34;
T_10.31 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.34;
T_10.32 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.34;
T_10.34 ;
    %pop/vec4 1;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ce83eaa9720_0, 0, 4;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5ce83eaab4e0;
T_11 ;
    %wait E_0x5ce83ea907d0;
    %load/vec4 v0x5ce83eaaba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5ce83eaab980_0;
    %ix/getv 3, v0x5ce83eaab7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ce83eaabf10, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5ce83ea882f0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce83eab2a80_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5ce83ea882f0;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x5ce83eab2a80_0;
    %inv;
    %store/vec4 v0x5ce83eab2a80_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5ce83ea882f0;
T_14 ;
    %vpi_call/w 3 45 "$dumpfile", "Single_Cycle_Top_tb.vcd" {0 0 0};
    %vpi_call/w 3 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ce83ea882f0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5ce83ea882f0;
T_15 ;
    %vpi_call/w 3 139 "$display", "=== RISC-V CPU Execution Monitor ===" {0 0 0};
    %vpi_call/w 3 140 "$display", "Executing program from memfile.hex with register monitoring\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ce83eab2c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce83eab3390_0, 0, 1;
    %delay 15000, 0;
    %vpi_call/w 3 146 "$display", "During Reset: PC = 0x%08x", v0x5ce83eab2820_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce83eab3390_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 150 "$display", "=== Starting CPU Execution ===\012" {0 0 0};
    %vpi_call/w 3 152 "$display", "Cycle %0d:", v0x5ce83eab2c00_0 {0 0 0};
    %load/vec4 v0x5ce83eab2820_0;
    %store/vec4 v0x5ce83eab1e50_0, 0, 32;
    %load/vec4 v0x5ce83eab2dc0_0;
    %store/vec4 v0x5ce83eab1cb0_0, 0, 32;
    %fork TD_Single_Cycle_Top_tb.decode_instruction, S_0x5ce83eab1960;
    %join;
    %wait E_0x5ce83ea907d0;
    %delay 1000, 0;
    %load/vec4 v0x5ce83eab2900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x5ce83eab2dc0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %vpi_call/w 3 159 "$display", "    Result: R%0d = 0x%08x", &PV<v0x5ce83eab2dc0_0, 7, 5>, v0x5ce83eab31d0_0 {0 0 0};
T_15.0 ;
    %fork TD_Single_Cycle_Top_tb.display_registers, S_0x5ce83eab2220;
    %join;
    %load/vec4 v0x5ce83eab2c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ce83eab2c00_0, 0, 32;
    %vpi_call/w 3 164 "$display", "\000" {0 0 0};
    %fork t_1, S_0x5ce83eab24e0;
    %jmp t_0;
    .scope S_0x5ce83eab24e0;
t_1 ;
    %pushi/vec4 50, 0, 32;
T_15.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.4, 5;
    %jmp/1 T_15.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call/w 3 168 "$display", "Cycle %0d:", v0x5ce83eab2c00_0 {0 0 0};
    %load/vec4 v0x5ce83eab2820_0;
    %store/vec4 v0x5ce83eab1e50_0, 0, 32;
    %load/vec4 v0x5ce83eab2dc0_0;
    %store/vec4 v0x5ce83eab1cb0_0, 0, 32;
    %fork TD_Single_Cycle_Top_tb.decode_instruction, S_0x5ce83eab1960;
    %join;
    %wait E_0x5ce83ea907d0;
    %delay 1000, 0;
    %load/vec4 v0x5ce83eab2900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.7, 9;
    %load/vec4 v0x5ce83eab2dc0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %vpi_call/w 3 175 "$display", "    Result: R%0d = 0x%08x", &PV<v0x5ce83eab2dc0_0, 7, 5>, v0x5ce83eab31d0_0 {0 0 0};
T_15.5 ;
    %load/vec4 v0x5ce83eab2c00_0;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_15.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ce83eab2900_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_15.10;
    %jmp/0xz  T_15.8, 4;
    %fork TD_Single_Cycle_Top_tb.display_registers, S_0x5ce83eab2220;
    %join;
T_15.8 ;
    %load/vec4 v0x5ce83eab2c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ce83eab2c00_0, 0, 32;
    %vpi_call/w 3 183 "$display", "\000" {0 0 0};
    %load/vec4 v0x5ce83eab2dc0_0;
    %cmpi/e 99, 0, 32;
    %jmp/1 T_15.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ce83eab2dc0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_15.15;
    %jmp/1 T_15.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ce83eab2820_0;
    %cmpi/u 512, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_15.14;
    %jmp/1 T_15.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5ce83eab2dc0_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %flag_or 6, 8;
    %flag_mov 4, 6;
T_15.13;
    %jmp/0xz  T_15.11, 4;
    %load/vec4 v0x5ce83eab2dc0_0;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_15.16, 4;
    %vpi_call/w 3 187 "$display", "Program terminated with infinite loop (BEQ x0, x0, 0)" {0 0 0};
    %jmp T_15.17;
T_15.16 ;
    %load/vec4 v0x5ce83eab2dc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %vpi_call/w 3 189 "$display", "Program terminated - reached uninitialized memory (NOP)" {0 0 0};
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0x5ce83eab2dc0_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_15.20, 6;
    %vpi_call/w 3 191 "$display", "Program terminated - reached uninitialized memory (unknown instruction)" {0 0 0};
    %jmp T_15.21;
T_15.20 ;
    %vpi_call/w 3 193 "$display", "Program terminated - PC exceeded expected range" {0 0 0};
T_15.21 ;
T_15.19 ;
T_15.17 ;
    %disable S_0x5ce83eab24e0;
T_15.11 ;
    %wait E_0x5ce83eab26c0;
    %jmp T_15.3;
T_15.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5ce83ea882f0;
t_0 %join;
    %vpi_call/w 3 201 "$display", "\012=== Final Register State ===" {0 0 0};
    %fork TD_Single_Cycle_Top_tb.display_registers, S_0x5ce83eab2220;
    %join;
    %vpi_call/w 3 204 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "Single_Cycle_Top_tb.v";
    "./../src/Single_Cycle_Top.v";
    "../src/ALU.v";
    "../src/Controller.v";
    "../src/ALU_Decoder.v";
    "../src/Op_Decoder.v";
    "../src/Data_Memory.v";
    "../src/Instruction_Memory.v";
    "../src/Mux.v";
    "../src/NPC.v";
    "../src/PC.v";
    "../src/Register_File.v";
    "../src/Sign_Extend.v";
