$date
	Fri May  6 20:09:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! Enabler $end
$var reg 1 " clear $end
$var reg 1 # door_closed $end
$var reg 1 $ start $end
$var reg 1 % stop $end
$var reg 1 & timer_done $end
$scope module dut $end
$var wire 1 ' clear $end
$var wire 1 ( door_closed $end
$var wire 1 ) start $end
$var wire 1 * stop $end
$var wire 1 + timer_done $end
$var reg 1 , Enabler $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
0+
0*
1)
1(
0'
0&
0%
1$
1#
0"
1!
$end
#10
0$
0)
#20
0,
0!
0#
0(
1$
1)
#30
0$
0)
#40
1,
1!
1#
1(
1$
1)
#50
0,
0!
1%
1*
0$
0)
#60
1,
1!
0%
0*
1$
1)
#70
0,
0!
1"
1'
0$
0)
#80
1,
1!
0"
0'
1$
1)
#90
0,
0!
1&
1+
0$
0)
#100
