// Seed: 1896044454
module module_0 ();
  wire id_1;
  supply1 id_2, id_3, id_4;
  assign id_2 = 1;
  wire id_5;
  assign id_5 = 1'h0;
  assign id_4 = 1;
  id_6(
      id_5, id_3
  );
endmodule
module module_1 (
    input  wand id_0,
    output tri0 id_1
);
  wire id_3;
  module_0();
  assign id_3 = id_3;
  wire id_4, id_6, id_7;
  wire id_8, id_9;
endmodule
module module_2 ();
  wire id_1;
  module_0();
endmodule
module module_3 (
    output supply0 id_0,
    output logic id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wire id_5,
    output tri1 id_6,
    input uwire id_7
);
  always begin
    id_6 = 1'b0;
  end
  wire id_9;
  module_0();
  function id_10(input id_11);
    if (1 !== id_9)
      `define pp_12 0
    else id_1 <= 1;
  endfunction
  assign id_11 = id_2;
  wire id_13;
endmodule
