// Seed: 2367514020
module module_0 ();
  assign id_1 = 1;
  wire id_2;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  always_comb begin : LABEL_0
    id_1 = id_1;
  end
  module_0 modCall_1 ();
  wire  id_3;
  uwire id_5;
  wire  id_6;
  wire  id_7 = 1;
  wire  id_8;
  wire  id_9;
  always #id_10 id_5 = 1;
endmodule
