#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jul  5 19:36:31 2020
# Process ID: 16568
# Current directory: C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11336 C:\Arquitectura\TPFinal_Arqui2020\MIPS_2020\MIPS_2020.xpr
# Log file: C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/vivado.log
# Journal file: C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 836.035 ; gain = 247.324
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'i_addressDebug' is not connected on this instance [C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MIPS_behav -key {Behavioral:sim_1:Functional:TB_MIPS} -tclbatch {TB_MIPS.tcl} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg
source TB_MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 882.734 ; gain = 36.340
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 882.734 ; gain = 39.500
launch_runs synth_1 -jobs 2
[Sun Jul  5 19:39:55 2020] Launched synth_1...
Run output will be captured here: C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.runs/synth_1/runme.log
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 912.238 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'i_addressDebug' is not connected on this instance [C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 912.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'i_addressDebug' is not connected on this instance [C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MIPS_behav -key {Behavioral:sim_1:Functional:TB_MIPS} -tclbatch {TB_MIPS.tcl} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg
source TB_MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 912.238 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'i_addressDebug' is not connected on this instance [C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 919.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'i_addressDebug' is not connected on this instance [C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 919.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'i_addressDebug' is not connected on this instance [C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 919.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'i_addressDebug' is not connected on this instance [C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(RAM_PERFORMANCE=...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM(RAM_WIDTH=32,RAM_DEPTH=...
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim/xsim.dir/TB_MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim/xsim.dir/TB_MIPS_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jul  5 20:39:17 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jul  5 20:39:17 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 919.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 919.938 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 919.938 ; gain = 0.000
save_wave_config {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Jul  6 13:31:26 2020] Launched synth_1...
Run output will be captured here: C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'i_addressDebug' is not connected on this instance [C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(RAM_PERFORMANCE=...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM(RAM_WIDTH=32,RAM_DEPTH=...
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MIPS_behav -key {Behavioral:sim_1:Functional:TB_MIPS} -tclbatch {TB_MIPS.tcl} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg
source TB_MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1232.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'i_addressDebug' is not connected on this instance [C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(RAM_PERFORMANCE=...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM(RAM_WIDTH=32,RAM_DEPTH=...
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1232.988 ; gain = 0.000
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'i_addressDebug' is not connected on this instance [C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(RAM_PERFORMANCE=...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM(RAM_WIDTH=32,RAM_DEPTH=...
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1232.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'i_addressDebug' is not connected on this instance [C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(RAM_PERFORMANCE=...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM(RAM_WIDTH=32,RAM_DEPTH=...
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1232.988 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticpg236-1L
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1307.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1398.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 524 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 256 instances
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7(x2), MUXF8, RAMS64E(x4)): 256 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 12 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1517.469 ; gain = 284.480
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/synth/func/xsim/TB_MIPS_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/synth/func/xsim/TB_MIPS_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/synth/func/xsim/TB_MIPS_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/synth/func/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TB_MIPS_func_synth xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TB_MIPS_func_synth xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'i_addressDebug' is not connected on this instance [C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.RW_REGISTERS
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.IDECODE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IEXECUTE
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.INSTRUCTION_RAM
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module unisims_ver.RAM256X1S(IS_WCLK_INVERTED=1'b1)
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.DATA_RAM
Compiling module xil_defaultlib.IMEMORY
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_func_synth

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/synth/func/xsim/xsim.dir/TB_MIPS_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/synth/func/xsim/xsim.dir/TB_MIPS_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jul  6 13:53:07 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 92.371 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Jul  6 13:53:07 2020...
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1945.316 ; gain = 427.254
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MIPS_func_synth -key {Post-Synthesis:sim_1:Functional:TB_MIPS} -tclbatch {TB_MIPS.tcl} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/ALU/i_dataA was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/ALU/i_dataB was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/ALU/i_opCode was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/ALU/o_result was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/i_instruction was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/o_rs was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/o_rt was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/o_rd was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/MUX_FORWARDING_A/i_dataReg was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/MUX_FORWARDING_A/i_dataMEM was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/MUX_FORWARDING_A/i_dataWB was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/MUX_FORWARDING_A/select was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/MUX_FORWARDING_A/o_dataMux was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/INSTRUCTION_RAM/ram_data was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/INSTRUCTION_RAM/o_dataI was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/o_alu was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IMEMORY/DATA_RAM/BRAM[6] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[4] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IMEMORY/DATA_RAM/i_writeEnable was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/w_rs was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/w_rt was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/w_writeReg_MEMID was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/w_signalControlWB_EXMEM[1] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/w_signalControlWB_bus[1] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/FORWARDING_UNIT/o_controlFWMuxA was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/FORWARDING_UNIT/o_controlFWMuxB was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/MUX_FORWARDING_B/i_dataMEM was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/MUX_FORWARDING_B/o_dataMux was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/i_dataRegB was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/o_dataRegB was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/w_writeReg_EXMEM was not found in the design.
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/o_alu was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IMEMORY/o_writeReg was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[31] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[30] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[29] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[28] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[27] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[26] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[25] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[24] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[23] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[22] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[21] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[20] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[19] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[18] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[17] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[16] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[15] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[14] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[13] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[12] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[11] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[10] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[9] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[8] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[7] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[6] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[5] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[4] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[3] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[2] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[1] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[0] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[4] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IMEMORY/r_dataIn was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IMEMORY/DATA_RAM/BRAM[6] was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/FORWARDING_UNIT/i_registerWrite_MEMWB was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/FORWARDING_UNIT/i_rd_EXMEM was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/FORWARDING_UNIT/i_rd_MEMWB was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/FORWARDING_UNIT/i_rt_IDEX was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/FORWARDING_UNIT/o_controlFWMuxB was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/MUX_FORWARDING_B/i_dataReg was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/MUX_FORWARDING_B/i_dataMEM was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/MUX_FORWARDING_B/i_dataWB was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/MUX_FORWARDING_B/select was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/MUX_FORWARDING_B/o_dataMux was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/o_instruction was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IEXECUTE/ALU/o_zeroFlag was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/PC_MUX/i_jump was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/PC_MUX/i_branch was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/PC_MUX/i_register was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/PC_MUX/i_PC was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/PC_MUX/i_select was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/PC_MUX/o_PC_MUX was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/i_stallFlag was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IDECODE/RW_REGISTERS/r_dataRegistersMatrix[1] was not found in the design.
source TB_MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.816 ; gain = 68.500
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MIPS_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 2013.816 ; gain = 780.828
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Jul  6 13:53:22 2020] Launched synth_1...
Run output will be captured here: C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Jul  6 14:00:01 2020] Launched synth_1...
Run output will be captured here: C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.runs/synth_1/runme.log
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque est siendo utilizado por otro proceso: "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2337.883 ; gain = 244.762
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(RAM_PERFORMANCE=...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM(RAM_WIDTH=32,RAM_DEPTH=...
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MIPS_behav -key {Behavioral:sim_1:Functional:TB_MIPS} -tclbatch {TB_MIPS.tcl} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg
WARNING: Simulation object /TB_MIPS/flag was not found in the design.
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg
WARNING: Simulation object /TB_MIPS/flag was not found in the design.
source TB_MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2801.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Jul  6 14:15:56 2020] Launched synth_1...
Run output will be captured here: C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.runs/synth_1/runme.log
open_project {C:/Arquitectura tp final 2017/TP final 2020/Tp Final 2020/Tp Final 2020.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Jul  6 15:03:46 2020] Launched synth_1...
Run output will be captured here: C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(RAM_PERFORMANCE=...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM(RAM_WIDTH=32,RAM_DEPTH=...
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MIPS_behav -key {Behavioral:sim_1:Functional:TB_MIPS} -tclbatch {TB_MIPS.tcl} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg
WARNING: Simulation object /TB_MIPS/flag was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/INSTRUCTION_RAM/ram_data was not found in the design.
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg
WARNING: Simulation object /TB_MIPS/flag was not found in the design.
source TB_MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2801.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Jul  6 15:16:22 2020] Launched synth_1...
Run output will be captured here: C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Jul  6 15:17:30 2020] Launched synth_1...
Run output will be captured here: C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM(RAM_WIDTH=32,RAM_DEPTH=...
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MIPS_behav -key {Behavioral:sim_1:Functional:TB_MIPS} -tclbatch {TB_MIPS.tcl} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg
WARNING: Simulation object /TB_MIPS/flag was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/INSTRUCTION_RAM/ram_data was not found in the design.
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg
WARNING: Simulation object /TB_MIPS/flag was not found in the design.
source TB_MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2801.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM(RAM_WIDTH=32,RAM_DEPTH=...
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2801.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Jul  6 15:39:12 2020] Launched synth_1...
Run output will be captured here: C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MIPS_behav -key {Behavioral:sim_1:Functional:TB_MIPS} -tclbatch {TB_MIPS.tcl} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg
WARNING: Simulation object /TB_MIPS/flag was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/INSTRUCTION_RAM/ram_data was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IMEMORY/DATA_RAM/BRAM[6] was not found in the design.
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg
WARNING: Simulation object /TB_MIPS/flag was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IMEMORY/DATA_RAM/BRAM[6] was not found in the design.
source TB_MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2801.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MIPS_behav -key {Behavioral:sim_1:Functional:TB_MIPS} -tclbatch {TB_MIPS.tcl} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg
WARNING: Simulation object /TB_MIPS/flag was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/INSTRUCTION_RAM/ram_data was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IMEMORY/DATA_RAM/BRAM[6] was not found in the design.
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg
WARNING: Simulation object /TB_MIPS/flag was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IMEMORY/DATA_RAM/BRAM[6] was not found in the design.
source TB_MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2801.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2801.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: File C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/program.hex referenced on C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v at line 50 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2801.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2801.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2801.324 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2801.324 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2801.324 ; gain = 0.000
save_wave_config {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg}
save_wave_config {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_JR.wcfg}
add_files -fileset sim_1 -norecurse C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_JR.wcfg
set_property xsim.view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_JR.wcfg} [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim/xsim.dir/TB_MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim/xsim.dir/TB_MIPS_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jul  6 20:49:23 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 109.895 ; gain = 23.645
INFO: [Common 17-206] Exiting Webtalk at Mon Jul  6 20:49:23 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2801.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2801.324 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2801.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2801.324 ; gain = 0.000
save_wave_config {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_JR.wcfg}
save_wave_config {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_JR.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2801.324 ; gain = 0.000
save_wave_config {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_JR.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim/xsim.dir/TB_MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim/xsim.dir/TB_MIPS_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jul  8 18:39:16 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 79.480 ; gain = 11.012
INFO: [Common 17-206] Exiting Webtalk at Wed Jul  8 18:39:16 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2801.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_MIPS_behav -key {Behavioral:sim_1:Functional:TB_MIPS} -tclbatch {TB_MIPS.tcl} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg} -view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_JR.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg
WARNING: Simulation object /TB_MIPS/flag was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IFETCH/INSTRUCTION_RAM/ram_data was not found in the design.
WARNING: Simulation object /TB_MIPS/MIPS/IMEMORY/DATA_RAM/BRAM[6] was not found in the design.
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg
open_wave_config C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_JR.wcfg
source TB_MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2801.324 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 2801.324 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2801.324 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2801.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2801.324 ; gain = 0.000
save_wave_config {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_BEQ.wcfg}
add_files -fileset sim_1 -norecurse C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_BEQ.wcfg
set_property xsim.view {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_Halt_flag.wcfg C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_ADDU_SW.wcfg C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_JR.wcfg C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_BEQ.wcfg} [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2801.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2801.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/ALU_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/CONTROL_SIGNALS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_SIGNALS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/HAZARD_DETECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/IMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/INSTRUCTION_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRUCTION_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/MUX_FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_FORWARDING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/PC_SUM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SUM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sources_1/new/RW_REGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW_REGISTERS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.srcs/sim_1/new/TB_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MIPS
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2801.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_MIPS_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/MIPS_2020.sim/sim_1/behav/xsim'
"xelab -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2801.324 ; gain = 0.000
save_wave_config {C:/Arquitectura/TPFinal_Arqui2020/MIPS_2020/TB_MIPS_BEQ.wcfg}
