INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/boxiang/Desktop/ee_214_projects/project_4_require1modify/project_4_require1modify.srcs/sources_1/new/p4r1_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p4r1_8bits
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Y' is not allowed [C:/Users/boxiang/Desktop/ee_214_projects/project_4_require1modify/project_4_require1modify.srcs/sources_1/new/p4r1_8bits.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/boxiang/Desktop/ee_214_projects/project_4_require1modify/project_4_require1modify.srcs/sim_1/new/p4r1_8bitsSIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p4r1_8bitsSIM
