
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	
Date:		Fri Dec 23 00:13:45 2022
Host:		vlsicad9 (x86_64 w/Linux 3.10.0-957.21.3.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5520 @ 2.27GHz 8192KB)
OS:		CentOS Linux release 7.6.1810 (Core) 

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (47 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_design_uniquify 1
<CMD> set init_no_new_assigns 1
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_uniquify 1
<CMD> set init_gnd_net GND
<CMD> set init_lef_file {/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef  ../sim/SRAM/SRAM.lef ../sim/data_array/data_array.lef ../sim/tag_array/tag_array.lef /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef}
<CMD> set init_mmmc_file ../script/MMMC.view
<CMD> set init_pwr_net VCC
<CMD> set init_remove_assigns 1
<CMD> set init_top_cell top
<CMD> set init_verilog ../syn/top_syn.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 192
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
#% Begin Load MMMC data ... (date=12/23 00:15:07, mem=518.0M)
#% End Load MMMC data ... (date=12/23 00:15:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=518.2M, current mem=518.2M)
RC

Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef ...
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/header6_V55_20ka_cic.lef at line 1290.

Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 620.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_generic_core.lef at line 40071.

Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 1.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/fsa0m_a_t33_generic_io.lef at line 2034.

Loading LEF file ../sim/SRAM/SRAM.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/SRAM/SRAM.lef at line 37.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9157.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9171.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9185.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9199.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9213.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9227.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9241.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9255.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9269.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9283.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9297.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9311.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9325.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9339.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9353.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9367.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9381.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9395.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/SRAM/SRAM.lef at line 9409.
**ERROR: (IMPLF-40):	Macro 'SRAM' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.

Loading LEF file ../sim/data_array/data_array.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/data_array/data_array.lef at line 37.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4117.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4131.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4145.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4159.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4173.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4187.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4201.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4215.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4229.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4243.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4257.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4271.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4285.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4299.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4313.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4327.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4341.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4355.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/data_array/data_array.lef at line 4369.
**ERROR: (IMPLF-40):	Macro 'data_array' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.

Loading LEF file ../sim/tag_array/tag_array.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sim/tag_array/tag_array.lef at line 37.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1327.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1341.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1355.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1369.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1383.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1397.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1411.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1425.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1439.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1453.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1467.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1481.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1495.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1509.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1523.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1537.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1551.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1565.
WARNING (LEFPARS-2057): MACRO CAPACITANCE statement is obsolete in version 5.4 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.4 or later. See file ../sim/tag_array/tag_array.lef at line 1579.
**ERROR: (IMPLF-40):	Macro 'tag_array' references a site 'core' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.

Loading LEF file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
**WARN: (IMPLF-61):	382 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Dec 23 00:15:07 2022
viaInitial ends at Fri Dec 23 00:15:07 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../script/MMMC.view
Reading lib_max timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
Reading lib_max timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
Reading lib_max timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/SRAM/SRAM_WC.lib' ...
Read 1 cells in library 'SRAM_WC' 
Reading lib_max timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/data_array/data_array_WC.lib' ...
Read 1 cells in library 'data_array_WC' 
Reading lib_max timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/tag_array/tag_array_WC.lib' ...
Read 1 cells in library 'tag_array_WC' 
Reading lib_min timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ff1p98vm40c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
Reading lib_min timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
Reading lib_min timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/SRAM/SRAM_BC.lib' ...
Read 1 cells in library 'SRAM_BC' 
Reading lib_min timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/data_array/data_array_BC.lib' ...
Read 1 cells in library 'data_array_BC' 
Reading lib_min timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/tag_array/tag_array_BC.lib' ...
Read 1 cells in library 'tag_array_BC' 
*** End library_loading (cpu=0.07min, real=0.08min, mem=18.9M, fe_cpu=0.64min, fe_real=1.45min, fe_mem=820.9M) ***
#% Begin Load netlist data ... (date=12/23 00:15:12, mem=543.2M)
*** Begin netlist parsing (mem=820.9M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 391 new cells from 10 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/top_syn.v'

*** Memory Usage v#1 (Current mem = 828.859M, initial mem = 268.250M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=828.9M) ***
#% End Load netlist data ... (date=12/23 00:15:12, total cpu=0:00:00.4, real=0:00:00.0, peak res=564.2M, current mem=564.2M)
Set top cell to top.
Hooked 782 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 876 modules.
** info: there are 23739 stdCell insts.
** info: there are 6 macros.

*** Memory Usage v#1 (Current mem = 887.785M, initial mem = 268.250M) ***
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: AV_max
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: AV_typ
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: AV_min
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading lib_typ timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_tt1p8v25c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_tt1p8v25c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_tt1p8v25c' 
Reading lib_typ timing library '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2008Q3v1.2/T33_GENERIC_IO/FrontEnd/synopsys/fsa0m_a_t33_generic_io_tt1p8v25c.lib' ...
Read 6 cells in library 'fsa0m_a_t33_generic_io_tt1p8v25c' 
Reading lib_typ timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/SRAM/SRAM_TC.lib' ...
Read 1 cells in library 'SRAM_TC' 
Reading lib_typ timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/data_array/data_array_TC.lib' ...
Read 1 cells in library 'data_array_TC' 
Reading lib_typ timing library '/home/user2/Vsd22/Vsd22113/Desktop/HW4_4/sim/tag_array/tag_array_TC.lib' ...
Read 1 cells in library 'tag_array_TC' 
Reading timing constraints file '../script/APR.sdc' ...
Current (total cpu=0:00:42.9, real=0:01:31, peak res=813.8M, current mem=813.8M)
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_min.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell XMD in any library for view AV_typ.
Type 'man IMPCTE-290' for more detail.
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../script/APR.sdc, Line 18).

INFO (CTE): Reading of timing constraints file ../script/APR.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=832.3M, current mem=832.3M)
Current (total cpu=0:00:43.1, real=0:01:31, peak res=832.3M, current mem=832.3M)
Total number of combinational cells: 290
Total number of sequential cells: 79
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
Total number of usable inverters: 15
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELA DELC DELB
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
WARNING   IMPLF-58           382  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-119            6  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
WARNING   IMPVL-159          770  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPCTE-290           8  Could not locate cell %s in any library ...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TECHLIB-302          3  No function defined for cell '%s'. The c...
*** Message Summary: 1180 warning(s), 3 error(s)

<CMD> saveIoFile -locations -temp ../pr/top.io
** Writing IO pins constraint template file, all existing constraints are ignored.
Dumping FTerm of cell top to file
<CMD> loadIoFile ../pr/top.io
Reading IO assignment file "../pr/top.io" ...
<CMD> zoomBox -901.98900 -433.54100 3564.21100 3564.66100
<CMD> remove_assigns
<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> clearGlobalNets
<CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
<CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -r 1 0.7 35 35 35 35
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> ::mp::clearAllSeed
<CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
<CMD> planDesign
**WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
Deleted 0 physical inst  (cell - / prefix -).
***** New seed flow = 1. *****  
Auto Seed: CPU_wrapper
Auto Seed: IM1
Auto Seed: DM1
Auto Macro Seed: DM1
Auto Macro Seed: IM1
Ignore PD Guides: numIgnoredGuide = 0 
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#2 (mem=1162.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:16.8 mem=1251.6M) ***
**WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:17.7 mem=1266.6M) ***
No user-set net weight.
Net fanout histogram:
2		: 13527 (57.3%) nets
3		: 5325 (22.6%) nets
4     -	14	: 4550 (19.3%) nets
15    -	39	: 168 (0.7%) nets
40    -	79	: 15 (0.1%) nets
80    -	159	: 5 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=23739 (0 fixed + 23739 movable) #buf cell=3786 #inv cell=2380 #block=6 (6 floating + 0 preplaced)
#ioInst=0 #net=23591 #term=86013 #term/net=3.65, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
stdCell: 23739 single + 0 double + 0 multi
Total standard cell length = 116.7782 (mm), area = 0.5886 (mm^2)
Estimated cell power/ground rail width = 0.630 um
Average module density = 0.696.
Density for the design = 0.696.
       = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
Pin Density = 0.02814.
            = total # of pins 86013 / total area 3056418.
Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
Identified 5 spare or floating instances, with no clusters.
=== lastAutoLevel = 10 
Iteration  1: Total net bbox = 2.264e+06 (6.78e+05 1.59e+06)
              Est.  stn bbox = 2.360e+06 (7.06e+05 1.65e+06)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1438.7M
User specified -module_cluster_mode =  0 
Iteration  2: Total net bbox = 2.264e+06 (6.78e+05 1.59e+06)
              Est.  stn bbox = 2.360e+06 (7.06e+05 1.65e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1439.7M
Iteration  3: Total net bbox = 1.999e+06 (7.59e+05 1.24e+06)
              Est.  stn bbox = 2.102e+06 (8.02e+05 1.30e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1479.4M
Iteration  4: Total net bbox = 1.547e+06 (6.72e+05 8.75e+05)
              Est.  stn bbox = 1.697e+06 (7.31e+05 9.67e+05)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 1459.4M
Iteration  5: Total net bbox = 1.618e+06 (8.40e+05 7.78e+05)
              Est.  stn bbox = 1.784e+06 (9.21e+05 8.63e+05)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 1459.5M
Iteration  6: Total net bbox = 1.669e+06 (8.81e+05 7.88e+05)
              Est.  stn bbox = 1.835e+06 (9.63e+05 8.73e+05)
              cpu = 0:00:30.1 real = 0:00:31.0 mem = 1476.1M
Iteration  7: Total net bbox = 2.385e+06 (1.22e+06 1.16e+06)
              Est.  stn bbox = 2.597e+06 (1.33e+06 1.27e+06)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1510.9M
Iteration  8: Total net bbox = 2.385e+06 (1.22e+06 1.16e+06)
              Est.  stn bbox = 2.597e+06 (1.33e+06 1.27e+06)
              cpu = 0:00:17.3 real = 0:00:17.0 mem = 1510.9M
Iteration  9: Total net bbox = 2.462e+06 (1.28e+06 1.18e+06)
              Est.  stn bbox = 2.678e+06 (1.39e+06 1.29e+06)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1510.9M
 RelinkConst: Total constraint = 3, Relinked 3 constraints . 
User specified -fenceSpacing =  -1.0000 
User specified fence spacing: -1.0000 um
*** The nonConstraint instance area ratio is 0.665283 
*** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.871040 
*** Total utilization of core box is 1.536323 
Start Auto fence creation, hasNoConInst = 1  .

================== Start Auto-Fence Creation ==================
User define fence spacing: -1.0000 um
Number of Movable Guide      : 0
Number of Movable Region     : 0
Number of Movable Fence      : 0
Number of Movable Soft Guide : 0
Total Movable Objects        : 0 (non-group: 0, group: 0)
Total Prefixed Objects       : 0
Total Partition Cut Objects  : 0



Number of Nested Objects    : 0
Number of Non-Nested Objects: 0
Number of Nested Sets       : 0
Number of Master&Clone Pairs: 0

Fence Spacing: 2.0000 um
Snap Spacing: X(0.6200 um), Y(5.0400 um)
Fence2Core Spaceing: 0.0000 um

==== Design Information ====
Core site: (35340, 35280) - (3126660, 3124800)
Design Whitespace% : 100.00%
Maximum Logical Level: 0
Has Non-constraint Instance: 1
Allow Disjoint Whitespace: 0

==To Place Non-Nested Objects==
Targets: 
Number of Total Targets: 0

================== Finished Auto-Fence Creation ===============
*** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1510.9M, mem_delta = 0.0M) ***
End Auto fence creation 1.
New Seed Flow: add CPU_wrapper as hinst seed
New Seed Flow: add IM1 as hinst seed
New Seed Flow: add DM1 as hinst seed
MacroPlacer: Options: -pathConnWeight 1.000000 -bp 6 
MacroPlacer: Reading Data for Block Placer
MacroPlacer: total number of seeds contain macros: 3
MacroPlacer: total number of seeds:                3
MacroPlacer: total number of macros:               6
MacroPlacer: total number of clusters:             4
MacroPlacer: total number of ios:                  167
MacroPlacer: total number of nets:                 819
MacroPlacer: total number of keepouts:             0
MacroPlacer: total number of fences:               0
MacroPlacer: total number of fixed macros:         0
MacroPlacer:            805 2-pins nets
MacroPlacer:             13 3-pins nets
MacroPlacer:              1 4-pins nets
MacroPlacer:              0 5-pins nets
MacroPlacer: Merging nets.
MacroPlacer: total number of merged nets: 28
-maxRouteLayer is specified which turned on auto macro spacing estimation.
Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
MacroPlacer: Finished data reading for Block Placer
... in Multi-Level Module Mode...
Start generating contour.
Completed data preparation.

================== Start to Place This Module ===============

==== Design Information ====
Core site: (35340, 35280) - (3126660, 3124800)
Num of Blocks 6 (M: 6, F: 0, O: 0)
...
Calling Macro Packer
...
	 Packing whole design.

== Macro Placement Stage 0 (5)==

== Macro Placement Stage 0 (2)==

== Macro Placement Stage 1 (2)==

== Macro Placement Stage 1 (1)==

== Macro Placement Stage 2 (1)==

---Succeed on placing blocks!
*** Done Macro Placing, (cpu = 0:00:00.0, mem = 1510.9M, mem_delta = 0.0M) ***
Num of placed blocks:   6 / 6
Num of unplaced blocks: 0

================== Done Placing This Module ===============
Placing Macro with -bp mode 6.
*** Done refineMacro, (cpu = 0:00:00.9, mem = 1510.9M, mem_delta = 0.0M) ***
$$$$ RefineAll Successacros
Iteration 10: Total net bbox = 3.556e+06 (1.92e+06 1.64e+06)
              Est.  stn bbox = 3.784e+06 (2.04e+06 1.75e+06)
              cpu = 0:00:52.0 real = 0:00:53.0 mem = 1510.9M
*** cost = 3.556e+06 (1.92e+06 1.64e+06) (cpu for global=0:00:52.0) real=464368:18:45***
Solver runtime cpu: 0:00:10.5 real: 0:00:10.5
Core Placement runtime cpu: 0:00:16.3 real: 0:00:19.0
*** Free Virtual Timing Model ...(mem=1510.9M)
checkFence: found no fence violation.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 69.603547
Effective Utilizations
Average module density = 0.696.
Density for the design = 0.696.
       = (stdcell_area 188352 sites (588562 um^2) + block_area 1939023 sites (6059060 um^2)) / alloc_area 3056418 sites (9550695 um^2).
Pin Density = 0.02844.
            = total # of pins 86914 / total area 3056418.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-10013          8  Halo should be created around block %s a...
WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
*** Message Summary: 12 warning(s), 0 error(s)

<CMD> uiSetTool move
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 896.284 2390.327 1288.124 2547.127
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 735.567 2691.721 1127.407 2848.521
<CMD> deselectAll
<CMD> selectInst IM1/i_SRAM
<CMD> setObjFPlanBox Instance IM1/i_SRAM 1195.67 1723.153 3115.81 3114.753
<CMD> deselectAll
<CMD> selectInst DM1/i_SRAM
<CMD> setObjFPlanBox Instance DM1/i_SRAM 1192.93 45.336 3113.07 1436.936
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 683.319 1256.993 840.119 3144.893
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 72.502 345.863 464.342 502.663
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 688.343 1236.897 845.143 3124.797
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 569.769 39.449 961.609 196.249
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 47.384 39.442 439.224 196.242
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 620.003 39.45 1011.843 196.25
<CMD> uiSetTool select
<CMD> ::mp::clearAllSeed
<CMD> setPlanDesignMode -effort high -incremental true -boundaryPlace true -fixPlacedMacros false -noColorize false
<CMD> planDesign
**WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
Deleted 0 physical inst  (cell - / prefix -).
***** New seed flow = 1. *****  
Ignore PD Guides: numIgnoredGuide = 0 
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1322.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:17.3 mem=1322.3M) ***
**WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:18.2 mem=1322.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 13527 (57.3%) nets
3		: 5325 (22.6%) nets
4     -	14	: 4550 (19.3%) nets
15    -	39	: 168 (0.7%) nets
40    -	79	: 15 (0.1%) nets
80    -	159	: 5 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=23739 (0 fixed + 23739 movable) #buf cell=3786 #inv cell=2380 #block=6 (1 floating + 5 preplaced)
#ioInst=0 #net=23591 #term=86013 #term/net=3.65, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
stdCell: 23739 single + 0 double + 0 multi
Total standard cell length = 116.7782 (mm), area = 0.5886 (mm^2)
Average module density = 0.246.
Density for the design = 0.246.
       = (stdcell_area 188352 sites (588562 um^2) + block_area 94733 sites (296023 um^2)) / alloc_area 1152547 sites (3601480 um^2).
Pin Density = 0.02814.
            = total # of pins 86013 / total area 3056418.
Identified 5 spare or floating instances, with no clusters.
=== lastAutoLevel = 10 
User specified -module_cluster_mode =  0 
Iteration  7: Total net bbox = 6.493e+07 (3.26e+07 3.24e+07)
              Est.  stn bbox = 7.069e+07 (3.54e+07 3.53e+07)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1444.4M
Iteration  8: Total net bbox = 6.493e+07 (3.26e+07 3.24e+07)
              Est.  stn bbox = 7.069e+07 (3.54e+07 3.53e+07)
              cpu = 0:00:17.3 real = 0:00:18.0 mem = 1459.1M
Iteration  9: Total net bbox = 6.493e+07 (3.26e+07 3.24e+07)
              Est.  stn bbox = 7.069e+07 (3.54e+07 3.53e+07)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1499.1M
 RelinkConst: Total constraint = 0, Relinked 0 constraints . 
MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
MacroPlacer: Reading Data for Block Placer
MacroPlacer: total number of seeds contain macros: 1
MacroPlacer: total number of seeds:                6
MacroPlacer: total number of macros:               6
MacroPlacer: total number of clusters:             1
MacroPlacer: total number of ios:                  167
MacroPlacer: total number of nets:                 819
MacroPlacer: total number of keepouts:             0
MacroPlacer: total number of fences:               0
MacroPlacer: total number of fixed macros:         5
MacroPlacer:            805 2-pins nets
MacroPlacer:             13 3-pins nets
MacroPlacer:              1 4-pins nets
MacroPlacer:              0 5-pins nets
MacroPlacer: Merging nets.
MacroPlacer: total number of merged nets: 26
-maxRouteLayer is specified which turned on auto macro spacing estimation.
Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
MacroPlacer: Finished data reading for Block Placer
... in Multi-Level Module Mode...
Start generating contour.
Completed data preparation.

================== Start to Place This Module ===============

==== Design Information ====
Core site: (35340, 35280) - (3126660, 3124800)
Num of Blocks 6 (M: 1, F: 5, O: 0)
...
Calling Macro Packer
...
	 Packing whole design.

== Macro Placement Stage 0 (1)==

---Place failed!
*** Done Macro Placing, (cpu = 0:00:00.0, mem = 1531.1M, mem_delta = 0.0M) ***

== Macro Placement Stage 2 (1)==

---Place failed!
*** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1531.1M, mem_delta = 0.0M) ***
 Calling Refine Macro to legalize non-constrained macros ...
MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
MacroPlacer: fixing overlap at ( 1984.1800 1236.9000 ).
MacroPlacer: Start Search and Repair.  Iteration:1
MacroPlacer:  number of overlaps: 5
.
MacroPlacer: End Search and Repair.
MacroPlacer: Start final net length optimize.
MacroPlacer: Finished final net length optimize.
MacroPlacer: incr step:1   weightedSeedWireLength: 3794689638
MacroPlacer: Program completes.
Num of placed blocks:   0 / 1
Num of unplaced blocks: 1

================== Done Placing This Module ===============
Placing Macro with -bp mode 6.
*** Done refineMacro, (cpu = 0:00:01.6, mem = 1531.1M, mem_delta = 32.0M) ***
$$$$ RefineAll Successacros
Iteration 10: Total net bbox = 6.493e+07 (3.26e+07 3.23e+07)
              Est.  stn bbox = 7.069e+07 (3.55e+07 3.52e+07)
              cpu = 0:00:20.6 real = 0:00:21.0 mem = 1531.1M
*** cost = 6.493e+07 (3.26e+07 3.23e+07) (cpu for global=0:00:20.6) real=464368:20:46***
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:01.0 real: 0:00:00.0
*** Free Virtual Timing Model ...(mem=1531.1M)
checkFence: found no fence violation.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CI/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/DA/i_data_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block CPU_wrapper/L1CD/TA/i_tag_array and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block IM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
**WARN: (IMPFP-10013):	Halo should be created around block DM1/i_SRAM and snapping rules are not checked since it's height is not multiple of default tech site's height.
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

Reporting Utilizations.....

Core utilization  = 69.603547
Effective Utilizations
Average module density = 0.236.
Density for the design = 0.236.
       = (stdcell_area 188352 sites (588562 um^2) + block_area 94733 sites (296023 um^2)) / alloc_area 1198200 sites (3744135 um^2).
Pin Density = 0.02844.
            = total # of pins 86914 / total area 3056418.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-10013          7  Halo should be created around block %s a...
WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
*** Message Summary: 11 warning(s), 0 error(s)

<CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
<CMD> uiSetTool copy
<CMD> zoomBox 454.97500 361.14900 3260.42200 2872.62300
<CMD> zoomBox 809.37600 603.40400 3194.00600 2738.15700
<CMD> zoomBox 1859.26400 1159.31400 3104.05700 2273.66900
<CMD> zoomBox 2628.96000 1354.38000 3528.32300 2159.50200
<CMD> zoomBox 1885.30200 694.20800 6245.97700 2881.10100
<CMD> zoomBox 1373.67900 259.12700 7409.21500 3285.96800
<CMD> zoomBox 547.92900 -13.33500 8901.61300 4176.06500
<CMD> zoomBox -1184.87000 -761.37500 12417.71000 6060.36400
<CMD> zoomBox -557.90900 -427.65000 11004.28600 5370.82900
<CMD> uiSetTool move
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 1148.691 1409.319 3036.591 1566.119
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 1044.401 1444.083 2932.301 1600.883
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
<CMD> flipOrRotateObject -flip MY -group
<CMD> flipOrRotateObject -rotate R270 -group
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
<CMD> deselectAll
<CMD> selectInst IM1/i_SRAM
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
<CMD> flipOrRotateObject -rotate R270 -group
<CMD> flipOrRotateObject -rotate R270 -group
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
<CMD> uiSetTool move
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2970.274 1200.738 3127.074 3088.638
<CMD> deselectAll
<CMD> selectInst IM1/i_SRAM
<CMD> setObjFPlanBox Instance IM1/i_SRAM 111.063 1695.34 2031.203 3086.94
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2308.299 1264.711 2465.099 3152.611
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2717.183 67.251 3109.023 224.051
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2156.527 74.214 2548.367 231.014
<CMD> deselectAll
<CMD> selectInst DM1/i_SRAM
<CMD> setObjFPlanBox Instance DM1/i_SRAM 38.796 38.387 1958.936 1429.987
<CMD> zoomBox -254.55000 596.44100 6846.08300 4157.43200
<CMD> zoomBox 89.50600 1357.31200 3796.08000 3216.17100
<CMD> zoomBox -616.13700 2575.45200 1318.71800 3545.78800
<CMD> zoomBox -616.13700 2769.52000 1318.71800 3739.85600
<CMD> zoomBox -616.13700 2575.45200 1318.71800 3545.78800
<CMD> zoomBox -1003.10900 2575.45200 931.74600 3545.78800
<CMD> zoomBox -809.62300 2575.45200 1125.23200 3545.78800
<CMD> zoomBox -616.13700 2575.45200 1318.71800 3545.78800
<CMD> zoomBox -238.62600 2851.64400 619.88100 3282.18800
<CMD> zoomBox -71.64400 2988.95600 309.28300 3179.99200
<CMD> zoomBox -5.27300 3061.80500 163.74700 3146.56900
<CMD> deselectAll
<CMD> selectInst IM1/i_SRAM
<CMD> setObjFPlanBox Instance IM1/i_SRAM 46.42 1728.473 1966.56 3120.073
<CMD> zoomBox 24.50600 3095.61300 99.50300 3133.22400
<CMD> zoomBox 31.33700 3109.68700 70.48700 3129.32100
<CMD> setObjFPlanBox Instance IM1/i_SRAM 41.452 1729.482 1961.592 3121.082
<CMD> zoomBox 32.07000 3114.99200 56.11400 3127.05000
<CMD> zoomBox 33.00500 3120.00700 43.67600 3125.35900
<CMD> setObjFPlanBox Instance IM1/i_SRAM 42.335 1729.063 1962.475 3120.663
<CMD> setObjFPlanBox Instance IM1/i_SRAM 35.63 1732.635 1955.77 3124.235
<CMD> zoomBox 34.02400 3122.15700 39.59700 3124.95200
<CMD> zoomBox 34.42800 3122.83800 38.45600 3124.85800
<CMD> zoomBox 34.84800 3123.56000 37.32300 3124.80100
<CMD> zoomBox 34.84800 3123.68400 37.32300 3124.92500
<CMD> zoomBox 34.94300 3123.83700 37.04700 3124.89200
<CMD> zoomBox 35.02100 3123.97100 36.81000 3124.86800
<CMD> setObjFPlanBox Instance IM1/i_SRAM 35.412 1733.164 1955.552 3124.764
<CMD> zoomBox 35.16200 3124.35500 36.09800 3124.82400
<CMD> zoomBox 35.16200 3124.40200 36.09800 3124.87100
<CMD> zoomBox 35.16200 3124.49600 36.09800 3124.96500
<CMD> zoomBox 35.24200 3124.65400 35.73300 3124.90000
<CMD> setObjFPlanBox Instance IM1/i_SRAM 35.367 1733.197 1955.507 3124.797
<CMD> zoomBox 35.28200 3124.70900 35.58500 3124.86100
<CMD> zoomBox 35.30300 3124.75000 35.46200 3124.83000
<CMD> setObjFPlanBox Instance IM1/i_SRAM 35.352 1733.2 1955.492 3124.8
<CMD> setObjFPlanBox Instance IM1/i_SRAM 35.346 1733.2 1955.486 3124.8
<CMD> setObjFPlanBox Instance IM1/i_SRAM 35.341 1733.201 1955.481 3124.801
<CMD> zoomBox 35.26400 3124.72200 35.57000 3124.87500
<CMD> zoomBox 35.25200 3124.70900 35.61200 3124.89000
<CMD> zoomBox 35.22600 3124.63500 35.81400 3124.93000
<CMD> zoomBox 35.19700 3124.56300 36.01300 3124.97200
<CMD> zoomBox 34.65100 3124.13200 37.19900 3125.41000
<CMD> zoomBox 33.28700 3123.01400 40.04600 3126.40400
<CMD> zoomBox 31.42600 3121.96000 42.43500 3127.48100
<CMD> zoomBox 27.05400 3119.52000 48.14300 3130.09600
<CMD> zoomBox 16.43900 3110.13500 72.36300 3138.18100
<CMD> zoomBox -19.18300 3078.80700 155.27100 3166.29600
<CMD> zoomBox -130.13000 2981.20000 414.06500 3254.11600
<CMD> zoomBox -566.09700 2597.65400 1431.02700 3599.21800
<CMD> zoomBox -4350.31900 1827.48700 2978.83600 5503.08200
<CMD> setObjFPlanBox Instance IM1/i_SRAM -2926.291 3117.057 -1006.151 4508.657
<CMD> viewLast
<CMD> viewLast
<CMD> undo
<CMD> zoomBox -6976.69800 1560.35600 3167.46100 6647.68500
<CMD> uiSetTool select
<CMD> zoomBox -623.65200 1468.13800 4671.66500 4123.75700
<CMD> zoomBox 1514.23100 2161.60900 3511.36000 3163.17600
<CMD> zoomBox 1977.96000 2931.77400 2731.17900 3309.51600
<CMD> zoomBox 2189.97800 3019.13800 2474.05500 3161.60400
<CMD> uiSetTool move
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.617 1236.012 2464.417 3123.912
<CMD> zoomBox 2276.47200 3067.15000 2424.76300 3141.51800
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.174 1237.08 2463.974 3124.98
<CMD> zoomBox 2306.86100 3092.34000 2384.27000 3131.16100
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.31 1236.289 2464.11 3124.189
<CMD> zoomBox 2319.50500 3102.88300 2367.04400 3126.72400
<CMD> zoomBox 2319.50500 3105.26700 2367.04400 3129.10800
<CMD> zoomBox 2319.50500 3107.65100 2367.04400 3131.49200
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.224 1236.776 2464.024 3124.676
<CMD> zoomBox 2319.50500 3110.03500 2367.04400 3133.87600
<CMD> zoomBox 2319.50500 3112.41900 2367.04400 3136.26000
<CMD> zoomBox 2331.50000 3118.32000 2356.31900 3130.76700
<CMD> zoomBox 2337.77200 3121.40200 2350.72800 3127.89900
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.157 1236.819 2463.957 3124.719
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.168 1236.859 2463.968 3124.759
<CMD> zoomBox 2341.01300 3122.91300 2347.77900 3126.30600
<CMD> zoomBox 2342.98300 3123.83100 2345.98800 3125.33800
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.163 1236.887 2463.963 3124.787
<CMD> zoomBox 2343.58600 3124.13400 2345.43200 3125.06000
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.16 1236.894 2463.96 3124.794
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.16 1236.895 2463.96 3124.795
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.163 1236.898 2463.963 3124.798
<CMD> zoomBox 2344.03100 3124.40700 2344.99500 3124.89000
<CMD> zoomBox 2344.26200 3124.54800 2344.76600 3124.80100
<CMD> zoomBox 2344.26200 3124.59800 2344.76600 3124.85100
<CMD> zoomBox 2344.26200 3124.62300 2344.76600 3124.87600
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/DA/i_data_array 2307.16 1236.897 2463.96 3124.797
<CMD> zoomBox 2343.96700 3124.46300 2345.10600 3125.03400
<CMD> zoomBox 2343.09200 3123.98700 2346.11700 3125.50400
<CMD> zoomBox 2340.96600 3123.14100 2347.78500 3126.56100
<CMD> zoomBox 2336.02700 3121.14000 2351.40100 3128.85000
<CMD> zoomBox 2315.52500 3114.72300 2363.48700 3138.77600
<CMD> zoomBox 2250.54300 3106.23700 2377.71700 3170.01500
<CMD> zoomBox 2038.32600 3075.14400 2435.03500 3274.09500
<CMD> zoomBox 1760.90900 3031.01800 2520.88000 3412.14600
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2967.071 1233.643 3123.871 3121.543
<CMD> zoomBox 2937.91100 2964.88700 3275.11500 3133.99600
<CMD> zoomBox 3013.66300 3029.83600 3189.68600 3118.11200
<CMD> zoomBox 3013.66300 3073.97600 3189.68600 3162.25200
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2968.763 1236.18 3125.563 3124.08
<CMD> zoomBox 3086.43800 3094.81900 3164.54300 3133.98900
<CMD> zoomBox 3114.99300 3104.64200 3149.65100 3122.02300
<CMD> zoomBox 3114.99300 3106.38000 3149.65100 3123.76100
<CMD> zoomBox 3114.99300 3111.59400 3149.65100 3128.97500
<CMD> zoomBox 3111.52700 3111.59400 3146.18500 3128.97500
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2969.656 1236.701 3126.456 3124.601
<CMD> zoomBox 3113.14900 3113.16900 3142.60900 3127.94300
<CMD> zoomBox 3117.54200 3117.43500 3132.92200 3125.14800
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2969.762 1236.876 3126.562 3124.776
<CMD> zoomBox 3119.62000 3118.91100 3130.73300 3124.48400
<CMD> zoomBox 3119.62000 3120.58200 3130.73300 3126.15500
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2969.834 1236.88 3126.634 3124.78
<CMD> zoomBox 3123.06100 3122.31700 3127.99200 3124.79000
<CMD> zoomBox 3123.06100 3122.56400 3127.99200 3125.03700
<CMD> zoomBox 3123.06100 3122.81100 3127.99200 3125.28400
<CMD> zoomBox 3123.06100 3123.05800 3127.99200 3125.53100
<CMD> zoomBox 3122.56800 3123.05800 3127.49900 3125.53100
<CMD> zoomBox 3123.06100 3123.05800 3127.99200 3125.53100
<CMD> zoomBox 3123.55400 3123.05800 3128.48500 3125.53100
<CMD> zoomBox 3124.54000 3123.05800 3129.47100 3125.53100
<CMD> zoomBox 3125.54600 3123.75800 3128.12100 3125.04900
<CMD> zoomBox 3126.15600 3124.18300 3127.30100 3124.75700
<CMD> zoomBox 3126.38800 3124.34500 3126.98600 3124.64500
<CMD> zoomBox 3126.38800 3124.37500 3126.98600 3124.67500
<CMD> zoomBox 3126.38800 3124.40500 3126.98600 3124.70500
<CMD> zoomBox 3126.38800 3124.49500 3126.98600 3124.79500
<CMD> zoomBox 3126.38800 3124.55500 3126.98600 3124.85500
<CMD> zoomBox 3126.38800 3124.61500 3126.98600 3124.91500
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2969.851 1236.889 3126.651 3124.789
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2969.856 1236.894 3126.656 3124.794
<CMD> zoomBox 3126.51800 3124.67800 3126.88600 3124.86300
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/DA/i_data_array 2969.86 1236.896 3126.66 3124.796
<CMD> zoomBox 3126.51700 3124.60200 3126.88600 3124.78700
<CMD> zoomBox 3126.51700 3124.48800 3126.88600 3124.67300
<CMD> zoomBox 3126.70200 3124.48800 3127.07100 3124.67300
<CMD> zoomBox 3126.38800 3124.32100 3127.37100 3124.81400
<CMD> zoomBox 3125.32400 3123.75300 3128.39500 3125.29300
<CMD> zoomBox 3122.02100 3121.98400 3131.60300 3126.78900
<CMD> zoomBox 3114.00500 3118.00500 3139.41200 3130.74700
<CMD> zoomBox 3092.87000 3107.38600 3160.24200 3141.17300
<CMD> uiSetTool select
<CMD> zoomBox 2971.96700 3096.64700 3182.13300 3202.04600
<CMD> zoomBox 2791.07700 3071.61200 3264.74000 3309.15600
<CMD> zoomBox 2097.97200 2971.26300 3575.51800 3712.25700
<CMD> zoomBox 1916.09400 2943.19700 3654.38400 3814.95500
<CMD> zoomBox -466.00200 1096.61100 4143.02400 3408.05300
<CMD> zoomBox -1678.94700 820.10200 4700.32900 4019.33000
<CMD> zoomBox -2234.03900 647.48200 5270.99100 4411.27900
<CMD> zoomBox -719.24100 48.39800 3198.43200 2013.12400
<CMD> zoomBox -398.42500 -244.41000 1079.12500 496.58600
<CMD> zoomBox 41.55300 -64.34300 812.84400 322.46200
<CMD> uiSetTool move
<CMD> deselectAll
<CMD> selectInst DM1/i_SRAM
<CMD> setObjFPlanBox Instance DM1/i_SRAM 42.974 42.564 1963.114 1434.164
<CMD> zoomBox -112.70500 -64.34300 658.58600 322.46200
<CMD> zoomBox -189.83400 -64.34300 581.45700 322.46200
<CMD> zoomBox -100.71100 -25.15000 372.96100 212.39800
<CMD> zoomBox -12.36500 13.70100 166.28100 103.29300
<CMD> zoomBox 17.39500 26.78900 96.66100 66.54100
<CMD> zoomBox 30.59800 32.59400 65.77200 50.23400
<CMD> setObjFPlanBox Instance DM1/i_SRAM 35.906 35.664 1956.046 1427.264
<CMD> zoomBox 36.27600 35.92600 49.54400 42.58000
<CMD> zoomBox 36.27600 37.92100 49.54400 44.57500
<CMD> zoomBox 36.27600 39.91600 49.54400 46.57000
<CMD> zoomBox 36.27600 35.92600 49.54400 42.58000
<CMD> zoomBox 36.27600 33.93100 49.54400 40.58500
<CMD> zoomBox 36.27600 32.60100 49.54400 39.25500
<CMD> zoomBox 32.29500 32.60100 45.56300 39.25500
<CMD> setObjFPlanBox Instance DM1/i_SRAM 35.399 35.357 1955.539 1426.957
<CMD> zoomBox 34.20900 34.34800 41.13600 37.82200
<CMD> zoomBox 35.03900 35.09900 38.65600 36.91300
<CMD> zoomBox 35.03900 34.91800 38.65600 36.73200
<CMD> zoomBox 34.67700 34.91800 38.29400 36.73200
<CMD> zoomBox 34.31500 34.91800 37.93200 36.73200
<CMD> zoomBox 33.95300 34.91800 37.57000 36.73200
<CMD> zoomBox 34.64600 35.17800 36.86800 36.29200
<CMD> setObjFPlanBox Instance DM1/i_SRAM 35.348 35.289 1955.488 1426.889
<CMD> zoomBox 35.29300 35.39100 36.13200 35.81200
<CMD> zoomBox 35.29300 35.26500 36.13200 35.68600
<CMD> zoomBox 35.29300 35.18100 36.13200 35.60200
<CMD> zoomBox 35.40500 35.27500 35.77800 35.46200
<CMD> zoomBox 35.29400 35.27500 35.66700 35.46200
<CMD> setObjFPlanBox Instance DM1/i_SRAM 35.341 35.282 1955.481 1426.882
<CMD> zoomBox 35.19600 35.24100 35.80300 35.54500
<CMD> zoomBox 34.77500 35.09400 36.38700 35.90200
<CMD> zoomBox 34.15700 34.87700 37.24700 36.42700
<CMD> uiSetTool select
<CMD> zoomBox 32.27400 33.78500 39.24500 37.28100
<CMD> zoomBox 26.29700 30.80900 44.78300 40.08000
<CMD> zoomBox 1328.68100 944.14100 1377.70100 968.72500
<CMD> zoomBox 1241.58900 931.20700 1394.50800 1007.89600
<CMD> zoomBox 969.48900 889.77900 1446.50000 1129.00200
<CMD> zoomBox -360.51600 682.98700 1698.97400 1715.82800
<CMD> zoomBox -3219.22400 234.86700 2241.44600 2973.41100
<CMD> zoomBox -10914.18600 -844.27300 3564.61000 6416.89100
<CMD> zoomBox -1251.29700 -1671.80800 6306.72700 2118.56600
<CMD> zoomBox 948.28200 -723.71300 4301.81900 958.09700
<CMD> zoomBox 1904.05500 -286.21200 3392.03900 460.01700
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> flipOrRotateObject -rotate R270 -group
<CMD> flipOrRotateObject -rotate R270 -group
<CMD> flipOrRotateObject -rotate R270 -group
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> flipOrRotateObject -rotate R270 -group
<CMD> uiSetTool move
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2965.028 38.617 3121.828 430.457
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2270.164 36.63 2426.964 428.47
<CMD> uiSetTool select
<CMD> zoomBox 2097.95900 -123.60800 2874.70000 265.93000
<CMD> zoomBox 2163.50400 -73.32100 2568.97000 130.02200
<CMD> zoomBox 2304.95800 12.45100 2434.94400 77.63900
<CMD> zoomBox 2304.95800 5.93200 2434.94400 71.12000
<CMD> zoomBox 2336.30400 19.49400 2404.15800 53.52300
<CMD> zoomBox 2355.11400 28.34300 2385.22200 43.44200
<CMD> uiSetTool move
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2270.052 35.398 2426.852 427.238
<CMD> zoomBox 2359.47600 32.14000 2375.19500 40.02300
<CMD> zoomBox 2362.44100 34.72300 2368.37200 37.69700
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2270.061 35.314 2426.861 427.154
<CMD> zoomBox 2363.72300 35.43900 2365.62400 36.39200
<CMD> zoomBox 2363.72300 35.34400 2365.62400 36.29700
<CMD> zoomBox 2363.72300 35.05900 2365.62400 36.01200
<CMD> zoomBox 2363.72300 34.86900 2365.62400 35.82200
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2270.063 35.287 2426.863 427.127
<CMD> zoomBox 2363.83300 34.94000 2365.44900 35.75000
<CMD> zoomBox 2364.13200 35.13200 2364.97600 35.55500
<CMD> zoomBox 2364.31300 35.24800 2364.68800 35.43600
<CMD> zoomBox 2364.39200 35.29900 2364.56100 35.38400
<CMD> zoomBox 2364.39200 35.29000 2364.56100 35.37500
<CMD> zoomBox 2364.39200 35.28100 2364.56100 35.36600
<CMD> zoomBox 2364.39200 35.26300 2364.56100 35.34800
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CI/TA/i_tag_array 2270.059 35.283 2426.859 427.123
<CMD> zoomBox 2364.36600 35.25000 2364.60100 35.36800
<CMD> zoomBox 2364.32900 35.23200 2364.65600 35.39600
<CMD> zoomBox 2363.81300 34.97400 2365.47600 35.80800
<CMD> zoomBox 2363.00600 34.57000 2366.76100 36.45300
<CMD> zoomBox 2358.20900 32.15600 2374.42600 40.28900
<CMD> zoomBox 2337.51900 21.73700 2407.54400 56.85500
<CMD> zoomBox 2303.72900 4.73600 2461.55200 83.88500
<CMD> zoomBox 2265.56500 -14.46500 2522.55500 114.41600
<CMD> uiSetTool select
<CMD> zoomBox 2091.60400 -135.80000 2773.01100 205.92800
<CMD> zoomBox 1212.77500 -428.45400 3338.34200 637.52500
<CMD> zoomBox 1212.77500 -535.05200 3338.34200 530.92700
<CMD> zoomBox 575.10400 -535.05200 2700.67100 530.92700
<CMD> zoomBox 1212.77500 -535.05200 3338.34200 530.92700
<CMD> zoomBox 149.99000 -535.05200 2275.55700 530.92700
<CMD> zoomBox 1850.44600 -535.05200 3976.01300 530.92700
<CMD> zoomBox 2063.00300 -535.05200 4188.57000 530.92700
<CMD> zoomBox 2426.55600 -355.22600 3962.28100 414.94500
<CMD> zoomBox 2833.02200 -134.52200 3634.68200 267.51300
<CMD> zoomBox 3134.01000 29.23700 3391.00600 158.12100
<CMD> zoomBox 3185.41000 29.23700 3442.40600 158.12100
<CMD> zoomBox 3313.91000 29.23700 3570.90600 158.12100
<CMD> zoomBox 3159.71000 29.23700 3416.70600 158.12100
<CMD> zoomBox 3005.51000 29.23700 3262.50600 158.12100
<CMD> zoomBox 2851.31000 29.23700 3108.30600 158.12100
<CMD> zoomBox 2877.01000 29.23700 3134.00600 158.12100
<CMD> zoomBox 2902.71000 29.23700 3159.70600 158.12100
<CMD> zoomBox 2928.41000 29.23700 3185.40600 158.12100
<CMD> zoomBox 2954.11000 29.23700 3211.10600 158.12100
<CMD> zoomBox 2979.81000 29.23700 3236.80600 158.12100
<CMD> zoomBox 2979.81000 16.34900 3236.80600 145.23300
<CMD> zoomBox 2979.81000 3.46100 3236.80600 132.34500
<CMD> zoomBox 2979.81000 -9.42700 3236.80600 119.45700
<CMD> zoomBox 2979.81000 -22.31500 3236.80600 106.56900
<CMD> zoomBox 3034.91500 9.96400 3169.06900 77.24300
<CMD> zoomBox 3048.33000 9.96400 3182.48500 77.24300
<CMD> zoomBox 3061.74600 9.96400 3195.90100 77.24300
<CMD> zoomBox 3061.74600 3.23600 3195.90100 70.51500
<CMD> zoomBox 3039.87100 -11.24800 3225.55300 81.87200
<CMD> zoomBox 3077.51200 13.67400 3174.44100 62.28400
<CMD> zoomBox 3103.19900 30.97200 3139.75700 49.30600
<CMD> zoomBox 3105.53600 32.54500 3136.61100 48.12900
<CMD> zoomBox 3109.21200 35.01800 3131.66400 46.27800
<CMD> zoomBox 3107.52200 33.93900 3133.93700 47.18600
<CMD> zoomBox 3110.64700 35.93500 3129.73200 45.50600
<CMD> zoomBox 3110.64700 34.97800 3129.73200 44.54900
<CMD> zoomBox 3110.64700 34.02100 3129.73200 43.59200
<CMD> zoomBox 3110.64700 33.06400 3129.73200 42.63500
<CMD> uiSetTool move
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2969.598 35.728 3126.398 427.568
<CMD> zoomBox 3112.55600 33.06400 3131.64100 42.63500
<CMD> zoomBox 3114.46500 33.06400 3133.55000 42.63500
<CMD> zoomBox 3116.37400 33.06400 3135.45900 42.63500
<CMD> zoomBox 3120.43300 35.00000 3130.39700 39.99700
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2969.738 35.376 3126.538 427.216
<CMD> zoomBox 3121.50100 35.18100 3129.97200 39.42900
<CMD> zoomBox 3121.50100 34.75600 3129.97200 39.00400
<CMD> zoomBox 3121.50100 34.33100 3129.97200 38.57900
<CMD> zoomBox 3123.59200 35.11400 3128.01500 37.33200
<CMD> zoomBox 3123.11000 34.97500 3128.31400 37.58500
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2969.834 35.308 3126.634 427.148
<CMD> zoomBox 3124.63100 35.20900 3127.82900 36.81300
<CMD> zoomBox 3126.26500 35.47400 3127.29100 35.98900
<CMD> zoomBox 3126.21300 35.43800 3127.42100 36.04400
<CMD> zoomBox 3126.15200 35.39600 3127.57400 36.10900
<CMD> zoomBox 3126.34300 35.52900 3127.08700 35.90200
<CMD> zoomBox 3126.34300 35.45500 3127.08700 35.82800
<CMD> zoomBox 3126.34300 35.34400 3127.08700 35.71700
<CMD> zoomBox 3126.34300 35.15900 3127.08700 35.53200
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2969.849 35.289 3126.649 427.129
<CMD> setObjFPlanBox Instance CPU_wrapper/L1CD/TA/i_tag_array 2969.856 35.284 3126.656 427.124
<CMD> uiSetTool select
<CMD> zoomBox 3126.13500 34.87400 3127.81500 35.71700
<CMD> zoomBox 3125.50600 34.02500 3129.96800 36.26300
<CMD> zoomBox 3124.18400 32.24800 3134.24400 37.29300
<CMD> zoomBox 3122.04800 29.35100 3141.32200 39.01700
<CMD> zoomBox 3114.65800 19.25400 3165.76600 44.88500
<CMD> zoomBox 3103.90800 4.50900 3201.81400 53.60900
<CMD> zoomBox 3069.44900 -23.09800 3290.10700 87.56300
<CMD> zoomBox 2905.32900 -165.18600 3715.12200 240.92800
<CMD> zoomBox 2427.19300 -585.29100 4953.24400 681.53200
<CMD> zoomBox 927.42100 -1910.43500 8807.12700 2041.26400
<CMD> zoomBox -1834.94700 -4375.77300 15923.93100 4530.36300
<CMD> zoomBox -372.12200 -276.18200 7507.58900 3675.51900
<CMD> zoomBox 2045.55200 1481.54200 4571.60800 2748.36700
<CMD> zoomBox 525.33600 492.22200 6218.43100 3347.32800
<CMD> zoomBox -1889.58300 -1091.76200 9016.60300 4377.72600
<CMD> zoomBox -1132.11800 -588.09700 8138.14000 4060.96800
<CMD> zoomBox -488.27400 -159.98200 7391.44700 3791.72400
<CMD> zoomBox 919.57400 776.14500 5758.70900 3202.98700
<CMD> zoomBox -1132.12200 -588.09900 8138.14200 4060.96900
<CMD> zoomBox -1889.58800 -1091.76500 9016.60500 4377.72700
<CMD> setDrawView place
<CMD> zoomBox -2712.44300 -1626.44700 10118.37400 4808.25000
<CMD> addHaloToBlock {15 15 15 15} -allBlock
<CMD> redraw
<CMD> addRoutingHalo -allBlocks -space 5 -bottom metal1 -top metal6
<CMD> redraw
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 3 -use_interleaving_wire_group 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1498.5M)
Ring generation is complete.
vias are now being generated.
addRing created 24 wires.
ViaGen created 72 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       12       |       NA       |
|   via  |       72       |        0       |
| metal2 |       12       |       NA       |
+--------+----------------+----------------+
<CMD> deselectAll
<CMD> selectInst IM1/i_SRAM
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {rt bl } -skip_side {top left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1498.5M)
Ring generation is complete.
vias are now being generated.
addRing created 4 wires.
ViaGen created 6 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        2       |       NA       |
|   via  |        6       |        0       |
| metal2 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {rt bl } -skip_side {top left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1498.5M)
Ring generation is complete.
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/DA/i_data_array
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt rt } -skip_side {top } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1496.5M)
Ring generation is complete.
vias are now being generated.
addRing created 6 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        2       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt rt } -skip_side {top } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1496.5M)
Ring generation is complete.
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/DA/i_data_array
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt br } -skip_side {top right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1496.5M)
Ring generation is complete.
vias are now being generated.
addRing created 4 wires.
ViaGen created 6 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        2       |       NA       |
|   via  |        6       |        0       |
| metal2 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lt br } -skip_side {top right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1496.5M)
Ring generation is complete.
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CD/TA/i_tag_array
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb tr } -skip_side {bottom right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1496.5M)
Ring generation is complete.
vias are now being generated.
addRing created 4 wires.
ViaGen created 6 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        2       |       NA       |
|   via  |        6       |        0       |
| metal2 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb tr } -skip_side {bottom right } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1496.5M)
Ring generation is complete.
<CMD> deselectAll
<CMD> selectInst CPU_wrapper/L1CI/TA/i_tag_array
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
Ring generation is complete.
vias are now being generated.
addRing created 6 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        2       |       NA       |
|   via  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {lb rb } -skip_side {bottom } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
Ring generation is complete.
<CMD> deselectAll
<CMD> selectInst DM1/i_SRAM
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
Ring generation is complete.
vias are now being generated.
addRing created 4 wires.
ViaGen created 6 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        2       |       NA       |
|   via  |        6       |        0       |
| metal2 |        2       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {GND VCC} -type block_rings -around selected -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {tl rb } -skip_side {bottom left } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
Ring generation is complete.
<CMD> setSrouteMode -viaConnectToShape { ring blockring blockpin }
<CMD> sroute -connect { blockPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
*** Begin SPECIAL ROUTE on Fri Dec 23 00:34:52 2022 ***
SPECIAL ROUTE ran on directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_4/build
SPECIAL ROUTE ran on machine: vlsicad9 (Linux 3.10.0-957.21.3.el7.x86_64 Xeon 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring stripe coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2489.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 178 macros, 178 used
Read in 181 components
  175 core components: 175 unplaced, 0 placed, 0 fixed
  6 block/ring components: 0 unplaced, 0 placed, 6 fixed
Read in 167 physical pins
  167 physical pins: 0 unplaced, 167 placed, 0 fixed
Read in 7 blockages
Read in 167 nets
Read in 2 special nets, 2 routed
Read in 529 terminals
2 nets selected.

Begin power routing ...
  Number of Block ports routed: 2886
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:03, real: 0:00:04, peak: 2492.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 167 io pins ...
 Updating DB with 0 via definition ...
sroute created 2886 wires.
ViaGen created 5630 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |      1482      |       NA       |
|   via  |      5218      |        0       |
| metal2 |      1152      |       NA       |
|  via2  |       412      |        0       |
| metal3 |       252      |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal4 -direction vertical -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from left -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1418.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Starting stripe generation ...
Auto merging with block rings is ON.
Non-Default Mode Option Settings :
  NONE
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Stripe generation is complete.
vias are now being generated.
addStripe created 308 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       308      |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal5 -direction horizontal -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from bottom -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1418.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Starting stripe generation ...
Auto merging with block rings is ON.
Non-Default Mode Option Settings :
  NONE
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2395.84, 426.00) (2399.08, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2403.68, 426.00) (2406.92, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2411.52, 426.00) (2414.76, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2372.32, 426.00) (2375.56, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2380.16, 426.00) (2383.40, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2388.00, 426.00) (2391.24, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2333.12, 426.00) (2336.36, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2309.60, 426.00) (2312.84, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2317.44, 426.00) (2320.68, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2325.28, 426.00) (2328.52, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2293.92, 426.00) (2297.16, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2301.76, 426.00) (2305.00, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2997.64, 426.00) (3000.88, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2989.80, 426.00) (2993.04, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (2981.96, 426.00) (2985.20, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (3021.16, 426.00) (3024.40, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (3013.32, 426.00) (3016.56, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (3005.48, 426.00) (3008.72, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (3060.36, 426.00) (3063.60, 427.12)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: metal4 & metal5 at (3083.88, 426.00) (3087.12, 427.12)
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 1085.28) (36.46, 1085.50).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1954.36, 1085.28) (1955.48, 1085.50).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2307.16, 1266.44) (2308.28, 1266.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3125.54, 1266.44) (3126.66, 1266.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2307.16, 1365.28) (2308.28, 1365.46).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (3125.54, 1365.28) (3126.66, 1365.46).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 1905.28) (36.46, 1905.34).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1954.36, 1905.28) (1955.48, 1905.34).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2462.84, 2145.28) (2463.96, 2145.42).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2969.86, 2145.28) (2970.98, 2145.42).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 2485.28) (36.46, 2485.50).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1954.36, 2485.28) (1955.48, 2485.50).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 2866.42) (36.46, 2866.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1954.36, 2866.42) (1955.48, 2866.48).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 2885.28) (36.46, 2885.34).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1954.36, 2885.28) (1955.48, 2885.34).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2462.84, 3065.28) (2463.96, 3065.50).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (2969.86, 3065.28) (2970.98, 3065.50).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (35.34, 226.76) (36.46, 227.02).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (1954.36, 226.76) (1955.48, 227.02).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 308 wires.
ViaGen created 17796 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via4  |      17796     |        0       |
| metal5 |       308      |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal5 -stacked_via_bottom_layer metal4 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {GND VCC} -layer metal5 -direction horizontal -width 1.2 -spacing 0.28 -set_to_set_distance 20 -start_from bottom -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1418.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Loading via instances (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1418.6M)
Starting stripe generation ...
Auto merging with block rings is ON.
Non-Default Mode Option Settings :
  NONE
The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1418.6M)
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 45.880001) (3126.659912, 45.880001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 65.879997) (3126.659912, 65.879997) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 85.879997) (3126.659912, 85.879997) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 105.879997) (3126.659912, 105.879997) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 125.879997) (3126.659912, 125.879997) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 145.880005) (3126.659912, 145.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 165.880005) (3126.659912, 165.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 185.880005) (3126.659912, 185.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 205.880005) (3126.659912, 205.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 225.880005) (3126.659912, 225.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 245.880005) (3126.659912, 245.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 265.880005) (3126.659912, 265.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 285.880005) (3126.659912, 285.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 305.880005) (3126.659912, 305.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 325.880005) (3126.659912, 325.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 345.880005) (3126.659912, 345.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 365.880005) (3126.659912, 365.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 385.880005) (3126.659912, 385.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 405.880005) (3126.659912, 405.880005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.340000, 425.880005) (3126.659912, 425.880005) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete.
<CMD> setSrouteMode -viaConnectToShape { ring stripe blockring blockpin }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Dec 23 00:36:51 2022 ***
SPECIAL ROUTE ran on directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_4/build
SPECIAL ROUTE ran on machine: vlsicad9 (Linux 3.10.0-957.21.3.el7.x86_64 Xeon 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "GND VCC"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2492.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 398 macros, 179 used
Read in 181 components
  175 core components: 175 unplaced, 0 placed, 0 fixed
  6 block/ring components: 0 unplaced, 0 placed, 6 fixed
Read in 167 physical pins
  167 physical pins: 0 unplaced, 167 placed, 0 fixed
Read in 7 blockages
Read in 167 nets
Read in 2 special nets, 2 routed
Read in 529 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 4 seconds
CPU time for FollowPin 4 seconds
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (2305.21, 1361.13) (2305.49, 1361.18).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (2305.21, 3023.62) (2305.49, 3024.13).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (2305.21, 2923.53) (2305.49, 2923.58).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (2465.76, 1632.58) (2466.54, 1632.85).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer metal3 at (2465.76, 2852.85) (2466.54, 2853.02).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (2965.34, 1632.58) (2966.54, 1632.85).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (2965.34, 2852.85) (2966.54, 2853.02).
  Number of Core ports routed: 2146
  Number of Followpin connections: 1073
End power routing: cpu: 0:00:09, real: 0:00:10, peak: 2493.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 167 io pins ...
 Updating DB with 0 via definition ...
sroute created 3325 wires.
ViaGen created 102074 vias, deleted 64 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |      3219      |       NA       |
|   via  |      34742     |       59       |
|  via2  |      33717     |        5       |
| metal3 |       106      |       NA       |
|  via3  |      33615     |        0       |
+--------+----------------+----------------+
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report top.drc.rpt                     # string, default="", user setting
 *** Starting Verify DRC (MEM: 1414.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.6  ELAPSED TIME: 2.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -net {VCC GND} -type special -noAntenna -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Dec 23 00:37:38 2022

Design Name: top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (3162.0000, 3160.0800)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Dec 23 00:37:38 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: -0.121M)

<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setDelayCalMode -engine                   aae
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -virtualIPO               false

Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1466.43 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ss.cdb
	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_tt.cdb
	/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/CIC/SOCE/celtic/u18_ff.cdb
 

*summary: 3111 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:07.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 13060 (63.6%) nets
3		: 4409 (21.5%) nets
4     -	14	: 2624 (12.8%) nets
15    -	39	: 233 (1.1%) nets
40    -	79	: 161 (0.8%) nets
80    -	159	: 32 (0.2%) nets
160   -	319	: 10 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 1 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=20679 (0 fixed + 20679 movable) #buf cell=962 #inv cell=2144 #block=6 (0 floating + 6 preplaced)
#ioInst=0 #net=20531 #term=79893 #term/net=3.89, #fixedIo=167, #floatIo=0, #fixedPin=0, #floatPin=167
stdCell: 20679 single + 0 double + 0 multi
Total standard cell length = 109.2018 (mm), area = 0.5504 (mm^2)
Average module density = 0.171.
Density for the design = 0.171.
       = stdcell_area 176132 sites (550377 um^2) / alloc_area 1032407 sites (3226066 um^2).
Pin Density = 0.02614.
            = total # of pins 79893 / total area 3056418.
Identified 5 spare or floating instances, with no clusters.
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 1.786e+06 (8.43e+05 9.43e+05)
              Est.  stn bbox = 1.933e+06 (9.15e+05 1.02e+06)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1648.7M
Iteration  2: Total net bbox = 1.786e+06 (8.43e+05 9.43e+05)
              Est.  stn bbox = 1.933e+06 (9.15e+05 1.02e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1649.7M
*** Finished SKP initialization (cpu=0:00:26.6, real=0:00:26.0)***

Active views After View pruning: 
AV_max
Iteration  3: Total net bbox = 1.303e+06 (5.47e+05 7.57e+05)
              Est.  stn bbox = 1.554e+06 (6.73e+05 8.80e+05)
              cpu = 0:00:39.0 real = 0:00:39.0 mem = 2002.6M
Iteration  4: Total net bbox = 1.222e+06 (5.10e+05 7.12e+05)
              Est.  stn bbox = 1.446e+06 (6.23e+05 8.23e+05)
              cpu = 0:00:09.4 real = 0:00:09.0 mem = 2051.8M
Iteration  5: Total net bbox = 1.222e+06 (5.10e+05 7.12e+05)
              Est.  stn bbox = 1.446e+06 (6.23e+05 8.23e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2051.8M
Iteration  6: Total net bbox = 1.415e+06 (5.66e+05 8.49e+05)
              Est.  stn bbox = 1.753e+06 (7.24e+05 1.03e+06)
              cpu = 0:00:22.6 real = 0:00:23.0 mem = 2001.8M
Iteration  7: Total net bbox = 1.470e+06 (6.14e+05 8.56e+05)
              Est.  stn bbox = 1.820e+06 (7.78e+05 1.04e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2001.8M
Iteration  8: Total net bbox = 1.470e+06 (6.14e+05 8.56e+05)
              Est.  stn bbox = 1.820e+06 (7.78e+05 1.04e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2001.8M
Iteration  9: Total net bbox = 1.529e+06 (6.48e+05 8.82e+05)
              Est.  stn bbox = 1.922e+06 (8.28e+05 1.09e+06)
              cpu = 0:00:24.5 real = 0:00:25.0 mem = 1994.6M
Iteration 10: Total net bbox = 1.529e+06 (6.48e+05 8.82e+05)
              Est.  stn bbox = 1.922e+06 (8.28e+05 1.09e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1994.6M
Iteration 11: Total net bbox = 1.554e+06 (6.57e+05 8.96e+05)
              Est.  stn bbox = 1.962e+06 (8.45e+05 1.12e+06)
              cpu = 0:00:16.5 real = 0:00:16.0 mem = 1992.4M
Iteration 12: Total net bbox = 1.554e+06 (6.57e+05 8.96e+05)
              Est.  stn bbox = 1.962e+06 (8.45e+05 1.12e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1992.4M
Iteration 13: Total net bbox = 1.596e+06 (6.81e+05 9.15e+05)
              Est.  stn bbox = 2.019e+06 (8.78e+05 1.14e+06)
              cpu = 0:00:20.6 real = 0:00:21.0 mem = 1990.4M
Iteration 14: Total net bbox = 1.596e+06 (6.81e+05 9.15e+05)
              Est.  stn bbox = 2.019e+06 (8.78e+05 1.14e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1990.4M
Iteration 15: Total net bbox = 1.631e+06 (6.98e+05 9.33e+05)
              Est.  stn bbox = 2.053e+06 (8.94e+05 1.16e+06)
              cpu = 0:00:19.7 real = 0:00:20.0 mem = 1988.5M
Iteration 16: Total net bbox = 1.631e+06 (6.98e+05 9.33e+05)
              Est.  stn bbox = 2.053e+06 (8.94e+05 1.16e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1988.5M
Iteration 17: Total net bbox = 1.707e+06 (7.21e+05 9.86e+05)
              Est.  stn bbox = 2.122e+06 (9.13e+05 1.21e+06)
              cpu = 0:00:22.6 real = 0:00:22.0 mem = 2000.5M
Iteration 18: Total net bbox = 1.707e+06 (7.21e+05 9.86e+05)
              Est.  stn bbox = 2.122e+06 (9.13e+05 1.21e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2000.5M
Iteration 19: Total net bbox = 1.707e+06 (7.21e+05 9.86e+05)
              Est.  stn bbox = 2.122e+06 (9.13e+05 1.21e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2000.5M
Finished Global Placement (cpu=0:02:58, real=0:02:58, mem=2000.5M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/10
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:10:18 mem=2000.5M) ***
Total net bbox length = 1.707e+06 (7.209e+05 9.858e+05) (ext = 2.245e+05)
Move report: Detail placement moves 20679 insts, mean move: 2.84 um, max move: 49.33 um
	Max move on inst (AXI/WA/U262): (2108.21, 1581.94) --> (2122.88, 1547.28)
	Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 2000.5MB
Summary Report:
Instances move: 20679 (out of 20679 movable)
Instances flipped: 0
Mean displacement: 2.84 um
Max displacement: 49.33 um (Instance: AXI/WA/U262) (2108.21, 1581.94) -> (2122.88, 1547.28)
	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1CK
Total net bbox length = 1.672e+06 (6.864e+05 9.856e+05) (ext = 2.242e+05)
Runtime: CPU: 0:00:04.6 REAL: 0:00:04.0 MEM: 2000.5MB
*** Finished refinePlace (0:10:22 mem=2000.5M) ***
*** Finished Initial Placement (cpu=0:03:09, real=0:03:09, mem=2000.5M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
SKP will enable view:
  AV_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2000.46 MB )
[NR-eGR] Read 213401 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2000.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213401
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20531  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20531 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20531 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.948146e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       417( 0.28%)        32( 0.02%)   ( 0.30%) 
[NR-eGR]  metal3  (3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)       143( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal5  (5)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              569( 0.05%)        33( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.05% V
Early Global Route congestion estimation runtime: 1.28 seconds, mem = 2000.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.35 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2000.46 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2000.46 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2000.46 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2000.46 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2000.46 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2000.46 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 79726
[NR-eGR] metal2  (2V) length: 5.744709e+05um, number of vias: 121047
[NR-eGR] metal3  (3H) length: 6.047175e+05um, number of vias: 9723
[NR-eGR] metal4  (4V) length: 4.068228e+05um, number of vias: 2475
[NR-eGR] metal5  (5H) length: 2.462432e+05um, number of vias: 909
[NR-eGR] metal6  (6V) length: 1.616040e+05um, number of vias: 0
[NR-eGR] Total length: 1.993858e+06um, number of vias: 213880
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.250523e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.88 seconds, mem = 1980.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.3, real=0:00:02.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 3:20, real = 0: 3:20, mem = 1817.5M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1370.3M, totSessionCpu=0:10:25 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1376.8M, totSessionCpu=0:10:31 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1831.47 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1844.34 MB )
[NR-eGR] Read 213401 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1849.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213401
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20531  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20531 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20531 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.965086e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       410( 0.28%)        20( 0.01%)   ( 0.29%) 
[NR-eGR]  metal3  (3)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)        99( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              520( 0.04%)        21( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1878.43 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1878.43 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1878.43 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1878.43 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1878.43 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1878.43 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 79726
[NR-eGR] metal2  (2V) length: 5.815789e+05um, number of vias: 120984
[NR-eGR] metal3  (3H) length: 6.065781e+05um, number of vias: 9942
[NR-eGR] metal4  (4V) length: 4.094808e+05um, number of vias: 2640
[NR-eGR] metal5  (5H) length: 2.513829e+05um, number of vias: 962
[NR-eGR] metal6  (6V) length: 1.619042e+05um, number of vias: 0
[NR-eGR] Total length: 2.010925e+06um, number of vias: 214254
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.597875e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.29 sec, Real: 2.29 sec, Curr Mem: 1849.43 MB )
Extraction called for design 'top' of instances=20685 and nets=21613 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1829.430M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1842.63)
**WARN: (IMPESI-3086):	The cell 'SRAM' does not have characterized noise model(s) for 'SRAM_WC, SRAM_BC, SRAM_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'tag_array' does not have characterized noise model(s) for 'tag_array_WC, tag_array_BC, tag_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'data_array' does not have characterized noise model(s) for 'data_array_WC, data_array_BC, data_array_TC' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 21995
Total number of fetched objects 21995
End delay calculation. (MEM=1884.49 CPU=0:00:17.5 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=1838.33 CPU=0:00:20.7 REAL=0:00:20.0)
*** Done Building Timing Graph (cpu=0:00:24.6 real=0:00:25.0 totSessionCpu=0:11:04 mem=1838.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max AV_typ 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -62.358 |
|           TNS (ns):|-1.42e+05|
|    Violating Paths:|  5346   |
|          All Paths:|  6353   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    357 (357)     |   -6.317   |    358 (358)     |
|   max_tran     |   464 (17848)    |  -68.433   |   464 (17852)    |
|   max_fanout   |      3 (3)       |    -204    |      5 (5)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.905%
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:39, mem = 1398.8M, totSessionCpu=0:11:05 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1810.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1810.6M) ***
The useful skew maximum allowed delay is: 0.3

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views: AV_min 
Info: 2 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:11.1/0:28:22.0 (0.4), mem = 1810.6M

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 1144 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:08.1/0:00:08.1 (1.0), totSession cpu/real = 0:11:19.1/0:28:30.1 (0.4), mem = 1926.8M
Begin: GigaOpt high fanout net optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:20.6/0:28:31.5 (0.4), mem = 1877.8M
+----------+---------+--------+-----------+------------+--------+
| Density  | Commits |  WNS   |    TNS    |    Real    |  Mem   |
+----------+---------+--------+-----------+------------+--------+
|    16.37%|        -| -60.312|-132883.058|   0:00:00.0| 1896.9M|
|    16.39%|       16| -11.601| -18868.686|   0:00:03.0| 1944.1M|
+----------+---------+--------+-----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1944.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt [finish] : cpu/real = 0:00:11.5/0:00:11.6 (1.0), totSession cpu/real = 0:11:32.2/0:28:43.0 (0.4), mem = 1925.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:32.2/0:28:43.1 (0.4), mem = 1925.0M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   533| 17655|   -11.96|   467|   467|    -1.34|     3|     3|     0|     0|   -11.60|-18868.69|       0|       0|       0|  16.39|          |         |
|     0|     0|     0.00|     2|     2|    -0.00|     3|     3|     0|     0|    -4.81| -6277.82|     279|      88|     258|  16.58| 0:00:24.0|  1953.6M|
|     0|     0|     0.00|     0|     0|     0.00|     3|     3|     0|     0|    -4.63| -6237.31|       1|       0|       2|  16.58| 0:00:01.0|  1953.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:25.6 real=0:00:25.0 mem=1953.6M) ***

*** DrvOpt [finish] : cpu/real = 0:00:30.8/0:00:30.7 (1.0), totSession cpu/real = 0:12:03.0/0:29:13.8 (0.4), mem = 1934.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:38, real = 0:01:37, mem = 1521.1M, totSessionCpu=0:12:03 **

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:03.5/0:29:14.3 (0.4), mem = 1888.5M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1320 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -4.628  TNS Slack -6237.308 
+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -4.628|-6237.308|    16.58%|   0:00:00.0| 1907.6M|    AV_max|  default| CPU_wrapper/CPU/ID/IDEXEo.ID_rs1data_reg[18]/D    |
|  -1.781| -619.330|    16.62%|   0:00:13.0| 1957.4M|    AV_max|  default| DRAM_WEn[3]                                       |
|  -0.791| -105.906|    16.65%|   0:00:07.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -0.791| -105.906|    16.65%|   0:00:01.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -0.481|  -55.820|    16.66%|   0:00:03.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -0.299|   -7.592|    16.68%|   0:00:04.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -0.263|   -2.262|    16.68%|   0:00:01.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -0.263|   -2.262|    16.68%|   0:00:00.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -0.203|   -3.237|    16.68%|   0:00:00.0| 1957.4M|    AV_max|  default| DRAM_WEn[1]                                       |
|  -0.137|   -1.841|    16.68%|   0:00:02.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
|  -0.137|   -0.537|    16.68%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
|  -0.137|   -0.537|    16.68%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
|  -0.137|   -0.361|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
|  -0.137|   -0.361|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
|  -0.137|   -0.361|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
|  -0.137|   -0.361|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
|  -0.137|   -0.269|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
|  -0.137|   -0.269|    16.69%|   0:00:01.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
|  -0.137|   -0.269|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
|  -0.137|   -0.269|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
|  -0.137|   -0.269|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
|  -0.137|   -0.269|    16.69%|   0:00:00.0| 1957.4M|    AV_max|  default| ROM_address_reg[11]/D                             |
+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:32.3 real=0:00:32.0 mem=1957.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:32.3 real=0:00:32.0 mem=1957.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.137  TNS Slack -0.269 
*** SetupOpt [finish] : cpu/real = 0:00:50.2/0:00:50.1 (1.0), totSession cpu/real = 0:12:53.7/0:30:04.5 (0.4), mem = 1938.3M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.137
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:57.5/0:30:08.2 (0.4), mem = 1912.4M
Reclaim Optimization WNS Slack -0.137  TNS Slack -0.269 Density 16.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    16.69%|        -|  -0.137|  -0.269|   0:00:00.0| 1912.4M|
|    16.69%|        4|  -0.137|  -0.269|   0:01:51.0| 1972.6M|
|    16.68%|        1|  -0.137|  -0.269|   0:00:02.0| 1972.6M|
|    16.68%|        1|  -0.137|  -0.269|   0:00:02.0| 1972.6M|
|    16.68%|        1|  -0.137|  -0.269|   0:00:02.0| 1972.6M|
|    16.68%|        1|  -0.137|  -0.269|   0:00:02.0| 1972.6M|
|    16.68%|        0|  -0.137|  -0.269|   0:00:00.0| 1972.6M|
|    16.59%|      157|  -0.137|  -0.264|   0:00:03.0| 1972.6M|
|    16.38%|      574|  -0.105|  -0.126|   0:00:20.0| 1972.6M|
|    16.37%|       44|  -0.105|  -0.126|   0:00:03.0| 1972.6M|
|    16.37%|        0|  -0.105|  -0.126|   0:00:00.0| 1972.6M|
|    16.37%|        0|  -0.105|  -0.126|   0:00:00.0| 1972.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.105  TNS Slack -0.126 Density 16.37
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:02:31) (real = 0:02:30) **
*** AreaOpt [finish] : cpu/real = 0:02:27.5/0:02:27.3 (1.0), totSession cpu/real = 0:15:24.9/0:32:35.5 (0.5), mem = 1972.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:02:31, real=0:02:30, mem=1893.54M, totSessionCpu=0:15:25).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
SKP will enable view:
  AV_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1908.41 MB )
[NR-eGR] Read 213401 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1914.66 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213401
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20526  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20526 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20526 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.961563e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       362( 0.24%)        18( 0.01%)   ( 0.26%) 
[NR-eGR]  metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)        86( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5  (5)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              451( 0.04%)        19( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.02% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
Early Global Route congestion estimation runtime: 1.30 seconds, mem = 1938.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.9, real=0:00:07.0)***
Iteration  8: Total net bbox = 1.564e+06 (6.48e+05 9.15e+05)
              Est.  stn bbox = 1.905e+06 (8.06e+05 1.10e+06)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 2122.3M
Iteration  9: Total net bbox = 1.518e+06 (6.33e+05 8.85e+05)
              Est.  stn bbox = 1.838e+06 (7.83e+05 1.06e+06)
              cpu = 0:00:13.8 real = 0:00:14.0 mem = 2110.3M
Iteration 10: Total net bbox = 1.535e+06 (6.44e+05 8.91e+05)
              Est.  stn bbox = 1.859e+06 (7.98e+05 1.06e+06)
              cpu = 0:00:58.5 real = 0:00:58.0 mem = 2111.9M
Iteration 11: Total net bbox = 1.589e+06 (6.70e+05 9.19e+05)
              Est.  stn bbox = 1.914e+06 (8.25e+05 1.09e+06)
              cpu = 0:02:01 real = 0:02:01 mem = 2206.2M
Iteration 12: Total net bbox = 1.641e+06 (6.90e+05 9.51e+05)
              Est.  stn bbox = 1.965e+06 (8.44e+05 1.12e+06)
              cpu = 0:00:09.5 real = 0:00:10.0 mem = 2114.2M
Move report: Timing Driven Placement moves 19773 insts, mean move: 54.31 um, max move: 1166.51 um
	Max move on inst (AXI/WD/U137): (61.38, 1456.56) --> (1052.64, 1631.80)

Finished Incremental Placement (cpu=0:03:44, real=0:03:44, mem=2114.2M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:19:12 mem=2114.9M) ***
Total net bbox length = 1.671e+06 (7.191e+05 9.520e+05) (ext = 2.133e+05)
Move report: Detail placement moves 19773 insts, mean move: 2.24 um, max move: 41.48 um
	Max move on inst (sensor_wrapper/sensor_ctrl/FE_OFC208_n3631): (2834.80, 1201.17) --> (2794.96, 1199.52)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 2114.9MB
Summary Report:
Instances move: 19773 (out of 19773 movable)
Instances flipped: 0
Mean displacement: 2.24 um
Max displacement: 41.48 um (Instance: sensor_wrapper/sensor_ctrl/FE_OFC208_n3631) (2834.8, 1201.17) -> (2794.96, 1199.52)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
Total net bbox length = 1.638e+06 (6.824e+05 9.556e+05) (ext = 2.130e+05)
Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 2114.9MB
*** Finished refinePlace (0:19:17 mem=2114.9M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2114.93 MB )
[NR-eGR] Read 213401 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2114.93 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213401
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20526  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20526 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20526 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.845018e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       322( 0.22%)        14( 0.01%)   ( 0.23%) 
[NR-eGR]  metal3  (3)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)        23( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              354( 0.03%)        14( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 1.24 seconds, mem = 2114.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2114.93 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2114.93 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2114.93 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2114.93 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2114.93 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2114.93 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78297
[NR-eGR] metal2  (2V) length: 5.342986e+05um, number of vias: 117373
[NR-eGR] metal3  (3H) length: 5.620321e+05um, number of vias: 10415
[NR-eGR] metal4  (4V) length: 3.894918e+05um, number of vias: 3110
[NR-eGR] metal5  (5H) length: 2.533109e+05um, number of vias: 959
[NR-eGR] metal6  (6V) length: 1.519911e+05um, number of vias: 0
[NR-eGR] Total length: 1.891124e+06um, number of vias: 210154
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.928953e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.92 seconds, mem = 2062.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:03:53, real=0:03:53)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2062.9M)
Extraction called for design 'top' of instances=19779 and nets=22044 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2062.930M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:08:55, real = 0:08:54, mem = 1493.9M, totSessionCpu=0:19:20 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1948)
Total number of fetched objects 21017
End delay calculation. (MEM=1980.32 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1980.32 CPU=0:00:09.7 REAL=0:00:09.0)
Begin: GigaOpt DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:36.3/0:36:46.4 (0.5), mem = 1996.3M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    16|    30|    -1.07|    10|    10|    -0.04|     3|     3|     0|     0|    -0.12|    -7.37|       0|       0|       0|  16.37|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     3|     3|     0|     0|    -0.12|    -6.63|       4|       0|      14|  16.38| 0:00:00.0|  2042.4M|
|     0|     0|     0.00|     0|     0|     0.00|     3|     3|     0|     0|    -0.12|    -6.63|       0|       0|       0|  16.38| 0:00:00.0|  2042.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=2042.4M) ***

*** Starting refinePlace (0:19:48 mem=2042.4M) ***
Total net bbox length = 1.638e+06 (6.825e+05 9.556e+05) (ext = 2.120e+05)
Move report: Detail placement moves 2 insts, mean move: 3.10 um, max move: 3.10 um
	Max move on inst (CPU_wrapper/L1CD/FE_OFC686_DA_in_90): (2561.22, 2096.64) --> (2558.12, 2096.64)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2045.1MB
Summary Report:
Instances move: 2 (out of 19777 movable)
Instances flipped: 0
Mean displacement: 3.10 um
Max displacement: 3.10 um (Instance: CPU_wrapper/L1CD/FE_OFC686_DA_in_90) (2561.22, 2096.64) -> (2558.12, 2096.64)
	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1
Total net bbox length = 1.638e+06 (6.825e+05 9.556e+05) (ext = 2.120e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2045.1MB
*** Finished refinePlace (0:19:50 mem=2045.1M) ***
*** maximum move = 3.10 um ***
*** Finished re-routing un-routed nets (2045.1M) ***

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2045.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:14.2/0:00:14.0 (1.0), totSession cpu/real = 0:19:50.4/0:37:00.4 (0.5), mem = 2026.0M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.24min real=0.23min mem=1977.0M)                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.117  | -0.078  | -0.117  |
|           TNS (ns):| -6.633  | -0.105  | -6.528  |
|    Violating Paths:|   206   |    3    |   203   |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      3 (3)       |    -28     |      5 (5)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.375%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:09:27, real = 0:09:26, mem = 1559.1M, totSessionCpu=0:19:52 **
*** Timing NOT met, worst failing slack is -0.117
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:52.2/0:37:02.2 (0.5), mem = 1976.0M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1518 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.117 TNS Slack -6.633 Density 16.38
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.117 TNS -6.528; reg2reg* WNS -0.078 TNS -0.105; HEPG WNS -0.078 TNS -0.105; all paths WNS -0.117 TNS -6.633
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.078|   -0.117|  -0.105|   -6.633|    16.38%|   0:00:01.0| 1995.1M|    AV_max|  reg2reg| CPU_wrapper/L1CI/DA/i_data_array/DI123            |
|   0.012|   -0.117|   0.000|   -6.528|    16.38%|   0:00:00.0| 2036.3M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|   0.050|   -0.117|   0.000|   -6.529|    16.38%|   0:00:00.0| 2036.3M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[30]/D            |
|   0.080|   -0.117|   0.000|   -6.529|    16.38%|   0:00:00.0| 2036.3M|        NA|       NA| NA                                                |
|   0.080|   -0.117|   0.000|   -6.529|    16.38%|   0:00:00.0| 2036.3M|    AV_max|       NA| NA                                                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2036.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.117|   -0.117|  -6.529|   -6.529|    16.38%|   0:00:00.0| 2036.3M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[8]/D             |
|  -0.059|   -0.059|  -0.192|   -0.192|    16.38%|   0:00:01.0| 2036.3M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[8]/D             |
|  -0.004|   -0.004|  -0.004|   -0.004|    16.38%|   0:00:00.0| 2039.3M|    AV_max|  default| DRAM_WEn[0]                                       |
|   0.042|    0.042|   0.000|    0.000|    16.38%|   0:00:00.0| 2039.3M|    AV_max|  default| CPU_wrapper/CPU/EXE/Csr/mepc_reg[8]/D             |
|   0.080|    0.081|   0.000|    0.000|    16.38%|   0:00:01.0| 2039.3M|        NA|       NA| NA                                                |
|   0.080|    0.081|   0.000|    0.000|    16.38%|   0:00:00.0| 2039.3M|    AV_max|       NA| NA                                                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:02.0 mem=2039.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:03.0 mem=2039.3M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.083 TNS 0.000; reg2reg* WNS 0.081 TNS 0.000; HEPG WNS 0.081 TNS 0.000; all paths WNS 0.081 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 16.38
*** Starting refinePlace (0:20:18 mem=2039.3M) ***
Total net bbox length = 1.638e+06 (6.825e+05 9.556e+05) (ext = 2.120e+05)
Move report: Detail placement moves 6 insts, mean move: 2.07 um, max move: 3.72 um
	Max move on inst (CPU_wrapper/CPU/FU/FE_RC_12_0): (2818.52, 2031.12) --> (2822.24, 2031.12)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2042.0MB
Summary Report:
Instances move: 6 (out of 19780 movable)
Instances flipped: 0
Mean displacement: 2.07 um
Max displacement: 3.72 um (Instance: CPU_wrapper/CPU/FU/FE_RC_12_0) (2818.52, 2031.12) -> (2822.24, 2031.12)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
Total net bbox length = 1.638e+06 (6.825e+05 9.556e+05) (ext = 2.120e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2042.0MB
*** Finished refinePlace (0:20:19 mem=2042.0M) ***
*** maximum move = 3.72 um ***
*** Finished re-routing un-routed nets (2042.0M) ***

*** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=2042.0M) ***
** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 16.38
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:09.7 real=0:00:09.0 mem=2042.0M) ***

*** SetupOpt [finish] : cpu/real = 0:00:27.8/0:00:27.8 (1.0), totSession cpu/real = 0:20:20.0/0:37:30.0 (0.5), mem = 2023.0M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:20.9/0:37:30.8 (0.5), mem = 1993.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    16.38%|        -|   0.000|   0.000|   0:00:00.0| 1993.0M|
|    16.38%|        0|   0.000|   0.000|   0:00:01.0| 1993.0M|
|    16.37%|       21|   0.000|   0.000|   0:00:01.0| 2034.2M|
|    16.32%|      175|   0.000|   0.000|   0:00:13.0| 2034.2M|
|    16.32%|        5|   0.000|   0.000|   0:00:01.0| 2034.2M|
|    16.32%|        0|   0.000|   0.000|   0:00:00.0| 2034.2M|
|    16.32%|        0|   0.000|   0.000|   0:00:00.0| 2034.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.32
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:17.6) (real = 0:00:18.0) **
*** Starting refinePlace (0:20:39 mem=2034.2M) ***
Total net bbox length = 1.642e+06 (6.867e+05 9.552e+05) (ext = 2.120e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2034.2MB
Summary Report:
Instances move: 0 (out of 19755 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.642e+06 (6.867e+05 9.552e+05) (ext = 2.120e+05)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2034.2MB
*** Finished refinePlace (0:20:40 mem=2034.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2034.2M) ***

*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2034.2M) ***
*** AreaOpt [finish] : cpu/real = 0:00:19.7/0:00:19.7 (1.0), totSession cpu/real = 0:20:40.6/0:37:50.5 (0.5), mem = 2034.2M
End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=1974.11M, totSessionCpu=0:20:41).
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:41.0/0:37:51.0 (0.5), mem = 1974.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     2|    -0.03|     0|     0|     0.00|     2|     2|     0|     0|     0.00|     0.00|       0|       0|       0|  16.32|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     2|     2|     0|     0|     0.00|     0.00|       0|       0|       1|  16.32| 0:00:00.0|  2037.4M|
|     0|     0|     0.00|     0|     0|     0.00|     2|     2|     0|     0|     0.00|     0.00|       0|       0|       0|  16.32| 0:00:00.0|  2037.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2037.4M) ***

*** Starting refinePlace (0:20:47 mem=2037.4M) ***
Total net bbox length = 1.642e+06 (6.867e+05 9.552e+05) (ext = 2.120e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2037.4MB
Summary Report:
Instances move: 0 (out of 19755 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.642e+06 (6.867e+05 9.552e+05) (ext = 2.120e+05)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2037.4MB
*** Finished refinePlace (0:20:48 mem=2037.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2037.4M) ***

*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2037.4M) ***
*** DrvOpt [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:20:49.3/0:37:59.2 (0.5), mem = 2018.3M
End: GigaOpt postEco DRV Optimization

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=19761 and nets=22042 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1940.688M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1963.60 MB )
[NR-eGR] Read 213401 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1968.60 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213401
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20508  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20508 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20508 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.849252e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       299( 0.20%)        14( 0.01%)   ( 0.21%) 
[NR-eGR]  metal3  (3)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)        27( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              335( 0.03%)        14( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.24 sec, Real: 1.25 sec, Curr Mem: 1991.92 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1981.92)
Total number of fetched objects 20999
End delay calculation. (MEM=2004.7 CPU=0:00:08.0 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2004.7 CPU=0:00:09.6 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.5 real=0:00:12.0 totSessionCpu=0:21:07 mem=2004.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:10:41, real = 0:10:40, mem = 1565.3M, totSessionCpu=0:21:07 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.003  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      2 (2)       |    -28     |      4 (4)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.323%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:10:44, real = 0:10:44, mem = 1568.5M, totSessionCpu=0:21:10 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:14:06, real = 0:14:05, mem = 1896.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 8 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1511.5M, totSessionCpu=0:21:59 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                    180
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setOptMode -activeHoldViews               { AV_min }
setOptMode -activeSetupViews              { AV_max AV_typ }
setOptMode -autoSetupViews                { AV_max}
setOptMode -autoTDGRSetupViews            { AV_max}
setOptMode -drcMargin                     0
setOptMode -fixCap                        true
setOptMode -fixDrc                        true
setOptMode -fixFanoutLoad                 false
setOptMode -fixTran                       true
setOptMode -optimizeFF                    true
setOptMode -placementSetupViews           { AV_max  }
setOptMode -setupTargetSlack              0
setPlaceMode -MXPBoundaryLevel            7
setPlaceMode -MXPConstraintFile           {}
setPlaceMode -MXPControlSetting           0
setPlaceMode -MXPLogicHierAware           0
setPlaceMode -MXPPreplaceSetting          5
setPlaceMode -MXPRefineSetting            17
setPlaceMode -place_global_place_io_pins  false
setPlaceMode -timingDriven                true
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1512.1M, totSessionCpu=0:22:00 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell tag_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell data_array is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell SRAM is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1516.2M, totSessionCpu=0:22:04 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1927.07 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1939.95 MB )
[NR-eGR] Read 213401 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1944.95 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213401
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20508  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20508 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20508 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.860476e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       311( 0.21%)        12( 0.01%)   ( 0.22%) 
[NR-eGR]  metal3  (3)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)        32( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal5  (5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              360( 0.03%)        12( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1977.04 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1977.04 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 1977.04 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1977.04 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1977.04 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1977.04 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78259
[NR-eGR] metal2  (2V) length: 5.349639e+05um, number of vias: 117341
[NR-eGR] metal3  (3H) length: 5.685680e+05um, number of vias: 10415
[NR-eGR] metal4  (4V) length: 3.945803e+05um, number of vias: 3170
[NR-eGR] metal5  (5H) length: 2.562473e+05um, number of vias: 889
[NR-eGR] metal6  (6V) length: 1.524557e+05um, number of vias: 0
[NR-eGR] Total length: 1.906815e+06um, number of vias: 210074
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.199051e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.66 sec, Real: 2.66 sec, Curr Mem: 1910.41 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'top' of instances=19761 and nets=22042 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1890.406M)
*** Enable all active views. ***

Optimization is working on the following views:
  Setup views: AV_max 
  Hold  views: AV_min 
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1901.47)
Total number of fetched objects 20999
End delay calculation. (MEM=1933.79 CPU=0:00:07.8 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1933.79 CPU=0:00:09.6 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.2 real=0:00:11.0 totSessionCpu=0:22:25 mem=1933.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.034  |
|           TNS (ns):| -0.190  |
|    Violating Paths:|   16    |
|          All Paths:|  6203   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      2 (2)       |    -28     |      4 (4)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.323%
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:25, mem = 1508.4M, totSessionCpu=0:22:26 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1908.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1908.1M) ***
The useful skew maximum allowed delay is: 0.3
Info: 2 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:28.6/0:43:17.7 (0.5), mem = 1906.1M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:22:35.9/0:43:25.0 (0.5), mem = 2022.2M

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:37.0/0:43:26.1 (0.5), mem = 1971.2M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1534 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.034  TNS Slack -0.190 
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.034|  -0.190|    16.32%|   0:00:00.0| 1990.3M|    AV_max|  default| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|  -0.034|  -0.110|    16.32%|   0:00:01.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.034|  -0.077|    16.33%|   0:00:00.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.034|  -0.077|    16.33%|   0:00:01.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.013|  -0.019|    16.33%|   0:00:00.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.013|  -0.019|    16.33%|   0:00:00.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.013|  -0.019|    16.33%|   0:00:00.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|  -0.013|  -0.019|    16.33%|   0:00:00.0| 2034.5M|    AV_max|  default| DRAM_WEn[0]                                       |
|   0.000|   0.000|    16.33%|   0:00:00.0| 2034.5M|        NA|       NA| NA                                                |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=2034.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=2034.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:20.6/0:00:20.5 (1.0), totSession cpu/real = 0:22:57.6/0:43:46.7 (0.5), mem = 2015.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:01.4/0:43:50.5 (0.5), mem = 1990.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.33
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    16.33%|        -|   0.000|   0.000|   0:00:00.0| 1990.5M|
|    16.33%|        0|   0.000|   0.000|   0:00:00.0| 1990.5M|
|    16.33%|        1|   0.000|   0.000|   0:00:01.0| 2031.7M|
|    16.32%|       40|   0.000|   0.000|   0:00:04.0| 2031.7M|
|    16.32%|        0|   0.000|   0.000|   0:00:00.0| 2031.7M|
|    16.32%|        0|   0.000|   0.000|   0:00:01.0| 2031.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.32
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:10.9) (real = 0:00:11.0) **
*** AreaOpt [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:23:09.0/0:43:58.1 (0.5), mem = 2031.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1971.60M, totSessionCpu=0:23:09).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
SKP will enable view:
  AV_max
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1986.48 MB )
[NR-eGR] Read 213401 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1991.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213401
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20512  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20512 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20512 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.849352e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       334( 0.22%)        14( 0.01%)   ( 0.23%) 
[NR-eGR]  metal3  (3)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)        33( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              380( 0.03%)        14( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 1.22 seconds, mem = 2017.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.8, real=0:00:08.0)***
Iteration  8: Total net bbox = 1.552e+06 (6.53e+05 8.99e+05)
              Est.  stn bbox = 1.872e+06 (8.05e+05 1.07e+06)
              cpu = 0:00:03.3 real = 0:00:03.0 mem = 2158.8M
Iteration  9: Total net bbox = 1.510e+06 (6.34e+05 8.76e+05)
              Est.  stn bbox = 1.823e+06 (7.83e+05 1.04e+06)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 2155.8M
Iteration 10: Total net bbox = 1.511e+06 (6.35e+05 8.75e+05)
              Est.  stn bbox = 1.827e+06 (7.87e+05 1.04e+06)
              cpu = 0:00:42.7 real = 0:00:43.0 mem = 2157.4M
Iteration 11: Total net bbox = 1.563e+06 (6.61e+05 9.02e+05)
              Est.  stn bbox = 1.881e+06 (8.14e+05 1.07e+06)
              cpu = 0:02:06 real = 0:02:05 mem = 2253.7M
Iteration 12: Total net bbox = 1.619e+06 (6.82e+05 9.37e+05)
              Est.  stn bbox = 1.938e+06 (8.35e+05 1.10e+06)
              cpu = 0:00:09.1 real = 0:00:09.0 mem = 2161.7M
Move report: Timing Driven Placement moves 19759 insts, mean move: 17.91 um, max move: 666.76 um
	Max move on inst (AXI/WD/U115): (754.54, 1622.88) --> (1335.86, 1708.32)

Finished Incremental Placement (cpu=0:03:21, real=0:03:20, mem=2161.7M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:26:33 mem=2162.4M) ***
Total net bbox length = 1.650e+06 (7.118e+05 9.381e+05) (ext = 2.145e+05)
Move report: Detail placement moves 19759 insts, mean move: 2.23 um, max move: 49.56 um
	Max move on inst (sensor_wrapper/sensor_ctrl/U15): (2931.67, 1044.79) --> (2979.72, 1043.28)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 2162.4MB
Summary Report:
Instances move: 19759 (out of 19759 movable)
Instances flipped: 0
Mean displacement: 2.23 um
Max displacement: 49.56 um (Instance: sensor_wrapper/sensor_ctrl/U15) (2931.67, 1044.79) -> (2979.72, 1043.28)
	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: ND2P
Total net bbox length = 1.618e+06 (6.756e+05 9.421e+05) (ext = 2.143e+05)
Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 2162.4MB
*** Finished refinePlace (0:26:37 mem=2162.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2162.41 MB )
[NR-eGR] Read 213401 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2162.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213401
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20512  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20512 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20512 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.817328e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       309( 0.21%)        12( 0.01%)   ( 0.22%) 
[NR-eGR]  metal3  (3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)        44( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        18( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              375( 0.03%)        12( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 1.23 seconds, mem = 2162.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 2162.41 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 2162.41 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2162.41 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 2162.41 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2162.41 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.20 sec, Real: 0.19 sec, Curr Mem: 2162.41 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 78267
[NR-eGR] metal2  (2V) length: 5.149234e+05um, number of vias: 116426
[NR-eGR] metal3  (3H) length: 5.546524e+05um, number of vias: 10992
[NR-eGR] metal4  (4V) length: 3.882774e+05um, number of vias: 3287
[NR-eGR] metal5  (5H) length: 2.488103e+05um, number of vias: 1086
[NR-eGR] metal6  (6V) length: 1.580914e+05um, number of vias: 0
[NR-eGR] Total length: 1.864755e+06um, number of vias: 210058
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.850640e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.96 seconds, mem = 2117.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:03:29, real=0:03:29)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2117.4M)
Extraction called for design 'top' of instances=19765 and nets=22046 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2117.414M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:04:41, real = 0:04:40, mem = 1540.2M, totSessionCpu=0:26:41 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2018.48)
Total number of fetched objects 21003
End delay calculation. (MEM=2050.8 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2050.8 CPU=0:00:09.6 REAL=0:00:10.0)
*** Timing NOT met, worst failing slack is -0.004
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:56.7/0:47:45.2 (0.6), mem = 2066.8M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1534 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.007 Density 16.32
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.004 TNS -0.004; reg2reg* WNS -0.003 TNS -0.003; HEPG WNS -0.003 TNS -0.003; all paths WNS -0.004 TNS -0.007
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.003|   -0.004|  -0.003|   -0.007|    16.32%|   0:00:00.0| 2101.9M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|   0.032|   -0.004|   0.000|   -0.004|    16.32%|   0:00:00.0| 2101.9M|    AV_max|  reg2reg| CPU_wrapper/L1CI/DA/i_data_array/DI124            |
|   0.067|   -0.004|   0.000|   -0.004|    16.32%|   0:00:00.0| 2101.9M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
|   0.067|   -0.004|   0.000|   -0.004|    16.32%|   0:00:00.0| 2101.9M|    AV_max|  reg2reg| CPU_wrapper/CPU/IF/PC/PC_out_reg[31]/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2101.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.004|   -0.004|  -0.004|   -0.004|    16.32%|   0:00:00.0| 2101.9M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI107            |
|   0.028|    0.028|   0.000|    0.000|    16.32%|   0:00:02.0| 2104.9M|    AV_max|  default| CPU_wrapper/L1CI/DA/i_data_array/DI124            |
|   0.057|    0.057|   0.000|    0.000|    16.32%|   0:00:01.0| 2112.9M|    AV_max|  default| DRAM_WEn[0]                                       |
|   0.057|    0.057|   0.000|    0.000|    16.32%|   0:00:00.0| 2112.9M|    AV_max|  default| DRAM_WEn[0]                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=2112.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=2112.9M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.057 TNS 0.000; reg2reg* WNS 0.067 TNS 0.000; HEPG WNS 0.067 TNS 0.000; all paths WNS 0.057 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 16.32
*** Starting refinePlace (0:27:24 mem=2112.9M) ***
Total net bbox length = 1.618e+06 (6.756e+05 9.421e+05) (ext = 2.143e+05)
Move report: Detail placement moves 7 insts, mean move: 2.58 um, max move: 5.04 um
	Max move on inst (CPU_wrapper/M0/FE_RC_19_0): (2057.16, 1638.00) --> (2057.16, 1643.04)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2118.7MB
Summary Report:
Instances move: 7 (out of 19761 movable)
Instances flipped: 0
Mean displacement: 2.58 um
Max displacement: 5.04 um (Instance: CPU_wrapper/M0/FE_RC_19_0) (2057.16, 1638) -> (2057.16, 1643.04)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
Total net bbox length = 1.618e+06 (6.756e+05 9.421e+05) (ext = 2.143e+05)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2118.7MB
*** Finished refinePlace (0:27:26 mem=2118.7M) ***
*** maximum move = 5.04 um ***
*** Finished re-routing un-routed nets (2118.7M) ***

*** Finish Physical Update (cpu=0:00:02.5 real=0:00:02.0 mem=2118.7M) ***
** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 16.32
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:10.9 real=0:00:11.0 mem=2118.7M) ***

*** SetupOpt [finish] : cpu/real = 0:00:30.3/0:00:30.0 (1.0), totSession cpu/real = 0:27:27.0/0:48:15.2 (0.6), mem = 2099.6M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:27.7/0:48:16.0 (0.6), mem = 2064.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.32
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    16.32%|        -|   0.000|   0.000|   0:00:00.0| 2064.7M|
|    16.32%|        0|   0.000|   0.000|   0:00:00.0| 2064.7M|
|    16.32%|        6|  -0.009|  -0.019|   0:00:01.0| 2105.9M|
|    16.31%|       55|  -0.007|  -0.014|   0:00:07.0| 2105.9M|
|    16.31%|        0|  -0.007|  -0.014|   0:00:00.0| 2105.9M|
|    16.31%|        0|  -0.007|  -0.014|   0:00:00.0| 2105.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.007  TNS Slack -0.014 Density 16.31
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:10.6) (real = 0:00:10.0) **
*** Starting refinePlace (0:27:39 mem=2105.9M) ***
Total net bbox length = 1.618e+06 (6.757e+05 9.422e+05) (ext = 2.143e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:02.0 MEM: 2105.9MB
Summary Report:
Instances move: 0 (out of 19755 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.618e+06 (6.757e+05 9.422e+05) (ext = 2.143e+05)
Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 2105.9MB
*** Finished refinePlace (0:27:40 mem=2105.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2105.9M) ***

*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2105.9M) ***
*** AreaOpt [finish] : cpu/real = 0:00:12.7/0:00:12.7 (1.0), totSession cpu/real = 0:27:40.5/0:48:28.7 (0.6), mem = 2105.9M
End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:12, mem=2045.79M, totSessionCpu=0:27:41).
Begin: GigaOpt postEco DRV Optimization
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:41.2/0:48:29.4 (0.6), mem = 2045.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    11|    17|    -0.19|    10|    10|    -0.03|     2|     2|     0|     0|    -0.01|    -0.01|       0|       0|       0|  16.31|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     2|     2|     0|     0|    -0.01|    -0.01|       6|       0|      13|  16.31| 0:00:00.0|  2112.1M|
|     0|     0|     0.00|     0|     0|     0.00|     2|     2|     0|     0|    -0.01|    -0.01|       0|       0|       0|  16.31| 0:00:00.0|  2112.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=2112.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 0:27:47.6/0:48:35.8 (0.6), mem = 2093.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.001 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.014 -> -0.014
Begin: GigaOpt TNS non-legal recovery
Info: 2 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:49.0/0:48:37.2 (0.6), mem = 2093.0M
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1537 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.014 Density 16.31
OptDebug: Start of Optimizer TNS Pass: default* WNS -0.007 TNS -0.014; reg2reg* WNS 0.002 TNS 0.000; HEPG WNS 0.002 TNS 0.000; all paths WNS -0.007 TNS -0.014
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+
|  -0.007|   -0.007|  -0.014|   -0.014|    16.31%|   0:00:00.0| 2112.1M|    AV_max|  default| DRAM_WEn[3]                                       |
|   0.000|    0.002|   0.000|    0.000|    16.31%|   0:00:01.0| 2112.1M|    AV_max|       NA| NA                                                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2112.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=2112.1M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS 0.002 TNS 0.000; reg2reg* WNS 0.002 TNS 0.000; HEPG WNS 0.002 TNS 0.000; all paths WNS 0.002 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 16.31
*** Starting refinePlace (0:28:04 mem=2112.1M) ***
Total net bbox length = 1.618e+06 (6.758e+05 9.422e+05) (ext = 2.140e+05)
Move report: Detail placement moves 3 insts, mean move: 1.45 um, max move: 1.86 um
	Max move on inst (FE_OFC707_DRAM_D_27): (1161.26, 1708.56) --> (1163.12, 1708.56)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2114.8MB
Summary Report:
Instances move: 3 (out of 19761 movable)
Instances flipped: 0
Mean displacement: 1.45 um
Max displacement: 1.86 um (Instance: FE_OFC707_DRAM_D_27) (1161.26, 1708.56) -> (1163.12, 1708.56)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
Total net bbox length = 1.618e+06 (6.758e+05 9.422e+05) (ext = 2.140e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2114.8MB
*** Finished refinePlace (0:28:06 mem=2114.8M) ***
*** maximum move = 1.86 um ***
*** Finished re-routing un-routed nets (2114.8M) ***

*** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2114.8M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 16.31
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.7 real=0:00:03.0 mem=2114.8M) ***

*** SetupOpt [finish] : cpu/real = 0:00:17.6/0:00:17.6 (1.0), totSession cpu/real = 0:28:06.6/0:48:54.8 (0.6), mem = 2095.8M
End: GigaOpt TNS non-legal recovery

Active setup views:
 AV_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=19767 and nets=22051 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2013.133M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2036.05 MB )
[NR-eGR] Read 213401 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2041.05 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 11196
[NR-eGR] #PG Blockages       : 213401
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=20514  numIgnoredNets=0
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 20514 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 20514 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.817666e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       310( 0.21%)         9( 0.01%)   ( 0.21%) 
[NR-eGR]  metal3  (3)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)        39( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              369( 0.03%)         9( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.48 sec, Real: 1.48 sec, Curr Mem: 2064.37 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2054.37)
Total number of fetched objects 21005
End delay calculation. (MEM=2077.14 CPU=0:00:08.0 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2077.14 CPU=0:00:09.8 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=0:28:25 mem=2077.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:25, real = 0:06:24, mem = 1594.1M, totSessionCpu=0:28:25 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 AV_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6203   |  5541   |  5263   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      2 (2)       |    -28     |      4 (4)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 16.311%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:28, real = 0:06:28, mem = 1595.8M, totSessionCpu=0:28:28 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:06:30, real = 0:06:29, mem = 1973.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
*** Message Summary: 2 warning(s), 0 error(s)


--------------------------------------------------------------------------------
Exiting Innovus on Fri Dec 23 01:05:07 2022
  Total CPU time:     0:28:55
  Total real time:    0:51:23
  Peak memory (main): 1864.13MB


*** Memory Usage v#1 (Current mem = 1984.012M, initial mem = 268.250M) ***
*** Message Summary: 2113 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=0:28:52, real=0:51:22, mem=1984.0M) ---
