

================================================================
== Vivado HLS Report for 'image_processor'
================================================================
* Date:           Sat Jul  4 10:35:23 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.81|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+---------+----------+
    |     Latency    |    Interval   | Pipeline |
    | min |    max   | min |   max   |   Type   |
    +-----+----------+-----+---------+----------+
    |  166|  10414457|   82|  2088722| dataflow |
    +-----+----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+-----+---------+-----+---------+---------+
        |                                           |                                |    Latency    |    Interval   | Pipeline|
        |                  Instance                 |             Module             | min |   max   | min |   max   |   Type  |
        +-------------------------------------------+--------------------------------+-----+---------+-----+---------+---------+
        |call_ret_init_fu_333                       |init                            |    0|        0|    0|        0|   none  |
        |call_ret1_init_1_fu_341                    |init_1                          |    0|        0|    0|        0|   none  |
        |call_ret2_init_2_fu_347                    |init_2                          |    0|        0|    0|        0|   none  |
        |call_ret3_init_3_fu_353                    |init_3                          |    0|        0|    0|        0|   none  |
        |grp_AXIvideo2Mat_32_1080_1920_32_s_fu_287  |AXIvideo2Mat_32_1080_1920_32_s  |    3|  2080084|    3|  2080084|   none  |
        |grp_CvtColor_0_32_32_1080_1920_s_fu_275    |CvtColor_0_32_32_1080_1920_s    |    1|  2082241|    1|  2082241|   none  |
        |grp_Sobel_fu_263                           |Sobel                           |   72|  2086562|   72|  2086562|   none  |
        |grp_Erode_32_32_1080_1920_s_fu_251         |Erode_32_32_1080_1920_s         |   81|  2088721|   81|  2088721|   none  |
        |grp_Mat2AXIvideo_32_1080_1920_32_s_fu_310  |Mat2AXIvideo_32_1080_1920_32_s  |    1|  2076841|    1|  2076841|   none  |
        +-------------------------------------------+--------------------------------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     10|
|FIFO             |        0|      -|     110|    480|
|Instance         |       18|      3|    6966|  12603|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      24|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       18|      3|    7100|  13093|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        6|      1|       6|     24|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+--------------------------------+---------+-------+------+------+
    |             Instance            |             Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+--------------------------------+---------+-------+------+------+
    |AXIvideo2Mat_32_1080_1920_32_U0  |AXIvideo2Mat_32_1080_1920_32_s  |        0|      0|   181|   222|
    |CvtColor_0_32_32_1080_1920_U0    |CvtColor_0_32_32_1080_1920_s    |        0|      3|   230|   172|
    |Erode_32_32_1080_1920_U0         |Erode_32_32_1080_1920_s         |        9|      0|  3251|  6096|
    |Mat2AXIvideo_32_1080_1920_32_U0  |Mat2AXIvideo_32_1080_1920_32_s  |        0|      0|    57|   111|
    |Sobel_U0                         |Sobel                           |        9|      0|  3119|  5874|
    |init_U0                          |init                            |        0|      0|    50|    50|
    |init_1_U0                        |init_1                          |        0|      0|    26|    26|
    |init_2_U0                        |init_2                          |        0|      0|    26|    26|
    |init_3_U0                        |init_3                          |        0|      0|    26|    26|
    +---------------------------------+--------------------------------+---------+-------+------+------+
    |Total                            |                                |       18|      3|  6966| 12603|
    +---------------------------------+--------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+------+-----+---------+
    |img_0_cols_V_U           |        0|  5|  24|     2|   12|       24|
    |img_0_cols_V_channel_U   |        0|  5|  24|     2|   12|       24|
    |img_0_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    |img_0_data_stream_1_V_U  |        0|  5|  20|     1|    8|        8|
    |img_0_data_stream_2_V_U  |        0|  5|  20|     1|    8|        8|
    |img_0_rows_V_U           |        0|  5|  24|     2|   12|       24|
    |img_0_rows_V_channel9_U  |        0|  5|  24|     2|   12|       24|
    |img_1_cols_V_U           |        0|  5|  24|     2|   12|       24|
    |img_1_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_1_V_U  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_2_V_U  |        0|  5|  20|     1|    8|        8|
    |img_1_rows_V_U           |        0|  5|  24|     2|   12|       24|
    |img_2_cols_V_U           |        0|  5|  24|     2|   12|       24|
    |img_2_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    |img_2_data_stream_1_V_U  |        0|  5|  20|     1|    8|        8|
    |img_2_data_stream_2_V_U  |        0|  5|  20|     1|    8|        8|
    |img_2_rows_V_U           |        0|  5|  24|     2|   12|       24|
    |img_3_cols_V_U           |        0|  5|  24|     2|   12|       24|
    |img_3_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    |img_3_data_stream_1_V_U  |        0|  5|  20|     1|    8|        8|
    |img_3_data_stream_2_V_U  |        0|  5|  20|     1|    8|        8|
    |img_3_rows_V_U           |        0|  5|  24|     2|   12|       24|
    +-------------------------+---------+---+----+------+-----+---------+
    |Total                    |        0|110| 480|    32|  216|      336|
    +-------------------------+---------+---+----+------+-----+---------+

    * Shift register: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_32_1080_1920_32_U0_ap_start  |    and   |      0|  0|   2|           1|           1|
    |CvtColor_0_32_32_1080_1920_U0_ap_start    |    and   |      0|  0|   2|           1|           1|
    |Erode_32_32_1080_1920_U0_ap_start         |    and   |      0|  0|   2|           1|           1|
    |Mat2AXIvideo_32_1080_1920_32_U0_ap_start  |    and   |      0|  0|   2|           1|           1|
    |Sobel_U0_ap_start                         |    and   |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  10|           5|           5|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------------------+---+-----+-----------+
    |                          Name                         | FF| Bits| Const Bits|
    +-------------------------------------------------------+---+-----+-----------+
    |ap_reg_procdone_AXIvideo2Mat_32_1080_1920_32_U0        |  1|    1|          0|
    |ap_reg_procdone_CvtColor_0_32_32_1080_1920_U0          |  1|    1|          0|
    |ap_reg_procdone_Erode_32_32_1080_1920_U0               |  1|    1|          0|
    |ap_reg_procdone_Mat2AXIvideo_32_1080_1920_32_U0        |  1|    1|          0|
    |ap_reg_procdone_Sobel_U0                               |  1|    1|          0|
    |ap_reg_procdone_init_1_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_2_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_3_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_U0                                |  1|    1|          0|
    |ap_reg_ready_AXIvideo2Mat_32_1080_1920_32_U0_ap_ready  |  1|    1|          0|
    |ap_reg_ready_img_0_cols_V_channel_full_n               |  1|    1|          0|
    |ap_reg_ready_img_0_cols_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_0_rows_V_channel9_full_n              |  1|    1|          0|
    |ap_reg_ready_img_0_rows_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_1_cols_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_1_rows_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_2_cols_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_2_rows_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_3_cols_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_3_rows_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_init_1_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_2_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_3_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_U0_ap_ready                          |  1|    1|          0|
    +-------------------------------------------------------+---+-----+-----------+
    |Total                                                  | 24|   24|          0|
    +-------------------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|input_V_data_V_dout     |  in |   32|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_data_V_empty_n  |  in |    1|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_data_V_read     | out |    1|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_keep_V_dout     |  in |    4|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_keep_V_empty_n  |  in |    1|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_keep_V_read     | out |    1|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_strb_V_dout     |  in |    4|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_strb_V_empty_n  |  in |    1|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_strb_V_read     | out |    1|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_user_V_dout     |  in |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_user_V_empty_n  |  in |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_user_V_read     | out |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_last_V_dout     |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_empty_n  |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_read     | out |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_id_V_dout       |  in |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_id_V_empty_n    |  in |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_id_V_read       | out |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_dest_V_dout     |  in |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|input_V_dest_V_empty_n  |  in |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|input_V_dest_V_read     | out |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|output_V_data_V_din     | out |   32|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_data_V_full_n  |  in |    1|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_data_V_write   | out |    1|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_keep_V_din     | out |    4|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_keep_V_full_n  |  in |    1|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_keep_V_write   | out |    1|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_strb_V_din     | out |    4|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_strb_V_full_n  |  in |    1|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_strb_V_write   | out |    1|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_user_V_din     | out |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_user_V_full_n  |  in |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_user_V_write   | out |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_last_V_din     | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_full_n  |  in |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_write   | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_id_V_din       | out |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_id_V_full_n    |  in |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_id_V_write     | out |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_dest_V_din     | out |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|output_V_dest_V_full_n  |  in |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|output_V_dest_V_write   | out |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|rows                    |  in |   32|  ap_stable |       rows      |    scalar    |
|cols                    |  in |   32|  ap_stable |       cols      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | image_processor | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | image_processor | return value |
|ap_done                 | out |    1| ap_ctrl_hs | image_processor | return value |
|ap_start                |  in |    1| ap_ctrl_hs | image_processor | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | image_processor | return value |
|ap_ready                | out |    1| ap_ctrl_hs | image_processor | return value |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: cols_read [1/1] 0.00ns
:32  %cols_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols)

ST_1: rows_read [1/1] 0.00ns
:33  %rows_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows)

ST_1: img_0_data_stream_0_V [1/1] 0.00ns
:34  %img_0_data_stream_0_V = alloca i8, align 1

ST_1: img_0_data_stream_1_V [1/1] 0.00ns
:37  %img_0_data_stream_1_V = alloca i8, align 1

ST_1: img_0_data_stream_2_V [1/1] 0.00ns
:40  %img_0_data_stream_2_V = alloca i8, align 1

ST_1: img_1_data_stream_0_V [1/1] 0.00ns
:43  %img_1_data_stream_0_V = alloca i8, align 1

ST_1: img_1_data_stream_1_V [1/1] 0.00ns
:46  %img_1_data_stream_1_V = alloca i8, align 1

ST_1: img_1_data_stream_2_V [1/1] 0.00ns
:49  %img_1_data_stream_2_V = alloca i8, align 1

ST_1: img_2_data_stream_0_V [1/1] 0.00ns
:52  %img_2_data_stream_0_V = alloca i8, align 1

ST_1: img_2_data_stream_1_V [1/1] 0.00ns
:55  %img_2_data_stream_1_V = alloca i8, align 1

ST_1: img_2_data_stream_2_V [1/1] 0.00ns
:58  %img_2_data_stream_2_V = alloca i8, align 1

ST_1: img_3_data_stream_0_V [1/1] 0.00ns
:61  %img_3_data_stream_0_V = alloca i8, align 1

ST_1: img_3_data_stream_1_V [1/1] 0.00ns
:64  %img_3_data_stream_1_V = alloca i8, align 1

ST_1: img_3_data_stream_2_V [1/1] 0.00ns
:67  %img_3_data_stream_2_V = alloca i8, align 1

ST_1: call_ret [1/1] 0.00ns
:77  %call_ret = call fastcc { i12, i12, i12, i12 } @init(i32 %rows_read, i32 %cols_read)

ST_1: img_0_rows_V [1/1] 0.00ns
:78  %img_0_rows_V = extractvalue { i12, i12, i12, i12 } %call_ret, 0

ST_1: img_0_rows_V_channel9 [1/1] 0.00ns
:79  %img_0_rows_V_channel9 = extractvalue { i12, i12, i12, i12 } %call_ret, 1

ST_1: img_0_cols_V [1/1] 0.00ns
:80  %img_0_cols_V = extractvalue { i12, i12, i12, i12 } %call_ret, 2

ST_1: img_0_cols_V_channel [1/1] 0.00ns
:81  %img_0_cols_V_channel = extractvalue { i12, i12, i12, i12 } %call_ret, 3

ST_1: stg_30 [2/2] 0.00ns
:91  call fastcc void @"AXIvideo2Mat<32,1080,1920,32>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %img_0_rows_V, i12 %img_0_cols_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 2>: 0.00ns
ST_2: stg_31 [1/2] 0.00ns
:91  call fastcc void @"AXIvideo2Mat<32,1080,1920,32>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %img_0_rows_V, i12 %img_0_cols_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 3>: 0.00ns
ST_3: stg_32 [2/2] 0.00ns
:92  call fastcc void @"CvtColor<0,32,32,1080,1920>"(i12 %img_0_rows_V_channel9, i12 %img_0_cols_V_channel, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 4>: 0.00ns
ST_4: stg_33 [1/2] 0.00ns
:92  call fastcc void @"CvtColor<0,32,32,1080,1920>"(i12 %img_0_rows_V_channel9, i12 %img_0_cols_V_channel, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 5>: 0.00ns
ST_5: call_ret1 [1/1] 0.00ns
:82  %call_ret1 = call fastcc { i12, i12 } @init.1(i32 %rows_read, i32 %cols_read)

ST_5: img_1_rows_V [1/1] 0.00ns
:83  %img_1_rows_V = extractvalue { i12, i12 } %call_ret1, 0

ST_5: img_1_cols_V [1/1] 0.00ns
:84  %img_1_cols_V = extractvalue { i12, i12 } %call_ret1, 1

ST_5: call_ret2 [1/1] 0.00ns
:85  %call_ret2 = call fastcc { i12, i12 } @init.2(i32 %rows_read, i32 %cols_read)

ST_5: img_2_rows_V [1/1] 0.00ns
:86  %img_2_rows_V = extractvalue { i12, i12 } %call_ret2, 0

ST_5: img_2_cols_V [1/1] 0.00ns
:87  %img_2_cols_V = extractvalue { i12, i12 } %call_ret2, 1

ST_5: call_ret3 [1/1] 0.00ns
:88  %call_ret3 = call fastcc { i12, i12 } @init.3(i32 %rows_read, i32 %cols_read)

ST_5: img_3_rows_V [1/1] 0.00ns
:89  %img_3_rows_V = extractvalue { i12, i12 } %call_ret3, 0

ST_5: img_3_cols_V [1/1] 0.00ns
:90  %img_3_cols_V = extractvalue { i12, i12 } %call_ret3, 1

ST_5: stg_43 [2/2] 0.00ns
:93  call fastcc void @Sobel(i12 %img_1_rows_V, i12 %img_1_cols_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V)


 <State 6>: 0.00ns
ST_6: stg_44 [1/2] 0.00ns
:93  call fastcc void @Sobel(i12 %img_1_rows_V, i12 %img_1_cols_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V)


 <State 7>: 1.84ns
ST_7: stg_45 [2/2] 1.84ns
:94  call fastcc void @"Erode<32,32,1080,1920>"(i12 %img_2_rows_V, i12 %img_2_cols_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_2_V)


 <State 8>: 0.00ns
ST_8: stg_46 [1/2] 0.00ns
:94  call fastcc void @"Erode<32,32,1080,1920>"(i12 %img_2_rows_V, i12 %img_2_cols_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_2_V)


 <State 9>: 1.84ns
ST_9: stg_47 [2/2] 1.84ns
:95  call fastcc void @"Mat2AXIvideo<32,1080,1920,32>"(i12 %img_3_rows_V, i12 %img_3_cols_V, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)


 <State 10>: 0.00ns
ST_10: stg_48 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1808) nounwind

ST_10: stg_49 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_V_data_V), !map !7

ST_10: stg_50 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_V_keep_V), !map !11

ST_10: stg_51 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_V_strb_V), !map !15

ST_10: stg_52 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_user_V), !map !19

ST_10: stg_53 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_last_V), !map !23

ST_10: stg_54 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_id_V), !map !27

ST_10: stg_55 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_dest_V), !map !31

ST_10: stg_56 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_data_V), !map !35

ST_10: stg_57 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_V_keep_V), !map !39

ST_10: stg_58 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_V_strb_V), !map !43

ST_10: stg_59 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_user_V), !map !47

ST_10: stg_60 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_last_V), !map !51

ST_10: stg_61 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_id_V), !map !55

ST_10: stg_62 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_dest_V), !map !59

ST_10: stg_63 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !63

ST_10: stg_64 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !69

ST_10: empty [1/1] 0.00ns
:17  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_dest_V, [8 x i8]* @str70, i32 0, i32 0, i32 0, [8 x i8]* @str70)

ST_10: empty_38 [1/1] 0.00ns
:18  %empty_38 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_id_V, [8 x i8]* @str69, i32 0, i32 0, i32 0, [8 x i8]* @str69)

ST_10: empty_39 [1/1] 0.00ns
:19  %empty_39 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_last_V, [8 x i8]* @str68, i32 0, i32 0, i32 0, [8 x i8]* @str68)

ST_10: empty_40 [1/1] 0.00ns
:20  %empty_40 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_user_V, [8 x i8]* @str67, i32 0, i32 0, i32 0, [8 x i8]* @str67)

ST_10: empty_41 [1/1] 0.00ns
:21  %empty_41 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_strb_V, [8 x i8]* @str66, i32 0, i32 0, i32 0, [8 x i8]* @str66)

ST_10: empty_42 [1/1] 0.00ns
:22  %empty_42 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_keep_V, [8 x i8]* @str65, i32 0, i32 0, i32 0, [8 x i8]* @str65)

ST_10: empty_43 [1/1] 0.00ns
:23  %empty_43 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %output_V_data_V, [8 x i8]* @str64, i32 0, i32 0, i32 0, [8 x i8]* @str64)

ST_10: empty_44 [1/1] 0.00ns
:24  %empty_44 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_dest_V, [8 x i8]* @str63, i32 0, i32 0, i32 0, [8 x i8]* @str63)

ST_10: empty_45 [1/1] 0.00ns
:25  %empty_45 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_id_V, [8 x i8]* @str62, i32 0, i32 0, i32 0, [8 x i8]* @str62)

ST_10: empty_46 [1/1] 0.00ns
:26  %empty_46 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_last_V, [8 x i8]* @str61, i32 0, i32 0, i32 0, [8 x i8]* @str61)

ST_10: empty_47 [1/1] 0.00ns
:27  %empty_47 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_user_V, [8 x i8]* @str60, i32 0, i32 0, i32 0, [8 x i8]* @str60)

ST_10: empty_48 [1/1] 0.00ns
:28  %empty_48 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_strb_V, [8 x i8]* @str59, i32 0, i32 0, i32 0, [8 x i8]* @str59)

ST_10: empty_49 [1/1] 0.00ns
:29  %empty_49 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_keep_V, [8 x i8]* @str58, i32 0, i32 0, i32 0, [8 x i8]* @str58)

ST_10: empty_50 [1/1] 0.00ns
:30  %empty_50 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %input_V_data_V, [8 x i8]* @str57, i32 0, i32 0, i32 0, [8 x i8]* @str57)

ST_10: stg_79 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @str) nounwind

ST_10: empty_51 [1/1] 0.00ns
:35  %empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str117, i32 1, [1 x i8]* @str118, [1 x i8]* @str118, i32 1, i32 1, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_0_V)

ST_10: empty_52 [1/1] 0.00ns
:36  %empty_52 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_0_V, [8 x i8]* @str119, i32 0, i32 0, i32 0, [8 x i8]* @str119)

ST_10: empty_53 [1/1] 0.00ns
:38  %empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str120, i32 1, [1 x i8]* @str121, [1 x i8]* @str121, i32 1, i32 1, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_1_V)

ST_10: empty_54 [1/1] 0.00ns
:39  %empty_54 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_1_V, [8 x i8]* @str122, i32 0, i32 0, i32 0, [8 x i8]* @str122)

ST_10: empty_55 [1/1] 0.00ns
:41  %empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str123, i32 1, [1 x i8]* @str124, [1 x i8]* @str124, i32 1, i32 1, i8* %img_0_data_stream_2_V, i8* %img_0_data_stream_2_V)

ST_10: empty_56 [1/1] 0.00ns
:42  %empty_56 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_2_V, [8 x i8]* @str125, i32 0, i32 0, i32 0, [8 x i8]* @str125)

ST_10: empty_57 [1/1] 0.00ns
:44  %empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str126, i32 1, [1 x i8]* @str127, [1 x i8]* @str127, i32 1, i32 1, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_0_V)

ST_10: empty_58 [1/1] 0.00ns
:45  %empty_58 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_0_V, [8 x i8]* @str128, i32 0, i32 0, i32 0, [8 x i8]* @str128)

ST_10: empty_59 [1/1] 0.00ns
:47  %empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str129, i32 1, [1 x i8]* @str130, [1 x i8]* @str130, i32 1, i32 1, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_1_V)

ST_10: empty_60 [1/1] 0.00ns
:48  %empty_60 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_1_V, [8 x i8]* @str131, i32 0, i32 0, i32 0, [8 x i8]* @str131)

ST_10: empty_61 [1/1] 0.00ns
:50  %empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str132, i32 1, [1 x i8]* @str133, [1 x i8]* @str133, i32 1, i32 1, i8* %img_1_data_stream_2_V, i8* %img_1_data_stream_2_V)

ST_10: empty_62 [1/1] 0.00ns
:51  %empty_62 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_2_V, [8 x i8]* @str134, i32 0, i32 0, i32 0, [8 x i8]* @str134)

ST_10: empty_63 [1/1] 0.00ns
:53  %empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str135, i32 1, [1 x i8]* @str136, [1 x i8]* @str136, i32 1, i32 1, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_0_V)

ST_10: empty_64 [1/1] 0.00ns
:54  %empty_64 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_2_data_stream_0_V, [8 x i8]* @str137, i32 0, i32 0, i32 0, [8 x i8]* @str137)

ST_10: empty_65 [1/1] 0.00ns
:56  %empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str138, i32 1, [1 x i8]* @str139, [1 x i8]* @str139, i32 1, i32 1, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_1_V)

ST_10: empty_66 [1/1] 0.00ns
:57  %empty_66 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_2_data_stream_1_V, [8 x i8]* @str140, i32 0, i32 0, i32 0, [8 x i8]* @str140)

ST_10: empty_67 [1/1] 0.00ns
:59  %empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str141, i32 1, [1 x i8]* @str142, [1 x i8]* @str142, i32 1, i32 1, i8* %img_2_data_stream_2_V, i8* %img_2_data_stream_2_V)

ST_10: empty_68 [1/1] 0.00ns
:60  %empty_68 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_2_data_stream_2_V, [8 x i8]* @str143, i32 0, i32 0, i32 0, [8 x i8]* @str143)

ST_10: empty_69 [1/1] 0.00ns
:62  %empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str144, i32 1, [1 x i8]* @str145, [1 x i8]* @str145, i32 1, i32 1, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_0_V)

ST_10: empty_70 [1/1] 0.00ns
:63  %empty_70 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_3_data_stream_0_V, [8 x i8]* @str146, i32 0, i32 0, i32 0, [8 x i8]* @str146)

ST_10: empty_71 [1/1] 0.00ns
:65  %empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str147, i32 1, [1 x i8]* @str148, [1 x i8]* @str148, i32 1, i32 1, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_1_V)

ST_10: empty_72 [1/1] 0.00ns
:66  %empty_72 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_3_data_stream_1_V, [8 x i8]* @str149, i32 0, i32 0, i32 0, [8 x i8]* @str149)

ST_10: empty_73 [1/1] 0.00ns
:68  %empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str150, i32 1, [1 x i8]* @str151, [1 x i8]* @str151, i32 1, i32 1, i8* %img_3_data_stream_2_V, i8* %img_3_data_stream_2_V)

ST_10: empty_74 [1/1] 0.00ns
:69  %empty_74 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_3_data_stream_2_V, [8 x i8]* @str152, i32 0, i32 0, i32 0, [8 x i8]* @str152)

ST_10: stg_104 [1/1] 0.00ns
:70  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, [1 x i8]* @p_str1808, [5 x i8]* @p_str1810, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [25 x i8]* @p_str1811)

ST_10: stg_105 [1/1] 0.00ns
:71  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V, [1 x i8]* @p_str1808, [5 x i8]* @p_str1810, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [26 x i8]* @p_str1812)

ST_10: stg_106 [1/1] 0.00ns
:72  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str1808, [10 x i8]* @p_str1813, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [24 x i8]* @p_str1814)

ST_10: stg_107 [1/1] 0.00ns
:73  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str1808, [10 x i8]* @p_str1813, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [24 x i8]* @p_str1814)

ST_10: stg_108 [1/1] 0.00ns
:74  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1808, [10 x i8]* @p_str1813, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [24 x i8]* @p_str1814)

ST_10: stg_109 [1/1] 0.00ns
:75  call void (...)* @_ssdm_op_SpecWire(i32 %rows, [10 x i8]* @p_str1815, i32 0, i32 0, i32 0, [1 x i8]* @p_str1808) nounwind

ST_10: stg_110 [1/1] 0.00ns
:76  call void (...)* @_ssdm_op_SpecWire(i32 %cols, [10 x i8]* @p_str1815, i32 0, i32 0, i32 0, [1 x i8]* @p_str1808) nounwind

ST_10: stg_111 [1/2] 0.00ns
:95  call fastcc void @"Mat2AXIvideo<32,1080,1920,32>"(i12 %img_3_rows_V, i12 %img_3_cols_V, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)

ST_10: stg_112 [1/1] 0.00ns
:96  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x9c86560; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x5551580; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x9730770; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xb2c3af0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xb28a980; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xac43670; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x91669a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x68ac720; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xbde4750; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x90d3800; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xb263980; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x8f9fd60; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x74f3480; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xb6a98f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xbc8a160; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xdc811f0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read             (read                ) [ 00111100000]
rows_read             (read                ) [ 00111100000]
img_0_data_stream_0_V (alloca              ) [ 01111111111]
img_0_data_stream_1_V (alloca              ) [ 01111111111]
img_0_data_stream_2_V (alloca              ) [ 01111111111]
img_1_data_stream_0_V (alloca              ) [ 00111111111]
img_1_data_stream_1_V (alloca              ) [ 00111111111]
img_1_data_stream_2_V (alloca              ) [ 00111111111]
img_2_data_stream_0_V (alloca              ) [ 00111111111]
img_2_data_stream_1_V (alloca              ) [ 00111111111]
img_2_data_stream_2_V (alloca              ) [ 00111111111]
img_3_data_stream_0_V (alloca              ) [ 00111111111]
img_3_data_stream_1_V (alloca              ) [ 00111111111]
img_3_data_stream_2_V (alloca              ) [ 00111111111]
call_ret              (call                ) [ 00000000000]
img_0_rows_V          (extractvalue        ) [ 00100000000]
img_0_rows_V_channel9 (extractvalue        ) [ 00111000000]
img_0_cols_V          (extractvalue        ) [ 00100000000]
img_0_cols_V_channel  (extractvalue        ) [ 00111000000]
stg_31                (call                ) [ 00000000000]
stg_33                (call                ) [ 00000000000]
call_ret1             (call                ) [ 00000000000]
img_1_rows_V          (extractvalue        ) [ 00000010000]
img_1_cols_V          (extractvalue        ) [ 00000010000]
call_ret2             (call                ) [ 00000000000]
img_2_rows_V          (extractvalue        ) [ 00000011100]
img_2_cols_V          (extractvalue        ) [ 00000011100]
call_ret3             (call                ) [ 00000000000]
img_3_rows_V          (extractvalue        ) [ 00000011111]
img_3_cols_V          (extractvalue        ) [ 00000011111]
stg_44                (call                ) [ 00000000000]
stg_46                (call                ) [ 00000000000]
stg_48                (specdataflowpipeline) [ 00000000000]
stg_49                (specbitsmap         ) [ 00000000000]
stg_50                (specbitsmap         ) [ 00000000000]
stg_51                (specbitsmap         ) [ 00000000000]
stg_52                (specbitsmap         ) [ 00000000000]
stg_53                (specbitsmap         ) [ 00000000000]
stg_54                (specbitsmap         ) [ 00000000000]
stg_55                (specbitsmap         ) [ 00000000000]
stg_56                (specbitsmap         ) [ 00000000000]
stg_57                (specbitsmap         ) [ 00000000000]
stg_58                (specbitsmap         ) [ 00000000000]
stg_59                (specbitsmap         ) [ 00000000000]
stg_60                (specbitsmap         ) [ 00000000000]
stg_61                (specbitsmap         ) [ 00000000000]
stg_62                (specbitsmap         ) [ 00000000000]
stg_63                (specbitsmap         ) [ 00000000000]
stg_64                (specbitsmap         ) [ 00000000000]
empty                 (specfifo            ) [ 00000000000]
empty_38              (specfifo            ) [ 00000000000]
empty_39              (specfifo            ) [ 00000000000]
empty_40              (specfifo            ) [ 00000000000]
empty_41              (specfifo            ) [ 00000000000]
empty_42              (specfifo            ) [ 00000000000]
empty_43              (specfifo            ) [ 00000000000]
empty_44              (specfifo            ) [ 00000000000]
empty_45              (specfifo            ) [ 00000000000]
empty_46              (specfifo            ) [ 00000000000]
empty_47              (specfifo            ) [ 00000000000]
empty_48              (specfifo            ) [ 00000000000]
empty_49              (specfifo            ) [ 00000000000]
empty_50              (specfifo            ) [ 00000000000]
stg_79                (spectopmodule       ) [ 00000000000]
empty_51              (specchannel         ) [ 00000000000]
empty_52              (specfifo            ) [ 00000000000]
empty_53              (specchannel         ) [ 00000000000]
empty_54              (specfifo            ) [ 00000000000]
empty_55              (specchannel         ) [ 00000000000]
empty_56              (specfifo            ) [ 00000000000]
empty_57              (specchannel         ) [ 00000000000]
empty_58              (specfifo            ) [ 00000000000]
empty_59              (specchannel         ) [ 00000000000]
empty_60              (specfifo            ) [ 00000000000]
empty_61              (specchannel         ) [ 00000000000]
empty_62              (specfifo            ) [ 00000000000]
empty_63              (specchannel         ) [ 00000000000]
empty_64              (specfifo            ) [ 00000000000]
empty_65              (specchannel         ) [ 00000000000]
empty_66              (specfifo            ) [ 00000000000]
empty_67              (specchannel         ) [ 00000000000]
empty_68              (specfifo            ) [ 00000000000]
empty_69              (specchannel         ) [ 00000000000]
empty_70              (specfifo            ) [ 00000000000]
empty_71              (specchannel         ) [ 00000000000]
empty_72              (specfifo            ) [ 00000000000]
empty_73              (specchannel         ) [ 00000000000]
empty_74              (specfifo            ) [ 00000000000]
stg_104               (specifcore          ) [ 00000000000]
stg_105               (specifcore          ) [ 00000000000]
stg_106               (specifcore          ) [ 00000000000]
stg_107               (specifcore          ) [ 00000000000]
stg_108               (specifcore          ) [ 00000000000]
stg_109               (specwire            ) [ 00000000000]
stg_110               (specwire            ) [ 00000000000]
stg_111               (call                ) [ 00000000000]
stg_112               (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat<32,1080,1920,32>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CvtColor<0,32,32,1080,1920>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sobel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Erode<32,32,1080,1920>"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo<32,1080,1920,32>"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str70"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str69"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str68"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str67"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str66"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str65"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str63"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str62"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str61"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str60"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str59"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str58"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str57"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str117"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str118"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str119"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str120"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str121"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str122"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str123"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str124"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str125"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str126"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str127"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str128"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str129"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str130"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str131"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str132"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str133"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str134"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str135"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str136"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str137"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str138"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str139"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str140"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str141"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str142"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str143"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str144"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str145"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str146"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str147"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str148"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str149"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str150"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str151"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str152"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1814"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1815"/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="img_0_data_stream_0_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="img_0_data_stream_1_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="img_0_data_stream_2_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="img_1_data_stream_0_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="img_1_data_stream_1_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="img_1_data_stream_2_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="img_2_data_stream_0_V_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="img_2_data_stream_1_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="img_2_data_stream_2_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="img_3_data_stream_0_V_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_3_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="img_3_data_stream_1_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_3_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="img_3_data_stream_2_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_3_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="cols_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="rows_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_Erode_32_32_1080_1920_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="12" slack="2"/>
<pin id="254" dir="0" index="2" bw="12" slack="2"/>
<pin id="255" dir="0" index="3" bw="8" slack="6"/>
<pin id="256" dir="0" index="4" bw="8" slack="6"/>
<pin id="257" dir="0" index="5" bw="8" slack="6"/>
<pin id="258" dir="0" index="6" bw="8" slack="6"/>
<pin id="259" dir="0" index="7" bw="8" slack="6"/>
<pin id="260" dir="0" index="8" bw="8" slack="6"/>
<pin id="261" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_45/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_Sobel_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="12" slack="0"/>
<pin id="266" dir="0" index="2" bw="12" slack="0"/>
<pin id="267" dir="0" index="3" bw="8" slack="4"/>
<pin id="268" dir="0" index="4" bw="8" slack="4"/>
<pin id="269" dir="0" index="5" bw="8" slack="4"/>
<pin id="270" dir="0" index="6" bw="8" slack="4"/>
<pin id="271" dir="0" index="7" bw="8" slack="4"/>
<pin id="272" dir="0" index="8" bw="8" slack="4"/>
<pin id="273" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_43/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_CvtColor_0_32_32_1080_1920_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="12" slack="2"/>
<pin id="278" dir="0" index="2" bw="12" slack="2"/>
<pin id="279" dir="0" index="3" bw="8" slack="2"/>
<pin id="280" dir="0" index="4" bw="8" slack="2"/>
<pin id="281" dir="0" index="5" bw="8" slack="2"/>
<pin id="282" dir="0" index="6" bw="8" slack="2"/>
<pin id="283" dir="0" index="7" bw="8" slack="2"/>
<pin id="284" dir="0" index="8" bw="8" slack="2"/>
<pin id="285" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_32/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_AXIvideo2Mat_32_1080_1920_32_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="4" slack="0"/>
<pin id="291" dir="0" index="3" bw="4" slack="0"/>
<pin id="292" dir="0" index="4" bw="1" slack="0"/>
<pin id="293" dir="0" index="5" bw="1" slack="0"/>
<pin id="294" dir="0" index="6" bw="1" slack="0"/>
<pin id="295" dir="0" index="7" bw="1" slack="0"/>
<pin id="296" dir="0" index="8" bw="12" slack="0"/>
<pin id="297" dir="0" index="9" bw="12" slack="0"/>
<pin id="298" dir="0" index="10" bw="8" slack="0"/>
<pin id="299" dir="0" index="11" bw="8" slack="0"/>
<pin id="300" dir="0" index="12" bw="8" slack="0"/>
<pin id="301" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_30/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_Mat2AXIvideo_32_1080_1920_32_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="12" slack="4"/>
<pin id="313" dir="0" index="2" bw="12" slack="4"/>
<pin id="314" dir="0" index="3" bw="8" slack="8"/>
<pin id="315" dir="0" index="4" bw="8" slack="8"/>
<pin id="316" dir="0" index="5" bw="8" slack="8"/>
<pin id="317" dir="0" index="6" bw="32" slack="0"/>
<pin id="318" dir="0" index="7" bw="4" slack="0"/>
<pin id="319" dir="0" index="8" bw="4" slack="0"/>
<pin id="320" dir="0" index="9" bw="1" slack="0"/>
<pin id="321" dir="0" index="10" bw="1" slack="0"/>
<pin id="322" dir="0" index="11" bw="1" slack="0"/>
<pin id="323" dir="0" index="12" bw="1" slack="0"/>
<pin id="324" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_47/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="call_ret_init_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="48" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="call_ret1_init_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="24" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="4"/>
<pin id="344" dir="0" index="2" bw="32" slack="4"/>
<pin id="345" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="call_ret2_init_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="24" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="4"/>
<pin id="350" dir="0" index="2" bw="32" slack="4"/>
<pin id="351" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="call_ret3_init_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="24" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="4"/>
<pin id="356" dir="0" index="2" bw="32" slack="4"/>
<pin id="357" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="img_0_rows_V_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="48" slack="0"/>
<pin id="361" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_rows_V/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="img_0_rows_V_channel9_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="48" slack="0"/>
<pin id="366" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_rows_V_channel9/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="img_0_cols_V_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="48" slack="0"/>
<pin id="370" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_cols_V/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="img_0_cols_V_channel_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="48" slack="0"/>
<pin id="375" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_0_cols_V_channel/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="img_1_rows_V_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="24" slack="0"/>
<pin id="379" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_1_rows_V/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="img_1_cols_V_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="24" slack="0"/>
<pin id="384" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_1_cols_V/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="img_2_rows_V_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="24" slack="0"/>
<pin id="389" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_2_rows_V/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="img_2_cols_V_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="24" slack="0"/>
<pin id="393" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_2_cols_V/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="img_3_rows_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="24" slack="0"/>
<pin id="397" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_3_rows_V/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="img_3_cols_V_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="24" slack="0"/>
<pin id="401" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="img_3_cols_V/5 "/>
</bind>
</comp>

<comp id="403" class="1005" name="cols_read_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="4"/>
<pin id="405" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="410" class="1005" name="rows_read_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="4"/>
<pin id="412" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="417" class="1005" name="img_0_data_stream_0_V_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_0_V "/>
</bind>
</comp>

<comp id="423" class="1005" name="img_0_data_stream_1_V_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_1_V "/>
</bind>
</comp>

<comp id="429" class="1005" name="img_0_data_stream_2_V_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_2_V "/>
</bind>
</comp>

<comp id="435" class="1005" name="img_1_data_stream_0_V_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="2"/>
<pin id="437" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_1_data_stream_0_V "/>
</bind>
</comp>

<comp id="441" class="1005" name="img_1_data_stream_1_V_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="2"/>
<pin id="443" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_1_data_stream_1_V "/>
</bind>
</comp>

<comp id="447" class="1005" name="img_1_data_stream_2_V_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="2"/>
<pin id="449" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_1_data_stream_2_V "/>
</bind>
</comp>

<comp id="453" class="1005" name="img_2_data_stream_0_V_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="4"/>
<pin id="455" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="img_2_data_stream_0_V "/>
</bind>
</comp>

<comp id="459" class="1005" name="img_2_data_stream_1_V_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="4"/>
<pin id="461" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="img_2_data_stream_1_V "/>
</bind>
</comp>

<comp id="465" class="1005" name="img_2_data_stream_2_V_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="4"/>
<pin id="467" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="img_2_data_stream_2_V "/>
</bind>
</comp>

<comp id="471" class="1005" name="img_3_data_stream_0_V_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="6"/>
<pin id="473" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="img_3_data_stream_0_V "/>
</bind>
</comp>

<comp id="477" class="1005" name="img_3_data_stream_1_V_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="6"/>
<pin id="479" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="img_3_data_stream_1_V "/>
</bind>
</comp>

<comp id="483" class="1005" name="img_3_data_stream_2_V_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="6"/>
<pin id="485" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="img_3_data_stream_2_V "/>
</bind>
</comp>

<comp id="489" class="1005" name="img_0_rows_V_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="1"/>
<pin id="491" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_rows_V "/>
</bind>
</comp>

<comp id="494" class="1005" name="img_0_rows_V_channel9_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="2"/>
<pin id="496" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_0_rows_V_channel9 "/>
</bind>
</comp>

<comp id="499" class="1005" name="img_0_cols_V_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="12" slack="1"/>
<pin id="501" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_cols_V "/>
</bind>
</comp>

<comp id="504" class="1005" name="img_0_cols_V_channel_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="12" slack="2"/>
<pin id="506" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_0_cols_V_channel "/>
</bind>
</comp>

<comp id="509" class="1005" name="img_1_rows_V_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="12" slack="1"/>
<pin id="511" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_1_rows_V "/>
</bind>
</comp>

<comp id="514" class="1005" name="img_1_cols_V_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="12" slack="1"/>
<pin id="516" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_1_cols_V "/>
</bind>
</comp>

<comp id="519" class="1005" name="img_2_rows_V_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="2"/>
<pin id="521" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_2_rows_V "/>
</bind>
</comp>

<comp id="524" class="1005" name="img_2_cols_V_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="12" slack="2"/>
<pin id="526" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_2_cols_V "/>
</bind>
</comp>

<comp id="529" class="1005" name="img_3_rows_V_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="12" slack="4"/>
<pin id="531" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="img_3_rows_V "/>
</bind>
</comp>

<comp id="534" class="1005" name="img_3_cols_V_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="4"/>
<pin id="536" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="img_3_cols_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="193"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="262"><net_src comp="50" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="303"><net_src comp="0" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="304"><net_src comp="2" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="305"><net_src comp="4" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="306"><net_src comp="6" pin="0"/><net_sink comp="287" pin=4"/></net>

<net id="307"><net_src comp="8" pin="0"/><net_sink comp="287" pin=5"/></net>

<net id="308"><net_src comp="10" pin="0"/><net_sink comp="287" pin=6"/></net>

<net id="309"><net_src comp="12" pin="0"/><net_sink comp="287" pin=7"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="310" pin=6"/></net>

<net id="327"><net_src comp="16" pin="0"/><net_sink comp="310" pin=7"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="310" pin=8"/></net>

<net id="329"><net_src comp="20" pin="0"/><net_sink comp="310" pin=9"/></net>

<net id="330"><net_src comp="22" pin="0"/><net_sink comp="310" pin=10"/></net>

<net id="331"><net_src comp="24" pin="0"/><net_sink comp="310" pin=11"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="310" pin=12"/></net>

<net id="338"><net_src comp="36" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="244" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="238" pin="2"/><net_sink comp="333" pin=2"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="46" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="333" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="287" pin=8"/></net>

<net id="367"><net_src comp="333" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="333" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="287" pin=9"/></net>

<net id="376"><net_src comp="333" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="341" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="385"><net_src comp="341" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="390"><net_src comp="347" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="347" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="353" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="353" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="238" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="413"><net_src comp="244" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="420"><net_src comp="190" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="287" pin=10"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="275" pin=3"/></net>

<net id="426"><net_src comp="194" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="287" pin=11"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="432"><net_src comp="198" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="287" pin=12"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="275" pin=5"/></net>

<net id="438"><net_src comp="202" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="275" pin=6"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="263" pin=3"/></net>

<net id="444"><net_src comp="206" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="275" pin=7"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="450"><net_src comp="210" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="275" pin=8"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="263" pin=5"/></net>

<net id="456"><net_src comp="214" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="263" pin=6"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="251" pin=3"/></net>

<net id="462"><net_src comp="218" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="263" pin=7"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="468"><net_src comp="222" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="263" pin=8"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="251" pin=5"/></net>

<net id="474"><net_src comp="226" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="251" pin=6"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="310" pin=3"/></net>

<net id="480"><net_src comp="230" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="251" pin=7"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="486"><net_src comp="234" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="251" pin=8"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="310" pin=5"/></net>

<net id="492"><net_src comp="359" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="287" pin=8"/></net>

<net id="497"><net_src comp="364" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="502"><net_src comp="368" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="287" pin=9"/></net>

<net id="507"><net_src comp="373" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="512"><net_src comp="377" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="517"><net_src comp="382" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="522"><net_src comp="387" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="527"><net_src comp="391" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="532"><net_src comp="395" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="537"><net_src comp="399" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="310" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V_data_V | {9 10 }
	Port: output_V_keep_V | {9 10 }
	Port: output_V_strb_V | {9 10 }
	Port: output_V_user_V | {9 10 }
	Port: output_V_last_V | {9 10 }
	Port: output_V_id_V | {9 10 }
	Port: output_V_dest_V | {9 10 }
  - Chain level:
	State 1
		img_0_rows_V : 1
		img_0_rows_V_channel9 : 1
		img_0_cols_V : 1
		img_0_cols_V_channel : 1
		stg_30 : 2
	State 2
	State 3
	State 4
	State 5
		img_1_rows_V : 1
		img_1_cols_V : 1
		img_2_rows_V : 1
		img_2_cols_V : 1
		img_3_rows_V : 1
		img_3_cols_V : 1
		stg_43 : 2
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |     grp_Erode_32_32_1080_1920_s_fu_251    |    9    |    0    |  20.655 |   3031  |   5698  |
|          |              grp_Sobel_fu_263             |    9    |    0    |  23.439 |   2971  |   5539  |
|          |  grp_CvtColor_0_32_32_1080_1920_s_fu_275  |    0    |    3    |  4.182  |   340   |   164   |
|          | grp_AXIvideo2Mat_32_1080_1920_32_s_fu_287 |    0    |    0    |  4.169  |   279   |    92   |
|   call   | grp_Mat2AXIvideo_32_1080_1920_32_s_fu_310 |    0    |    0    |    0    |    88   |    80   |
|          |            call_ret_init_fu_333           |    0    |    0    |    0    |    0    |    0    |
|          |          call_ret1_init_1_fu_341          |    0    |    0    |    0    |    0    |    0    |
|          |          call_ret2_init_2_fu_347          |    0    |    0    |    0    |    0    |    0    |
|          |          call_ret3_init_3_fu_353          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|   read   |           cols_read_read_fu_238           |    0    |    0    |    0    |    0    |    0    |
|          |           rows_read_read_fu_244           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |            img_0_rows_V_fu_359            |    0    |    0    |    0    |    0    |    0    |
|          |        img_0_rows_V_channel9_fu_364       |    0    |    0    |    0    |    0    |    0    |
|          |            img_0_cols_V_fu_368            |    0    |    0    |    0    |    0    |    0    |
|          |        img_0_cols_V_channel_fu_373        |    0    |    0    |    0    |    0    |    0    |
|extractvalue|            img_1_rows_V_fu_377            |    0    |    0    |    0    |    0    |    0    |
|          |            img_1_cols_V_fu_382            |    0    |    0    |    0    |    0    |    0    |
|          |            img_2_rows_V_fu_387            |    0    |    0    |    0    |    0    |    0    |
|          |            img_2_cols_V_fu_391            |    0    |    0    |    0    |    0    |    0    |
|          |            img_3_rows_V_fu_395            |    0    |    0    |    0    |    0    |    0    |
|          |            img_3_cols_V_fu_399            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                           |    18   |    3    |  52.445 |   6709  |  11573  |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      cols_read_reg_403      |   32   |
| img_0_cols_V_channel_reg_504|   12   |
|     img_0_cols_V_reg_499    |   12   |
|img_0_data_stream_0_V_reg_417|    8   |
|img_0_data_stream_1_V_reg_423|    8   |
|img_0_data_stream_2_V_reg_429|    8   |
|img_0_rows_V_channel9_reg_494|   12   |
|     img_0_rows_V_reg_489    |   12   |
|     img_1_cols_V_reg_514    |   12   |
|img_1_data_stream_0_V_reg_435|    8   |
|img_1_data_stream_1_V_reg_441|    8   |
|img_1_data_stream_2_V_reg_447|    8   |
|     img_1_rows_V_reg_509    |   12   |
|     img_2_cols_V_reg_524    |   12   |
|img_2_data_stream_0_V_reg_453|    8   |
|img_2_data_stream_1_V_reg_459|    8   |
|img_2_data_stream_2_V_reg_465|    8   |
|     img_2_rows_V_reg_519    |   12   |
|     img_3_cols_V_reg_534    |   12   |
|img_3_data_stream_0_V_reg_471|    8   |
|img_3_data_stream_1_V_reg_477|    8   |
|img_3_data_stream_2_V_reg_483|    8   |
|     img_3_rows_V_reg_529    |   12   |
|      rows_read_reg_410      |   32   |
+-----------------------------+--------+
|            Total            |   280  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|              grp_Sobel_fu_263             |  p1  |   2  |  12  |   24   ||    12   |
|              grp_Sobel_fu_263             |  p2  |   2  |  12  |   24   ||    12   |
| grp_AXIvideo2Mat_32_1080_1920_32_s_fu_287 |  p8  |   2  |  12  |   24   ||    12   |
| grp_AXIvideo2Mat_32_1080_1920_32_s_fu_287 |  p9  |   2  |  12  |   24   ||    12   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   96   ||  5.568  ||    48   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   18   |    3   |   52   |  6709  |  11573 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    5   |    -   |   48   |
|  Register |    -   |    -   |    -   |   280  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   18   |    3   |   58   |  6989  |  11621 |
+-----------+--------+--------+--------+--------+--------+
