Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\syncplicity\z003nc3v\Documents\MSE\1Sem_HS17_18\TSM_EmbHardw\exercises\lab1GetStarted\systemFile.qsys --block-symbol-file --output-directory=D:\syncplicity\z003nc3v\Documents\MSE\1Sem_HS17_18\TSM_EmbHardw\exercises\lab1GetStarted\systemFile --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading lab1GetStarted/systemFile.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 17.0]
Progress: Parameterizing module CPU
Progress: Adding LEDs [altera_avalon_pio 17.0]
Progress: Parameterizing module LEDs
Progress: Adding SDRAM_ctrl [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module SDRAM_ctrl
Progress: Adding altpll_0 [altpll 17.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: systemFile.SDRAM_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: systemFile.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: systemFile.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: systemFile.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\syncplicity\z003nc3v\Documents\MSE\1Sem_HS17_18\TSM_EmbHardw\exercises\lab1GetStarted\systemFile.qsys --synthesis=VHDL --output-directory=D:\syncplicity\z003nc3v\Documents\MSE\1Sem_HS17_18\TSM_EmbHardw\exercises\lab1GetStarted\systemFile\synthesis --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading lab1GetStarted/systemFile.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 17.0]
Progress: Parameterizing module CPU
Progress: Adding LEDs [altera_avalon_pio 17.0]
Progress: Parameterizing module LEDs
Progress: Adding SDRAM_ctrl [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module SDRAM_ctrl
Progress: Adding altpll_0 [altpll 17.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: systemFile.SDRAM_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: systemFile.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: systemFile.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: systemFile.sysid: Time stamp will be automatically updated when this component is generated.
Info: systemFile: Generating systemFile "systemFile" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: CPU: "systemFile" instantiated altera_nios2_gen2 "CPU"
Info: LEDs: Starting RTL generation for module 'systemFile_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=systemFile_LEDs --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7436_2684060624214908150.dir/0001_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7436_2684060624214908150.dir/0001_LEDs_gen//systemFile_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'systemFile_LEDs'
Info: LEDs: "systemFile" instantiated altera_avalon_pio "LEDs"
Info: SDRAM_ctrl: Starting RTL generation for module 'systemFile_SDRAM_ctrl'
Info: SDRAM_ctrl:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=systemFile_SDRAM_ctrl --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7436_2684060624214908150.dir/0002_SDRAM_ctrl_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7436_2684060624214908150.dir/0002_SDRAM_ctrl_gen//systemFile_SDRAM_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM_ctrl: Done RTL generation for module 'systemFile_SDRAM_ctrl'
Info: SDRAM_ctrl: "systemFile" instantiated altera_avalon_new_sdram_controller "SDRAM_ctrl"
Info: altpll_0: "systemFile" instantiated altpll "altpll_0"
Info: jtag_uart: Starting RTL generation for module 'systemFile_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=systemFile_jtag_uart --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7436_2684060624214908150.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7436_2684060624214908150.dir/0005_jtag_uart_gen//systemFile_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'systemFile_jtag_uart'
Info: jtag_uart: "systemFile" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sysid: "systemFile" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "systemFile" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "systemFile" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "systemFile" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'systemFile_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=systemFile_CPU_cpu --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7436_2684060624214908150.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7436_2684060624214908150.dir/0009_cpu_gen//systemFile_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.09.27 15:23:52 (*) Starting Nios II generation
Info: cpu: # 2017.09.27 15:23:52 (*)   Checking for plaintext license.
Info: cpu: # 2017.09.27 15:23:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2017.09.27 15:23:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.09.27 15:23:53 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.09.27 15:23:53 (*)   Plaintext license not found.
Info: cpu: # 2017.09.27 15:23:53 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.09.27 15:23:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2017.09.27 15:23:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.09.27 15:23:53 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.09.27 15:23:53 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.09.27 15:23:53 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.09.27 15:23:53 (*)   Creating all objects for CPU
Info: cpu: # 2017.09.27 15:23:53 (*)     Testbench
Info: cpu: # 2017.09.27 15:23:54 (*)     Instruction decoding
Info: cpu: # 2017.09.27 15:23:54 (*)       Instruction fields
Info: cpu: # 2017.09.27 15:23:54 (*)       Instruction decodes
Info: cpu: # 2017.09.27 15:23:54 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.09.27 15:23:54 (*)       Instruction controls
Info: cpu: # 2017.09.27 15:23:54 (*)     Pipeline frontend
Info: cpu: # 2017.09.27 15:23:54 (*)     Pipeline backend
Info: cpu: # 2017.09.27 15:23:57 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.09.27 15:23:59 (*)   Creating encrypted RTL
Info: cpu: # 2017.09.27 15:24:00 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'systemFile_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: CPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_data_master_limiter"
Info: Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/exercises/lab1GetStarted/systemFile/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_ctrl_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_ctrl_s1_burst_adapter"
Info: Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/exercises/lab1GetStarted/systemFile/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/exercises/lab1GetStarted/systemFile/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/exercises/lab1GetStarted/systemFile/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/exercises/lab1GetStarted/systemFile/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_ctrl_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_ctrl_s1_rsp_width_adapter"
Info: Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/exercises/lab1GetStarted/systemFile/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/exercises/lab1GetStarted/systemFile/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/exercises/lab1GetStarted/systemFile/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: systemFile: Done "systemFile" with 37 modules, 69 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
