{"modules":	{"submodule":	{"ports":	{"b":	{"direction":	"input",
"bits":	[2]}, "a":	{"direction":	"input",
"bits":	[3]}, "c":	{"direction":	"output",
"bits":	[4]}, "d":	{"direction":	"output",
"bits":	[5]}},
"cells":	{"n7_sub_inner_lgsubmodule":	{"hide_name":	"1",
"type":	"sub",
"parameters":	{"z_WIDTH":	1,
"z_SIGNED":	1, "a_WIDTH":	1, "y_WIDTH":	1,
"y_SIGNED":	1, "h_WIDTH":	1},
"port_directions":	{"z":	"input", "a":	"output", "y":	"input", "h":	"output"},
"connections":	{"z":	[2], "a":	[4], "y":	[3], "h":	[5]}}},
"netnames":	{"d":	{"hide_name":	"1",
"bits":	[5]}, "b":	{"hide_name":	"1",
"bits":	[2]}, "a":	{"hide_name":	"1",
"bits":	[3]}, "c":	{"hide_name":	"1",
"bits":	[4]}}}, "inner":	{"ports":	{"z":	{"direction":	"input",
"bits":	[]}, "a":	{"direction":	"output",
"bits":	[]}, "y":	{"direction":	"input",
"bits":	[]}, "h":	{"direction":	"output",
"bits":	[]}},
"cells":	{},
"netnames":	{}}, "simple_add":	{"ports":	{"a":	{"direction":	"input",
"bits":	[2, 3, 4, 5, 6, 7, 8, 9]}, "b":	{"direction":	"input",
"bits":	[10, 11, 12, 13, 14, 15, 16, 17]}, "h":	{"direction":	"output",
"bits":	[18, 19, 20, 21, 22, 23, 24, 25]}},
"cells":	{"n8_sum_lgsimple_add":	{"hide_name":	"1",
"type":	"sum",
"parameters":	{"A_WIDTH":	8,
"A_SIGNED":	1, "B_WIDTH":	8,
"B_SIGNED":	1, "Y_WIDTH":	8},
"port_directions":	{"A":	"input", "B":	"input", "Y":	"output"},
"connections":	{"A":	[2, 3, 4, 5, 6, 7, 8, 9], "B":	[10, 11, 12, 13, 14, 15, 16, 17], "Y":	[26, 27, 28, 29, 30, 31, 32, 33]}}, "n6_and_lgsimple_add":	{"hide_name":	"1",
"type":	"and",
"parameters":	{"A_WIDTH":	8,
"A_SIGNED":	1, "B_WIDTH":	9,
"B_SIGNED":	1, "Y_WIDTH":	8},
"port_directions":	{"A":	"input", "B":	"input", "Y":	"output"},
"connections":	{"A":	[26, 27, 28, 29, 30, 31, 32, 33], "B":	[1, 1, 1, 1, 1, 1, 1, 1, 0], "Y":	[43, 44, 45, 46, 47, 48, 49, 50]}}, "n10_sum_lgsimple_add":	{"hide_name":	"1",
"type":	"sum",
"parameters":	{"A_WIDTH":	8,
"A_SIGNED":	1, "B_WIDTH":	8,
"B_SIGNED":	1, "Y_WIDTH":	8},
"port_directions":	{"A":	"input", "B":	"input", "Y":	"output"},
"connections":	{"A":	[43, 44, 45, 46, 47, 48, 49, 50], "B":	[2, 3, 4, 5, 6, 7, 8, 9], "Y":	[51, 52, 53, 54, 55, 56, 57, 58]}}, "n7_and_lgsimple_add":	{"hide_name":	"1",
"type":	"and",
"parameters":	{"A_WIDTH":	8,
"A_SIGNED":	1, "B_WIDTH":	9,
"B_SIGNED":	1, "Y_WIDTH":	8},
"port_directions":	{"A":	"input", "B":	"input", "Y":	"output"},
"connections":	{"A":	[51, 52, 53, 54, 55, 56, 57, 58], "B":	[1, 1, 1, 1, 1, 1, 1, 1, 0], "Y":	[18, 19, 20, 21, 22, 23, 24, 25]}}},
"netnames":	{"t_pin10_0":	{"hide_name":	"1",
"bits":	[51, 52, 53, 54, 55, 56, 57, 58]}, "t_pin9_0":	{"hide_name":	"1",
"bits":	[1, 1, 1, 1, 1, 1, 1, 1, 0]}, "h":	{"hide_name":	"1",
"bits":	[18, 19, 20, 21, 22, 23, 24, 25]}, "b":	{"hide_name":	"1",
"bits":	[10, 11, 12, 13, 14, 15, 16, 17]}, "t_pin8_0":	{"hide_name":	"1",
"bits":	[26, 27, 28, 29, 30, 31, 32, 33]}, "a":	{"hide_name":	"1",
"bits":	[2, 3, 4, 5, 6, 7, 8, 9]}, "f":	{"hide_name":	"1",
"bits":	[43, 44, 45, 46, 47, 48, 49, 50]}}}}}