{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 19:21:08 2019 " "Info: Processing started: Fri Apr 26 19:21:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c somadorSubtrador --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c somadorSubtrador --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S\[0\] D\[5\] 10.910 ns Longest " "Info: Longest tpd from source pin \"S\[0\]\" to destination pin \"D\[5\]\" is 10.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns S\[0\] 1 PIN PIN_Y14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 7; PIN Node = 'S\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "DisplayULA.bdf" "" { Schematic "D:/Users/absn2/Desktop/PROJETO_SD_2019/ULA/DisplayULA.bdf" { { 720 48 64 888 "S\[3..0\]" "" } { -16 56 376 0 "S\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.041 ns) + CELL(0.225 ns) 6.103 ns DisplayF:inst5\|inst10~0 2 COMB LCCOMB_X18_Y26_N16 1 " "Info: 2: + IC(5.041 ns) + CELL(0.225 ns) = 6.103 ns; Loc. = LCCOMB_X18_Y26_N16; Fanout = 1; COMB Node = 'DisplayF:inst5\|inst10~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.266 ns" { S[0] DisplayF:inst5|inst10~0 } "NODE_NAME" } } { "DisplayF.bdf" "" { Schematic "D:/Users/absn2/Desktop/PROJETO_SD_2019/ULA/DisplayF.bdf" { { 248 792 896 360 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.693 ns) + CELL(2.114 ns) 10.910 ns D\[5\] 3 PIN PIN_N8 0 " "Info: 3: + IC(2.693 ns) + CELL(2.114 ns) = 10.910 ns; Loc. = PIN_N8; Fanout = 0; PIN Node = 'D\[5\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.807 ns" { DisplayF:inst5|inst10~0 D[5] } "NODE_NAME" } } { "DisplayULA.bdf" "" { Schematic "D:/Users/absn2/Desktop/PROJETO_SD_2019/ULA/DisplayULA.bdf" { { 720 240 256 896 "D\[6..0\]" "" } { 632 200 248 648 "D\[6\]" "" } { 536 200 248 552 "d\[5\]" "" } { 440 200 248 456 "D\[4\]" "" } { 344 200 248 360 "D\[3\]" "" } { 248 200 248 264 "D\[2\]" "" } { 152 200 248 168 "D\[1\]" "" } { 56 200 248 72 "D\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.176 ns ( 29.11 % ) " "Info: Total cell delay = 3.176 ns ( 29.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.734 ns ( 70.89 % ) " "Info: Total interconnect delay = 7.734 ns ( 70.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "10.910 ns" { S[0] DisplayF:inst5|inst10~0 D[5] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "10.910 ns" { S[0] {} S[0]~combout {} DisplayF:inst5|inst10~0 {} D[5] {} } { 0.000ns 0.000ns 5.041ns 2.693ns } { 0.000ns 0.837ns 0.225ns 2.114ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 19:21:08 2019 " "Info: Processing ended: Fri Apr 26 19:21:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
