

================================================================
== Vitis HLS Report for 'xFSuppression3x3_2_0_0_720_1280_3_0_0_1_5_1_1_1280_3840_3840_s'
================================================================
* Date:           Tue Jan 24 22:05:14 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.496 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   930083|   930083|  9.301 ms|  9.301 ms|  930083|  930083|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bufColLoop  |     1280|     1280|         2|          1|          1|  1280|       yes|
        |- rowLoop     |   928800|   928800|      1290|          -|          -|   720|        no|
        | + colLoop1   |     1285|     1285|         7|          1|          1|  1280|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 7, States = { 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 6 
13 --> 14 
14 --> 15 
15 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%angle_V_0 = alloca i64 1" [source/imgproc/xf_canny_utils.hpp:301->source/edge_canny_detector.cpp:189]   --->   Operation 16 'alloca' 'angle_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%angle_V_1 = alloca i64 1" [source/imgproc/xf_canny_utils.hpp:301->source/edge_canny_detector.cpp:189]   --->   Operation 17 'alloca' 'angle_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_V_0 = alloca i64 1" [source/imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189]   --->   Operation 18 'alloca' 'buf_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_V_1 = alloca i64 1" [source/imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189]   --->   Operation 19 'alloca' 'buf_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_V_2 = alloca i64 1" [source/imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189]   --->   Operation 20 'alloca' 'buf_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_data, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %phase_mat_data, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %nms_mat_data, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lowthreshold, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %highthreshold, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.28ns)   --->   "%lowthreshold_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %lowthreshold"   --->   Operation 26 'read' 'lowthreshold_read' <Predicate = true> <Delay = 3.28> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 27 [1/1] (3.28ns)   --->   "%highthreshold_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %highthreshold"   --->   Operation 27 'read' 'highthreshold_read' <Predicate = true> <Delay = 3.28> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %nms_mat_data, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %phase_mat_data, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_data, void @empty_17, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%br_ln317 = br void" [source/imgproc/xf_canny_utils.hpp:317->source/edge_canny_detector.cpp:189]   --->   Operation 31 'br' 'br_ln317' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 4.65>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%col_V = phi i11 0, void %entry, i11 %col_V_1, void %.split7.i.i"   --->   Operation 32 'phi' 'col_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.48ns)   --->   "%col_V_1 = add i11 %col_V, i11 1"   --->   Operation 33 'add' 'col_V_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.88ns)   --->   "%icmp_ln878 = icmp_eq  i11 %col_V, i11 1280"   --->   Operation 34 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln878, void %.split7.i.i, void %.lr.ph26.i.i.preheader" [source/imgproc/xf_canny_utils.hpp:317->source/edge_canny_detector.cpp:189]   --->   Operation 35 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i11 %col_V"   --->   Operation 36 'zext' 'zext_ln534' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%buf_V_0_addr = getelementptr i16 %buf_V_0, i64 0, i64 %zext_ln534" [source/imgproc/xf_canny_utils.hpp:322->source/edge_canny_detector.cpp:189]   --->   Operation 37 'getelementptr' 'buf_V_0_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.77ns)   --->   "%store_ln322 = store i16 0, i11 %buf_V_0_addr" [source/imgproc/xf_canny_utils.hpp:322->source/edge_canny_detector.cpp:189]   --->   Operation 38 'store' 'store_ln322' <Predicate = (!icmp_ln878)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>

State 3 <SV = 2> <Delay = 6.18>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln317 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [source/imgproc/xf_canny_utils.hpp:317->source/edge_canny_detector.cpp:189]   --->   Operation 39 'specpipeline' 'specpipeline_ln317' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln317 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280" [source/imgproc/xf_canny_utils.hpp:317->source/edge_canny_detector.cpp:189]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln317' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln317 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [source/imgproc/xf_canny_utils.hpp:317->source/edge_canny_detector.cpp:189]   --->   Operation 41 'specloopname' 'specloopname_ln317' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (3.41ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %magnitude_mat_data" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'tmp_V' <Predicate = (!icmp_ln878)> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3840> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i16 %buf_V_1, i64 0, i64 %zext_ln534" [source/imgproc/xf_canny_utils.hpp:323->source/edge_canny_detector.cpp:189]   --->   Operation 43 'getelementptr' 'buf_V_1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.77ns)   --->   "%store_ln323 = store i16 %tmp_V, i11 %buf_V_1_addr" [source/imgproc/xf_canny_utils.hpp:323->source/edge_canny_detector.cpp:189]   --->   Operation 44 'store' 'store_ln323' <Predicate = (!icmp_ln878)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_3 : Operation 45 [1/1] (3.41ns)   --->   "%tmp_V_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %phase_mat_data" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'tmp_V_1' <Predicate = (!icmp_ln878)> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3840> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%angle_V_0_addr = getelementptr i8 %angle_V_0, i64 0, i64 %zext_ln534" [source/imgproc/xf_canny_utils.hpp:324->source/edge_canny_detector.cpp:189]   --->   Operation 46 'getelementptr' 'angle_V_0_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.77ns)   --->   "%store_ln324 = store i8 %tmp_V_1, i11 %angle_V_0_addr" [source/imgproc/xf_canny_utils.hpp:324->source/edge_canny_detector.cpp:189]   --->   Operation 47 'store' 'store_ln324' <Predicate = (!icmp_ln878)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.29>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%bottom = alloca i32 1"   --->   Operation 49 'alloca' 'bottom' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%mid = alloca i32 1"   --->   Operation 50 'alloca' 'mid' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%top = alloca i32 1"   --->   Operation 51 'alloca' 'top' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.29ns)   --->   "%br_ln334 = br void %.lr.ph26.i.i" [source/imgproc/xf_canny_utils.hpp:334->source/edge_canny_detector.cpp:189]   --->   Operation 52 'br' 'br_ln334' <Predicate = true> <Delay = 1.29>

State 5 <SV = 3> <Delay = 4.04>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%row_V = phi i10 %row_V_1, void %_Z18ProcessNms3x3cannyILi2ELi0ELi0ELi720ELi1280ELi3ELi0ELi0ELi1ELi5ELi1ELi1ELi1280ELi3840ELi3840EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.i.i, i10 1, void %.lr.ph26.i.i.preheader"   --->   Operation 53 'phi' 'row_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%write_ind_V = phi i13 %write_ind_V_2, void %_Z18ProcessNms3x3cannyILi2ELi0ELi0ELi720ELi1280ELi3ELi0ELi0ELi1ELi5ELi1ELi1ELi1280ELi3840ELi3840EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.i.i, i13 0, void %.lr.ph26.i.i.preheader"   --->   Operation 54 'phi' 'write_ind_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%read_ind_V = phi i13 %read_ind_V_2, void %_Z18ProcessNms3x3cannyILi2ELi0ELi0ELi720ELi1280ELi3ELi0ELi0ELi1ELi5ELi1ELi1ELi1280ELi3840ELi3840EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.i.i, i13 1, void %.lr.ph26.i.i.preheader"   --->   Operation 55 'phi' 'read_ind_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%row_ind_V = phi i13 %row_ind_V_2, void %_Z18ProcessNms3x3cannyILi2ELi0ELi0ELi720ELi1280ELi3ELi0ELi0ELi1ELi5ELi1ELi1ELi1280ELi3840ELi3840EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.i.i, i13 2, void %.lr.ph26.i.i.preheader"   --->   Operation 56 'phi' 'row_ind_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.94ns)   --->   "%icmp_ln334 = icmp_eq  i10 %row_V, i10 721" [source/imgproc/xf_canny_utils.hpp:334->source/edge_canny_detector.cpp:189]   --->   Operation 57 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %icmp_ln334, void %.split4.i.i, void %.exit" [source/imgproc/xf_canny_utils.hpp:334->source/edge_canny_detector.cpp:189]   --->   Operation 58 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln278 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720" [source/imgproc/xf_canny_utils.hpp:278->source/edge_canny_detector.cpp:189]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln278' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [source/imgproc/xf_canny_utils.hpp:278->source/edge_canny_detector.cpp:189]   --->   Operation 60 'specloopname' 'specloopname_ln278' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.98ns)   --->   "%switch_ln340 = switch i13 %row_ind_V, void, i13 2, void %.split4.i.i..lr.ph.i.i_crit_edge, i13 0, void %.fold.split.i.i" [source/imgproc/xf_canny_utils.hpp:340->source/edge_canny_detector.cpp:189]   --->   Operation 61 'switch' 'switch_ln340' <Predicate = (!icmp_ln334)> <Delay = 0.98>
ST_5 : Operation 62 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 1, i2 %top"   --->   Operation 62 'store' 'store_ln0' <Predicate = (!icmp_ln334 & row_ind_V == 0)> <Delay = 1.32>
ST_5 : Operation 63 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 2, i2 %mid"   --->   Operation 63 'store' 'store_ln0' <Predicate = (!icmp_ln334 & row_ind_V == 0)> <Delay = 1.32>
ST_5 : Operation 64 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %bottom"   --->   Operation 64 'store' 'store_ln0' <Predicate = (!icmp_ln334 & row_ind_V == 0)> <Delay = 1.32>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln334 & row_ind_V == 0)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.32ns)   --->   "%store_ln340 = store i2 0, i2 %top" [source/imgproc/xf_canny_utils.hpp:340->source/edge_canny_detector.cpp:189]   --->   Operation 66 'store' 'store_ln340' <Predicate = (!icmp_ln334 & row_ind_V == 2)> <Delay = 1.32>
ST_5 : Operation 67 [1/1] (1.32ns)   --->   "%store_ln340 = store i2 1, i2 %mid" [source/imgproc/xf_canny_utils.hpp:340->source/edge_canny_detector.cpp:189]   --->   Operation 67 'store' 'store_ln340' <Predicate = (!icmp_ln334 & row_ind_V == 2)> <Delay = 1.32>
ST_5 : Operation 68 [1/1] (1.32ns)   --->   "%store_ln340 = store i2 2, i2 %bottom" [source/imgproc/xf_canny_utils.hpp:340->source/edge_canny_detector.cpp:189]   --->   Operation 68 'store' 'store_ln340' <Predicate = (!icmp_ln334 & row_ind_V == 2)> <Delay = 1.32>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln340 = br void %.lr.ph.i.i" [source/imgproc/xf_canny_utils.hpp:340->source/edge_canny_detector.cpp:189]   --->   Operation 69 'br' 'br_ln340' <Predicate = (!icmp_ln334 & row_ind_V == 2)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%bottom_load = load i2 %bottom" [source/imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 70 'load' 'bottom_load' <Predicate = (!icmp_ln334 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%mid_load = load i2 %mid" [source/imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 71 'load' 'mid_load' <Predicate = (!icmp_ln334 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%top_load = load i2 %top" [source/imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 72 'load' 'top_load' <Predicate = (!icmp_ln334 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.90ns)   --->   "%icmp_ln870 = icmp_eq  i13 %row_ind_V, i13 1"   --->   Operation 73 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln334 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.81ns)   --->   "%bottom_1 = select i1 %icmp_ln870, i2 1, i2 %bottom_load" [source/imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 74 'select' 'bottom_1' <Predicate = (!icmp_ln334 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.81ns)   --->   "%mid_1 = select i1 %icmp_ln870, i2 0, i2 %mid_load" [source/imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 75 'select' 'mid_1' <Predicate = (!icmp_ln334 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.81ns)   --->   "%top_1 = select i1 %icmp_ln870, i2 2, i2 %top_load" [source/imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 76 'select' 'top_1' <Predicate = (!icmp_ln334 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.32ns)   --->   "%store_ln348 = store i2 %top_1, i2 %top" [source/imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 77 'store' 'store_ln348' <Predicate = (!icmp_ln334 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 1.32>
ST_5 : Operation 78 [1/1] (1.32ns)   --->   "%store_ln348 = store i2 %mid_1, i2 %mid" [source/imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 78 'store' 'store_ln348' <Predicate = (!icmp_ln334 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 1.32>
ST_5 : Operation 79 [1/1] (1.32ns)   --->   "%store_ln348 = store i2 %bottom_1, i2 %bottom" [source/imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189]   --->   Operation 79 'store' 'store_ln348' <Predicate = (!icmp_ln334 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 1.32>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln334 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.94ns)   --->   "%cmp_i_i147_i_i_i = icmp_ult  i10 %row_V, i10 720"   --->   Operation 81 'icmp' 'cmp_i_i147_i_i_i' <Predicate = (!icmp_ln334)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i13 %row_ind_V" [source/imgproc/xf_canny_utils.hpp:187]   --->   Operation 82 'trunc' 'trunc_ln187' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i13 %read_ind_V" [source/imgproc/xf_canny_utils.hpp:188]   --->   Operation 83 'trunc' 'trunc_ln188' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i13 %write_ind_V" [source/imgproc/xf_canny_utils.hpp:204]   --->   Operation 84 'trunc' 'trunc_ln204' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.29ns)   --->   "%br_ln180 = br void" [source/imgproc/xf_canny_utils.hpp:180]   --->   Operation 85 'br' 'br_ln180' <Predicate = (!icmp_ln334)> <Delay = 1.29>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.88>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%col_V_2 = phi i11 0, void %.lr.ph.i.i, i11 %col_V_3, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i.i"   --->   Operation 87 'phi' 'col_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.48ns)   --->   "%col_V_3 = add i11 %col_V_2, i11 1"   --->   Operation 88 'add' 'col_V_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.88ns)   --->   "%icmp_ln878_1 = icmp_eq  i11 %col_V_2, i11 1280"   --->   Operation 89 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln878_1, void %.split.i.i, void %_Z18ProcessNms3x3cannyILi2ELi0ELi0ELi720ELi1280ELi3ELi0ELi0ELi1ELi5ELi1ELi1ELi1280ELi3840ELi3840EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.i.i" [source/imgproc/xf_canny_utils.hpp:180]   --->   Operation 90 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln300 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [source/imgproc/xf_canny_utils.hpp:300->source/edge_canny_detector.cpp:189]   --->   Operation 91 'specpipeline' 'specpipeline_ln300' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln300 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280" [source/imgproc/xf_canny_utils.hpp:300->source/edge_canny_detector.cpp:189]   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln300' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [source/imgproc/xf_canny_utils.hpp:300->source/edge_canny_detector.cpp:189]   --->   Operation 93 'specloopname' 'specloopname_ln300' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %cmp_i_i147_i_i_i, void, void" [source/imgproc/xf_canny_utils.hpp:186]   --->   Operation 94 'br' 'br_ln186' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.98ns)   --->   "%switch_ln190 = switch i2 %trunc_ln187, void %branch8.i.i, i2 0, void %branch6.i.i, i2 1, void %branch7.i.i" [source/imgproc/xf_canny_utils.hpp:190]   --->   Operation 95 'switch' 'switch_ln190' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i)> <Delay = 0.98>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %trunc_ln188, void %branch2.i.i, void %branch3.i.i" [source/imgproc/xf_canny_utils.hpp:191]   --->   Operation 96 'br' 'br_ln191' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36.i.i_ifconv"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.98ns)   --->   "%switch_ln187 = switch i2 %trunc_ln187, void %branch11.i.i, i2 0, void %branch9.i.i, i2 1, void %branch10.i.i" [source/imgproc/xf_canny_utils.hpp:187]   --->   Operation 98 'switch' 'switch_ln187' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i)> <Delay = 0.98>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %trunc_ln188, void %branch4.i.i, void %branch5.i.i" [source/imgproc/xf_canny_utils.hpp:188]   --->   Operation 99 'br' 'br_ln188' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln189 = br void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36.i.i_ifconv" [source/imgproc/xf_canny_utils.hpp:189]   --->   Operation 100 'br' 'br_ln189' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 6.18>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln534_2 = zext i11 %col_V_2"   --->   Operation 102 'zext' 'zext_ln534_2' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%buf_V_0_addr_2 = getelementptr i16 %buf_V_0, i64 0, i64 %zext_ln534_2" [source/imgproc/xf_canny_utils.hpp:190]   --->   Operation 103 'getelementptr' 'buf_V_0_addr_2' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%buf_V_1_addr_2 = getelementptr i16 %buf_V_1, i64 0, i64 %zext_ln534_2" [source/imgproc/xf_canny_utils.hpp:190]   --->   Operation 104 'getelementptr' 'buf_V_1_addr_2' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%buf_V_2_addr_1 = getelementptr i16 %buf_V_2, i64 0, i64 %zext_ln534_2" [source/imgproc/xf_canny_utils.hpp:190]   --->   Operation 105 'getelementptr' 'buf_V_2_addr_1' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (2.77ns)   --->   "%store_ln190 = store i16 0, i11 %buf_V_1_addr_2" [source/imgproc/xf_canny_utils.hpp:190]   --->   Operation 106 'store' 'store_ln190' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i & trunc_ln187 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln190 = br void" [source/imgproc/xf_canny_utils.hpp:190]   --->   Operation 107 'br' 'br_ln190' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i & trunc_ln187 == 1)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (2.77ns)   --->   "%store_ln190 = store i16 0, i11 %buf_V_0_addr_2" [source/imgproc/xf_canny_utils.hpp:190]   --->   Operation 108 'store' 'store_ln190' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i & trunc_ln187 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln190 = br void" [source/imgproc/xf_canny_utils.hpp:190]   --->   Operation 109 'br' 'br_ln190' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i & trunc_ln187 == 0)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (2.77ns)   --->   "%store_ln190 = store i16 0, i11 %buf_V_2_addr_1" [source/imgproc/xf_canny_utils.hpp:190]   --->   Operation 110 'store' 'store_ln190' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i & trunc_ln187 != 0 & trunc_ln187 != 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln190 = br void" [source/imgproc/xf_canny_utils.hpp:190]   --->   Operation 111 'br' 'br_ln190' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i & trunc_ln187 != 0 & trunc_ln187 != 1)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%angle_V_0_addr_2 = getelementptr i8 %angle_V_0, i64 0, i64 %zext_ln534_2" [source/imgproc/xf_canny_utils.hpp:191]   --->   Operation 112 'getelementptr' 'angle_V_0_addr_2' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%angle_V_1_addr_1 = getelementptr i8 %angle_V_1, i64 0, i64 %zext_ln534_2" [source/imgproc/xf_canny_utils.hpp:191]   --->   Operation 113 'getelementptr' 'angle_V_1_addr_1' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.77ns)   --->   "%store_ln191 = store i8 0, i11 %angle_V_0_addr_2" [source/imgproc/xf_canny_utils.hpp:191]   --->   Operation 114 'store' 'store_ln191' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i & !trunc_ln188)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln191 = br void" [source/imgproc/xf_canny_utils.hpp:191]   --->   Operation 115 'br' 'br_ln191' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i & !trunc_ln188)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (2.77ns)   --->   "%store_ln191 = store i8 0, i11 %angle_V_1_addr_1" [source/imgproc/xf_canny_utils.hpp:191]   --->   Operation 116 'store' 'store_ln191' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i & trunc_ln188)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln191 = br void" [source/imgproc/xf_canny_utils.hpp:191]   --->   Operation 117 'br' 'br_ln191' <Predicate = (!icmp_ln878_1 & !cmp_i_i147_i_i_i & trunc_ln188)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (3.41ns)   --->   "%tmp_V_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %magnitude_mat_data" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 118 'read' 'tmp_V_3' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i)> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3840> <FIFO>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i11 %col_V_2"   --->   Operation 119 'zext' 'zext_ln534_1' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%buf_V_0_addr_1 = getelementptr i16 %buf_V_0, i64 0, i64 %zext_ln534_1" [source/imgproc/xf_canny_utils.hpp:187]   --->   Operation 120 'getelementptr' 'buf_V_0_addr_1' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%buf_V_1_addr_1 = getelementptr i16 %buf_V_1, i64 0, i64 %zext_ln534_1" [source/imgproc/xf_canny_utils.hpp:187]   --->   Operation 121 'getelementptr' 'buf_V_1_addr_1' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i16 %buf_V_2, i64 0, i64 %zext_ln534_1" [source/imgproc/xf_canny_utils.hpp:187]   --->   Operation 122 'getelementptr' 'buf_V_2_addr' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (2.77ns)   --->   "%store_ln187 = store i16 %tmp_V_3, i11 %buf_V_1_addr_1" [source/imgproc/xf_canny_utils.hpp:187]   --->   Operation 123 'store' 'store_ln187' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i & trunc_ln187 == 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln187 = br void" [source/imgproc/xf_canny_utils.hpp:187]   --->   Operation 124 'br' 'br_ln187' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i & trunc_ln187 == 1)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (2.77ns)   --->   "%store_ln187 = store i16 %tmp_V_3, i11 %buf_V_0_addr_1" [source/imgproc/xf_canny_utils.hpp:187]   --->   Operation 125 'store' 'store_ln187' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i & trunc_ln187 == 0)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln187 = br void" [source/imgproc/xf_canny_utils.hpp:187]   --->   Operation 126 'br' 'br_ln187' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i & trunc_ln187 == 0)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (2.77ns)   --->   "%store_ln187 = store i16 %tmp_V_3, i11 %buf_V_2_addr" [source/imgproc/xf_canny_utils.hpp:187]   --->   Operation 127 'store' 'store_ln187' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i & trunc_ln187 != 0 & trunc_ln187 != 1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln187 = br void" [source/imgproc/xf_canny_utils.hpp:187]   --->   Operation 128 'br' 'br_ln187' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i & trunc_ln187 != 0 & trunc_ln187 != 1)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (3.41ns)   --->   "%tmp_V_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %phase_mat_data" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'read' 'tmp_V_4' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i)> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3840> <FIFO>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%angle_V_0_addr_1 = getelementptr i8 %angle_V_0, i64 0, i64 %zext_ln534_1" [source/imgproc/xf_canny_utils.hpp:188]   --->   Operation 130 'getelementptr' 'angle_V_0_addr_1' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%angle_V_1_addr = getelementptr i8 %angle_V_1, i64 0, i64 %zext_ln534_1" [source/imgproc/xf_canny_utils.hpp:188]   --->   Operation 131 'getelementptr' 'angle_V_1_addr' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (2.77ns)   --->   "%store_ln188 = store i8 %tmp_V_4, i11 %angle_V_0_addr_1" [source/imgproc/xf_canny_utils.hpp:188]   --->   Operation 132 'store' 'store_ln188' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i & !trunc_ln188)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln188 = br void" [source/imgproc/xf_canny_utils.hpp:188]   --->   Operation 133 'br' 'br_ln188' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i & !trunc_ln188)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (2.77ns)   --->   "%store_ln188 = store i8 %tmp_V_4, i11 %angle_V_1_addr" [source/imgproc/xf_canny_utils.hpp:188]   --->   Operation 134 'store' 'store_ln188' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i & trunc_ln188)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln188 = br void" [source/imgproc/xf_canny_utils.hpp:188]   --->   Operation 135 'br' 'br_ln188' <Predicate = (!icmp_ln878_1 & cmp_i_i147_i_i_i & trunc_ln188)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.77>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i11 %col_V_2" [source/imgproc/xf_canny_utils.hpp:195]   --->   Operation 136 'zext' 'zext_ln195' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%buf_V_0_addr_3 = getelementptr i16 %buf_V_0, i64 0, i64 %zext_ln195" [source/imgproc/xf_canny_utils.hpp:195]   --->   Operation 137 'getelementptr' 'buf_V_0_addr_3' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_8 : Operation 138 [2/2] (2.77ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr_3" [source/imgproc/xf_canny_utils.hpp:195]   --->   Operation 138 'load' 'buf_V_0_load' <Predicate = (!icmp_ln878_1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%buf_V_1_addr_3 = getelementptr i16 %buf_V_1, i64 0, i64 %zext_ln195" [source/imgproc/xf_canny_utils.hpp:195]   --->   Operation 139 'getelementptr' 'buf_V_1_addr_3' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_8 : Operation 140 [2/2] (2.77ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_3" [source/imgproc/xf_canny_utils.hpp:195]   --->   Operation 140 'load' 'buf_V_1_load' <Predicate = (!icmp_ln878_1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%buf_V_2_addr_2 = getelementptr i16 %buf_V_2, i64 0, i64 %zext_ln195" [source/imgproc/xf_canny_utils.hpp:195]   --->   Operation 141 'getelementptr' 'buf_V_2_addr_2' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_8 : Operation 142 [2/2] (2.77ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_2" [source/imgproc/xf_canny_utils.hpp:195]   --->   Operation 142 'load' 'buf_V_2_load' <Predicate = (!icmp_ln878_1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_8 : Operation 143 [1/1] (1.88ns)   --->   "%icmp_ln870_4 = icmp_eq  i11 %col_V_2, i11 0"   --->   Operation 143 'icmp' 'icmp_ln870_4' <Predicate = (!icmp_ln878_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln870_4, void, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i.i" [source/imgproc/xf_canny_utils.hpp:209]   --->   Operation 144 'br' 'br_ln209' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 4.09>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%agg_tmp31_i_i_0_i_i = phi i8 0, void %.lr.ph.i.i, i8 %angle_buf_V_2, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i.i"   --->   Operation 145 'phi' 'agg_tmp31_i_i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%agg_tmp23_i_i_0_i_i = phi i16 0, void %.lr.ph.i.i, i16 %l20_buf_V_2, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i.i"   --->   Operation 146 'phi' 'agg_tmp23_i_i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%agg_tmp20_i_i_0_i_i = phi i16 0, void %.lr.ph.i.i, i16 %agg_tmp23_i_i_0_i_i, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i.i" [source/imgproc/xf_canny_utils.hpp:202]   --->   Operation 147 'phi' 'agg_tmp20_i_i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%agg_tmp12_i_i_0_i_i = phi i16 0, void %.lr.ph.i.i, i16 %l10_buf_V_2, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i.i"   --->   Operation 148 'phi' 'agg_tmp12_i_i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%agg_tmp9_i_i_0_i_i = phi i16 0, void %.lr.ph.i.i, i16 %agg_tmp12_i_i_0_i_i, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i.i" [source/imgproc/xf_canny_utils.hpp:201]   --->   Operation 149 'phi' 'agg_tmp9_i_i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%agg_tmp2_i_i_0_i_i = phi i16 0, void %.lr.ph.i.i, i16 %l00_buf_V_2, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i.i"   --->   Operation 150 'phi' 'agg_tmp2_i_i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%agg_tmp109_0_i_i = phi i16 0, void %.lr.ph.i.i, i16 %agg_tmp2_i_i_0_i_i, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i.i" [source/imgproc/xf_canny_utils.hpp:200]   --->   Operation 151 'phi' 'agg_tmp109_0_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%bottom_load_1 = load i2 %bottom" [source/imgproc/xf_canny_utils.hpp:197]   --->   Operation 152 'load' 'bottom_load_1' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%mid_load_1 = load i2 %mid" [source/imgproc/xf_canny_utils.hpp:196]   --->   Operation 153 'load' 'mid_load_1' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%top_load_1 = load i2 %top" [source/imgproc/xf_canny_utils.hpp:195]   --->   Operation 154 'load' 'top_load_1' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_9 : Operation 155 [1/2] (2.77ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr_3" [source/imgproc/xf_canny_utils.hpp:195]   --->   Operation 155 'load' 'buf_V_0_load' <Predicate = (!icmp_ln878_1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_9 : Operation 156 [1/2] (2.77ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_3" [source/imgproc/xf_canny_utils.hpp:195]   --->   Operation 156 'load' 'buf_V_1_load' <Predicate = (!icmp_ln878_1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_9 : Operation 157 [1/2] (2.77ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_2" [source/imgproc/xf_canny_utils.hpp:195]   --->   Operation 157 'load' 'buf_V_2_load' <Predicate = (!icmp_ln878_1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_9 : Operation 158 [1/1] (1.32ns)   --->   "%buf0_V = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %buf_V_0_load, i16 %buf_V_1_load, i16 %buf_V_2_load, i2 %top_load_1" [source/imgproc/xf_canny_utils.hpp:195]   --->   Operation 158 'mux' 'buf0_V' <Predicate = (!icmp_ln878_1)> <Delay = 1.32> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (1.32ns)   --->   "%buf1_V = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %buf_V_0_load, i16 %buf_V_1_load, i16 %buf_V_2_load, i2 %mid_load_1" [source/imgproc/xf_canny_utils.hpp:196]   --->   Operation 159 'mux' 'buf1_V' <Predicate = (!icmp_ln878_1)> <Delay = 1.32> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (1.32ns)   --->   "%buf2_V = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %buf_V_0_load, i16 %buf_V_1_load, i16 %buf_V_2_load, i2 %bottom_load_1" [source/imgproc/xf_canny_utils.hpp:197]   --->   Operation 160 'mux' 'buf2_V' <Predicate = (!icmp_ln878_1)> <Delay = 1.32> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%l00_buf_V_2 = call i16 @xfExtractPixels<1, 5, 3>, i16 %buf0_V" [source/imgproc/xf_canny_utils.hpp:200]   --->   Operation 161 'call' 'l00_buf_V_2' <Predicate = (!icmp_ln878_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%l10_buf_V_2 = call i16 @xfExtractPixels<1, 5, 3>, i16 %buf1_V" [source/imgproc/xf_canny_utils.hpp:201]   --->   Operation 162 'call' 'l10_buf_V_2' <Predicate = (!icmp_ln878_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%l20_buf_V_2 = call i16 @xfExtractPixels<1, 5, 3>, i16 %buf2_V" [source/imgproc/xf_canny_utils.hpp:202]   --->   Operation 163 'call' 'l20_buf_V_2' <Predicate = (!icmp_ln878_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%angle_V_0_addr_3 = getelementptr i8 %angle_V_0, i64 0, i64 %zext_ln195" [source/imgproc/xf_canny_utils.hpp:204]   --->   Operation 164 'getelementptr' 'angle_V_0_addr_3' <Predicate = (!icmp_ln878_1 & !trunc_ln204)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%angle_V_1_addr_2 = getelementptr i8 %angle_V_1, i64 0, i64 %zext_ln195" [source/imgproc/xf_canny_utils.hpp:204]   --->   Operation 165 'getelementptr' 'angle_V_1_addr_2' <Predicate = (!icmp_ln878_1 & trunc_ln204)> <Delay = 0.00>
ST_9 : Operation 166 [2/2] (2.77ns)   --->   "%angle_V_1_load = load i11 %angle_V_1_addr_2" [source/imgproc/xf_canny_utils.hpp:204]   --->   Operation 166 'load' 'angle_V_1_load' <Predicate = (!icmp_ln878_1 & trunc_ln204)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_9 : Operation 167 [2/2] (2.77ns)   --->   "%angle_V_0_load = load i11 %angle_V_0_addr_3" [source/imgproc/xf_canny_utils.hpp:204]   --->   Operation 167 'load' 'angle_V_0_load' <Predicate = (!icmp_ln878_1 & !trunc_ln204)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>

State 10 <SV = 8> <Delay = 3.43>
ST_10 : Operation 168 [1/2] (2.77ns)   --->   "%angle_V_1_load = load i11 %angle_V_1_addr_2" [source/imgproc/xf_canny_utils.hpp:204]   --->   Operation 168 'load' 'angle_V_1_load' <Predicate = (!icmp_ln878_1 & trunc_ln204)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_10 : Operation 169 [1/2] (2.77ns)   --->   "%angle_V_0_load = load i11 %angle_V_0_addr_3" [source/imgproc/xf_canny_utils.hpp:204]   --->   Operation 169 'load' 'angle_V_0_load' <Predicate = (!icmp_ln878_1 & !trunc_ln204)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_10 : Operation 170 [1/1] (0.44ns)   --->   "%select_ln204 = select i1 %trunc_ln204, i8 %angle_V_1_load, i8 %angle_V_0_load" [source/imgproc/xf_canny_utils.hpp:204]   --->   Operation 170 'select' 'select_ln204' <Predicate = (!icmp_ln878_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%angle_buf_V_2 = call i8 @xfExtractPixels<1, 1, 0>, i8 %select_ln204" [source/imgproc/xf_canny_utils.hpp:204]   --->   Operation 171 'call' 'angle_buf_V_2' <Predicate = (!icmp_ln878_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 172 [2/2] (3.43ns)   --->   "%tmp_V_6 = call i8 @xFFindmax3x3<3, 0, 0>, i16 %agg_tmp109_0_i_i, i16 %agg_tmp2_i_i_0_i_i, i16 %l00_buf_V_2, i16 %agg_tmp9_i_i_0_i_i, i16 %agg_tmp12_i_i_0_i_i, i16 %l10_buf_V_2, i16 %agg_tmp20_i_i_0_i_i, i16 %agg_tmp23_i_i_0_i_i, i16 %l20_buf_V_2, i8 %agg_tmp31_i_i_0_i_i, i8 %lowthreshold_read, i8 %highthreshold_read" [source/imgproc/xf_canny_utils.hpp:125]   --->   Operation 172 'call' 'tmp_V_6' <Predicate = (!icmp_ln878_1)> <Delay = 3.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 6.49>
ST_11 : Operation 173 [1/2] (6.49ns)   --->   "%tmp_V_6 = call i8 @xFFindmax3x3<3, 0, 0>, i16 %agg_tmp109_0_i_i, i16 %agg_tmp2_i_i_0_i_i, i16 %l00_buf_V_2, i16 %agg_tmp9_i_i_0_i_i, i16 %agg_tmp12_i_i_0_i_i, i16 %l10_buf_V_2, i16 %agg_tmp20_i_i_0_i_i, i16 %agg_tmp23_i_i_0_i_i, i16 %l20_buf_V_2, i8 %agg_tmp31_i_i_0_i_i, i8 %lowthreshold_read, i8 %highthreshold_read" [source/imgproc/xf_canny_utils.hpp:125]   --->   Operation 173 'call' 'tmp_V_6' <Predicate = (!icmp_ln878_1)> <Delay = 6.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 3.40>
ST_12 : Operation 174 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %nms_mat_data, i8 %tmp_V_6" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'write' 'write_ln174' <Predicate = (!icmp_ln870_4)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z8xFNMS3x3ILi1ELi3ELi0ELi0EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i.i"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!icmp_ln870_4)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 4.03>
ST_13 : Operation 176 [1/1] (1.41ns)   --->   "%row_V_1 = add i10 %row_V, i10 1"   --->   Operation 176 'add' 'row_V_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [2/2] (3.43ns)   --->   "%tmp_V_7 = call i8 @xFFindmax3x3<3, 0, 0>, i16 %agg_tmp109_0_i_i, i16 %agg_tmp2_i_i_0_i_i, i16 0, i16 %agg_tmp9_i_i_0_i_i, i16 %agg_tmp12_i_i_0_i_i, i16 0, i16 %agg_tmp20_i_i_0_i_i, i16 %agg_tmp23_i_i_0_i_i, i16 0, i8 %agg_tmp31_i_i_0_i_i, i8 %lowthreshold_read, i8 %highthreshold_read" [source/imgproc/xf_canny_utils.hpp:369->source/edge_canny_detector.cpp:189]   --->   Operation 177 'call' 'tmp_V_7' <Predicate = true> <Delay = 3.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 178 [1/1] (1.53ns)   --->   "%row_ind_V_1 = add i13 %row_ind_V, i13 1"   --->   Operation 178 'add' 'row_ind_V_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (1.53ns)   --->   "%read_ind_V_1 = add i13 %read_ind_V, i13 1"   --->   Operation 179 'add' 'read_ind_V_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (1.53ns)   --->   "%write_ind_V_1 = add i13 %write_ind_V, i13 1"   --->   Operation 180 'add' 'write_ind_V_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (1.90ns)   --->   "%icmp_ln870_1 = icmp_eq  i13 %row_ind_V_1, i13 3"   --->   Operation 181 'icmp' 'icmp_ln870_1' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.58ns)   --->   "%row_ind_V_2 = select i1 %icmp_ln870_1, i13 0, i13 %row_ind_V_1" [source/imgproc/xf_canny_utils.hpp:386->source/edge_canny_detector.cpp:189]   --->   Operation 182 'select' 'row_ind_V_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (1.90ns)   --->   "%icmp_ln870_2 = icmp_eq  i13 %read_ind_V_1, i13 2"   --->   Operation 183 'icmp' 'icmp_ln870_2' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.58ns)   --->   "%read_ind_V_2 = select i1 %icmp_ln870_2, i13 0, i13 %read_ind_V_1" [source/imgproc/xf_canny_utils.hpp:389->source/edge_canny_detector.cpp:189]   --->   Operation 184 'select' 'read_ind_V_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (1.90ns)   --->   "%icmp_ln870_3 = icmp_eq  i13 %write_ind_V_1, i13 2"   --->   Operation 185 'icmp' 'icmp_ln870_3' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.58ns)   --->   "%write_ind_V_2 = select i1 %icmp_ln870_3, i13 0, i13 %write_ind_V_1" [source/imgproc/xf_canny_utils.hpp:393->source/edge_canny_detector.cpp:189]   --->   Operation 186 'select' 'write_ind_V_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 9> <Delay = 6.49>
ST_14 : Operation 187 [1/2] (6.49ns)   --->   "%tmp_V_7 = call i8 @xFFindmax3x3<3, 0, 0>, i16 %agg_tmp109_0_i_i, i16 %agg_tmp2_i_i_0_i_i, i16 0, i16 %agg_tmp9_i_i_0_i_i, i16 %agg_tmp12_i_i_0_i_i, i16 0, i16 %agg_tmp20_i_i_0_i_i, i16 %agg_tmp23_i_i_0_i_i, i16 0, i8 %agg_tmp31_i_i_0_i_i, i8 %lowthreshold_read, i8 %highthreshold_read" [source/imgproc/xf_canny_utils.hpp:369->source/edge_canny_detector.cpp:189]   --->   Operation 187 'call' 'tmp_V_7' <Predicate = true> <Delay = 6.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 10> <Delay = 3.40>
ST_15 : Operation 188 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %nms_mat_data, i8 %tmp_V_7" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 188 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph26.i.i"   --->   Operation 189 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.28ns
The critical path consists of the following:
	fifo read on port 'lowthreshold' [16]  (3.28 ns)

 <State 2>: 4.65ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V') [23]  (0 ns)
	'getelementptr' operation ('buf_V_0_addr', source/imgproc/xf_canny_utils.hpp:322->source/edge_canny_detector.cpp:189) [32]  (0 ns)
	'store' operation ('store_ln322', source/imgproc/xf_canny_utils.hpp:322->source/edge_canny_detector.cpp:189) of constant 0 on array 'buf.V[0]', source/imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189 [33]  (2.77 ns)
	blocking operation 1.88 ns on control path)

 <State 3>: 6.19ns
The critical path consists of the following:
	fifo read on port 'magnitude_mat_data' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [34]  (3.42 ns)
	'store' operation ('store_ln323', source/imgproc/xf_canny_utils.hpp:323->source/edge_canny_detector.cpp:189) of variable 'tmp.V', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[1]', source/imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189 [36]  (2.77 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row.V') with incoming values : ('row.V') [47]  (1.3 ns)

 <State 5>: 4.04ns
The critical path consists of the following:
	'phi' operation ('row_ind.V') with incoming values : ('row_ind.V', source/imgproc/xf_canny_utils.hpp:386->source/edge_canny_detector.cpp:189) [50]  (0 ns)
	'icmp' operation ('icmp_ln870') [71]  (1.9 ns)
	'select' operation ('top', source/imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189) [74]  (0.813 ns)
	'store' operation ('store_ln348', source/imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189) of variable 'top', source/imgproc/xf_canny_utils.hpp:348->source/edge_canny_detector.cpp:189 on local variable 'top' [75]  (1.33 ns)

 <State 6>: 1.88ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V') [93]  (0 ns)
	'icmp' operation ('icmp_ln878_1') [95]  (1.88 ns)

 <State 7>: 6.19ns
The critical path consists of the following:
	fifo read on port 'magnitude_mat_data' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [130]  (3.42 ns)
	'store' operation ('store_ln187', source/imgproc/xf_canny_utils.hpp:187) of variable 'tmp.V', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[0]', source/imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189 [140]  (2.77 ns)

 <State 8>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('buf_V_0_addr_3', source/imgproc/xf_canny_utils.hpp:195) [163]  (0 ns)
	'load' operation ('buf_V_0_load', source/imgproc/xf_canny_utils.hpp:195) on array 'buf.V[0]', source/imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189 [164]  (2.77 ns)

 <State 9>: 4.1ns
The critical path consists of the following:
	'load' operation ('buf_V_0_load', source/imgproc/xf_canny_utils.hpp:195) on array 'buf.V[0]', source/imgproc/xf_canny_utils.hpp:307->source/edge_canny_detector.cpp:189 [164]  (2.77 ns)
	'mux' operation ('buf0.V', source/imgproc/xf_canny_utils.hpp:195) [169]  (1.33 ns)

 <State 10>: 3.44ns
The critical path consists of the following:
	'call' operation ('tmp.V', source/imgproc/xf_canny_utils.hpp:125) to 'xFFindmax3x3<3, 0, 0>' [181]  (3.44 ns)

 <State 11>: 6.5ns
The critical path consists of the following:
	'call' operation ('tmp.V', source/imgproc/xf_canny_utils.hpp:125) to 'xFFindmax3x3<3, 0, 0>' [181]  (6.5 ns)

 <State 12>: 3.4ns
The critical path consists of the following:
	fifo write on port 'nms_mat_data' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [185]  (3.4 ns)

 <State 13>: 4.03ns
The critical path consists of the following:
	'add' operation ('row_ind.V') [193]  (1.54 ns)
	'icmp' operation ('icmp_ln870_1') [196]  (1.9 ns)
	'select' operation ('row_ind.V', source/imgproc/xf_canny_utils.hpp:386->source/edge_canny_detector.cpp:189) [197]  (0.589 ns)

 <State 14>: 6.5ns
The critical path consists of the following:
	'call' operation ('tmp.V', source/imgproc/xf_canny_utils.hpp:369->source/edge_canny_detector.cpp:189) to 'xFFindmax3x3<3, 0, 0>' [191]  (6.5 ns)

 <State 15>: 3.4ns
The critical path consists of the following:
	fifo write on port 'nms_mat_data' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [192]  (3.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
