{"Source Block": ["hdl/library/util_dac_unpack/util_dac_unpack.v@189:209@HdlStmProcess", "    if (fifo_valid == 1'b1) begin\n        buffer <= dma_data;\n    end\n  end\n\n  always @(posedge clk) begin\n     dma_rd <= 1'b0;\n     if (dac_enable != dac_enable_d1) begin\n       counter <= 'h00;\n     end else if (dac_chan_valid == 1'b1) begin\n       counter <= counter + enable_reduce(CHANNELS);\n       if (counter == 'h00)\n         dma_rd <= 1'b1;\n     end\n     dac_enable_d1 <= dac_enable;\n  end\n\n  generate\n    genvar i;\n    for (i = 0; i < CHANNELS; i = i + 1) begin : gen_data_array\n      assign data_array[i] = buffer[DATA_WIDTH+i*DATA_WIDTH-1:i*DATA_WIDTH];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[197, "       counter <= 'h00;\n"], [199, "       counter <= counter + enable_reduce(CHANNELS);\n"], [200, "       if (counter == 'h00)\n"]], "Add": [[197, "       req_counter <= 'h00;\n"], [200, "       req_counter <= req_counter + enable_reduce(CHANNELS);\n"], [200, "       if (req_counter == 'h00) begin\n"], [201, "       end\n"]]}}