
DLsim Logic Circuit Analysis (Version 3.02)
Copyright (c) 1990 CADsim Technologies. All rights reserved.

Memory     = 277256
Signals    = 243         Externals  = 48          Elements   = 222   
Probes     = 27          Buses      = 1           Macros     = 1     
Sim length = 619         Step time  = 1           Samples    = 107   


    $ sync_bsm                                                            

    A C   A N A L Y S I S 


                %CCLLCCBBBBBXPCLLLBLLBBBLBD
                PLPOOPPUUUUUFAPOOOUOOUUUOUM
                AOUCCUUSSSSSECUCCCSCASSSCSA
                GC_AA_______RK_AAA_AD___A__
                EKALLCGELEBA_EILLLAL_BBALAE
                  D__LORONGDCTN___D_PRGS_DR
                  DBBR RCD DO_TBBADAA A ADR
                  RUG  OK_ RUC RGSRDC C DRO
                  _S   R T _NO  A _DK K D_R
                  H_     R HTU  C IRE   RO 
                  IF       I_N  K E_T   _E 
                  TR       TZT    NO_   IN 
                   E        E_     EC   E  
                   E        RZ     NO   N  
                            OE      U      
                             R      N      
                             O      T      
                                           
                                           
                                           
      TIME
         0      000000000000000000000000000
        12      010000000000000000000000000
        16      000000000000000000000000000
        20      000000000001000000000000000
        32      010000000001000000000000000
        34      110000000001000100000000000
        36      100000000001000100000000000
        52      110000000001000100000000000
        56      100000000001000100000000000
        60      100110000001000100000000000
        72      110110000001000100000000000
        74      010110000001000010000000000
        76      000110000001000010000000000
        92      010110000001000010000000000
        94      210110000001000011100000000
        96      200110000001000011100000000
       100      200110001101000011100000000
       112      210110001101000011100000000
       114      110110001101000010000000000
       116      100110001101000010000000000
       120      100110001100000010000000000
       132      110110001100000010000000000
       136      100110001100000010000000000
       140      100110000100000010000000000
       152      110110000100000010000000000
       154      010110000100000000000000000
       156      000110000100000000000000000
       160      001110000100000000000000000
       172      011110000100000000000000000
       174      111110000100000000000100000
       176      101110000100000000000100000
       192      111110000100000000000100000
       196      101110000100000000000100000
       200      101110000110000000000100000
       212      111110000110000000000100000
       214      311110000110000000000010000
       216      301110000110000000000010000
       232      311110000110000000000010000
       234      011110000110000000000011100
       236      001110000110000000000011100
       240      001110000010000000000011100
       252      011110000010000000000011100
       254      011110000010000000000011000
       256      001110000010000000000011000
       260      001110001110000000000011000
       272      011110001110000000000011000
       274      111110001110000000000010000
       276      101110001110000000000010000
       280      100110000110000000000010000
       292      110110000110000000000010000
       294      010110000110000000000000000
       296      000110000110000000000000000
       300      000110100110000000000000000
       312      010110100110000000000000000
       314      210110100110000000000100000
       316      200110100110000000000100000
       332      210110100110000000000100000
       334      210110100110000100000010000
       336      200110100110000100000010000
       352      210110100110000100000010000
       354      310110100110000010000010000
       356      300110100110000010000010000
       372      310110100110000010000010000
       374      310110100110000011010011010
       376      300110100110000011010011010
       380      300110100110010011010011010
       392      310110100110010011010011010
       394      210110100110010000001000000
       396      200110100110010000001000000
       412      210110100110010000001000000
       414      210110100110010000000100000
       416      200110100110010000000100000
       432      210110100110010000000100000
       434      210110100110010100000010000
       436      200110100110010100000010000
       452      210110100110010100000010000
       454      310110100110010010000010000
       456      300110100110010010000010000
       472      310110100110010010000010000
       474      310110100110010011010011010
       476      300110100110010011010011010
       480      300110100110110011010011010
       492      310110100110110011010011010
       494      010110100110111000000000000
       496      000110100110111000000000000
       500      000111100110111000000000000
       512      010111100110111000000000000
       514      210111100110110000000100000
       516      200111100110110000000100000
       532      210111100110110000000100000
       534      210111100110110100000010000
       536      200111100110110100000010000
       552      210111100110110100000010000
       554      310111100110110010000010000
       556      300111100110110010000010000
       572      310111100110110010000010000
       574      310111100110110011010011010
       576      300111100110110011010011010
       580      300111110110110011010011010
       592      310111110110110011010011010
       594      010111110110111000000000001
       596      000111110110111000000000001
       600      000111010110111000000000001
       612      010111010110111000000000001
       614      010111010110110000000000000
       616      000111010110110000000000000
       619      000111010110110000000000000
 
Simulation Completed Normally.
