// Seed: 1053374404
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`default_nettype wire
`define pp_8 0
`define pp_9 0
`resetall `endcelldefine `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3
);
  logic id_4;
  logic id_5;
endmodule
