{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672135682940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672135682945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 18:08:02 2022 " "Processing started: Tue Dec 27 18:08:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672135682945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672135682945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672135682945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672135683392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672135683392 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Checkkeypad.v(12) " "Verilog HDL information at Checkkeypad.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "Checkkeypad.v" "" { Text "C:/intelFPGA_lite/final project/Checkkeypad.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672135689365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkkeypad.v 1 1 " "Found 1 design units, including 1 entities, in source file checkkeypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 Checkkeypad " "Found entity 1: Checkkeypad" {  } { { "Checkkeypad.v" "" { Text "C:/intelFPGA_lite/final project/Checkkeypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672135689367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672135689367 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mode.v " "Can't analyze file -- file Mode.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1672135689372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "C:/intelFPGA_lite/final project/FrequencyDivider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672135689375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672135689375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "match.v 1 1 " "Found 1 design units, including 1 entities, in source file match.v" { { "Info" "ISGN_ENTITY_NAME" "1 Match " "Found entity 1: Match" {  } { { "Match.v" "" { Text "C:/intelFPGA_lite/final project/Match.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672135689379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672135689379 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SevenDisplay.v(12) " "Verilog HDL information at SevenDisplay.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "SevenDisplay.v" "" { Text "C:/intelFPGA_lite/final project/SevenDisplay.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672135689382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenDisplay " "Found entity 1: SevenDisplay" {  } { { "SevenDisplay.v" "" { Text "C:/intelFPGA_lite/final project/SevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672135689383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672135689383 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(1) " "Verilog HDL Declaration warning at final.v(1): \"final\" is SystemVerilog-2005 keyword" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1672135689386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672135689387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672135689387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrix " "Found entity 1: DotMatrix" {  } { { "DotMatrix.v" "" { Text "C:/intelFPGA_lite/final project/DotMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672135689390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672135689390 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TimeExpire FrequencyDivider.v 2 FrequencyDivider2.v(2) " "Verilog HDL macro warning at FrequencyDivider2.v(2): overriding existing definition for macro \"TimeExpire\", which was defined in \"FrequencyDivider.v\", line 2" {  } { { "FrequencyDivider2.v" "" { Text "C:/intelFPGA_lite/final project/FrequencyDivider2.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1672135689393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider2.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider2 " "Found entity 1: FrequencyDivider2" {  } { { "FrequencyDivider2.v" "" { Text "C:/intelFPGA_lite/final project/FrequencyDivider2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672135689394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672135689394 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "shiw SevenDisplay.v(1) " "Verilog HDL error at SevenDisplay.v(1): object \"shiw\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SevenDisplay.v" "" { Text "C:/intelFPGA_lite/final project/SevenDisplay.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1672135689394 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "show SevenDisplay.v(4) " "Verilog HDL Module Declaration error at SevenDisplay.v(4): top module port \"show\" is not found in the port list" {  } { { "SevenDisplay.v" "" { Text "C:/intelFPGA_lite/final project/SevenDisplay.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1672135689395 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/final project/output_files/final.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/final project/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672135689412 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672135689442 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 27 18:08:09 2022 " "Processing ended: Tue Dec 27 18:08:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672135689442 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672135689442 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672135689442 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672135689442 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672135690032 ""}
