============================================================
   Tang Dynasty, V6.1.154205
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/APP/Anlogic/bin/td.exe
   Built at =   16:13:58 Jan 20 2025
   Run by =     admin
   Run Date =   Mon Aug 11 11:40:11 2025

   Run on =     DESKT-CNBDGRPWD
============================================================
RUN-001 : GUI based run...
RUN-1002 : start command "open_project LVDS_7_1.al -update"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -----------------------------------------------------------
RUN-1001 :    Parameters   |   Settings   |  Default Values  |  Note  
RUN-1001 : -----------------------------------------------------------
RUN-1001 :   enable_seed   |     off      |       off        |        
RUN-1001 :   hfn_to_clock  |  1000000000  |    1000000000    |        
RUN-1001 :     message     |   standard   |     standard     |        
RUN-1001 :   qor_monitor   |      on      |        on        |        
RUN-1001 :   syn_ip_flow   |     off      |       off        |        
RUN-1001 :      thread     |     auto     |       auto       |        
RUN-1001 : -----------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file ../user_source/ip_source/RX_PLL/PH1P_PHY_PLL_WRAPPER_393d45aa68c4.v
HDL-1007 : analyze verilog file ../user_source/ip_source/RX_PLL/RX_PLL.v
HDL-1007 : analyze verilog file ../user_source/ip_source/TX_PLL/RTL/ph1p_phy_pll_wrapper_d8cf02616d56.v
HDL-1007 : analyze verilog file ../user_source/ip_source/TX_PLL/TX_PLL.v
HDL-1007 : analyze verilog file ../user_source/sim_source/cwc/ChipWatcher_ec6f84f3536a.sv
HDL-1007 : analyze verilog file ../user_source/sim_source/cwc/cwc.sv
HDL-1007 : analyze verilog file ../user_source/hdl_source/design_top_wrapper.v
HDL-1007 : undeclared symbol 'S_tx_rst', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(93)
HDL-1007 : undeclared symbol 'S_all_R_data_o', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(96)
HDL-1007 : undeclared symbol 'S_all_G_data_o', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(97)
HDL-1007 : undeclared symbol 'S_all_B_data_o', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(98)
HDL-1007 : undeclared symbol 'S_all_R_data_e', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(99)
HDL-1007 : undeclared symbol 'S_all_G_data_e', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(100)
HDL-1007 : undeclared symbol 'S_all_B_data_e', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(101)
HDL-1007 : undeclared symbol 'S_all_DE', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(103)
HDL-1007 : undeclared symbol 'S_all_VS', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(104)
HDL-1007 : undeclared symbol 'S_all_HS', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(105)
HDL-1007 : undeclared symbol 'S_rx_rst', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(149)
HDL-1007 : undeclared symbol 'O_true_flag_odd', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(181)
HDL-1007 : undeclared symbol 'O_true_flag_even', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(188)
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_rx_wrapper.v
HDL-1007 : undeclared symbol 'S_RGB_true_flag_o', assumed default net type 'wire' in ../user_source/hdl_source/lvds_rx_wrapper.v(295)
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_tx_wrapper.v
HDL-1007 : undeclared symbol 'S_lvds_d8', assumed default net type 'wire' in ../user_source/hdl_source/lvds_tx_wrapper.v(97)
HDL-1007 : analyze verilog file ../user_source/hdl_source/rx_pll.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/test/error_dect.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/tx_pll.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_tx_clk.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/p_n_data_comparison.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_tx_parrall_7_1.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_rx_parrall_1_7.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/protocol/lcd_to_lvds.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_lane.v
HDL-1007 : undeclared symbol 'S_rx_clk_1x', assumed default net type 'wire' in ../user_source/hdl_source/lvds_lane.v(94)
HDL-1007 : undeclared symbol 'S_error_flag', assumed default net type 'wire' in ../user_source/hdl_source/lvds_lane.v(102)
HDL-1007 : analyze verilog file ../user_source/hdl_source/protocol/video_data_process.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_rx_byte_align_1.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/test/rgb_error_dect.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(48)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(50)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(51)
HDL-1007 : back to file '../user_source/hdl_source/enc_file/idelay_ctrl.enc.v' in ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(14)
PRJ-1401 : Successfully analyzed 22 source files.
RUN-1002 : start command "import_device ph1_35p.db -package PH1P35MDG324 -speed 3"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------
ARC-1001 :           OPTION          |          IO           |   SETTING   
ARC-1001 : ----------------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |        35 IOs         |    gpio    
ARC-1001 :            jtag           |  P13/P15/L14/R13/T13  |  dedicate  
ARC-1001 : ----------------------------------------------------------------
RUN-1003 : finish command "import_device ph1_35p.db -package PH1P35MDG324 -speed 3" in  2.322110s wall, 1.671875s user + 0.125000s system = 1.796875s CPU (77.4%)

RUN-1004 : used memory is 466 MB, reserved memory is 436 MB, peak memory is 498 MB
