*
*---- act defproc: cell::gvl02na_x0<> -----
* raw ports:  in[0] in[1] out
*
.subckt _8_8cell_8_8gvl02na_x0 in_20_3 in_21_3 out
*.PININFO in_20_3:I in_21_3:I out:O
*.POWER VDD Vdd
*.POWER GND GND
*.POWER NSUB GND
*.POWER PSUB Vdd
*
* --- node flags ---
*
* out (state-holding): pup_reff=0.4; pdn_reff=-1
*
* --- end node flags ---
*
M0_ #2 in_20_3 Vdd Vdd pch W=0.3U L=0.06U
M1_ #fb6# out Vdd Vdd pch W=0.15U L=0.06U
M2_keeper out #fb6# Vdd Vdd pch W=0.12U L=0.06U
M3_ #fb6# out GND GND nch W=0.15U L=0.06U
M4_keeper #7 Vdd GND GND nch W=0.12U L=1.14U
M5_ out in_21_3 #2 Vdd pch W=0.3U L=0.06U
M6_keeper out #fb6# #7 GND nch W=0.12U L=0.06U
.ends
*---- end of process: gvl02na_x0<> -----
.subckt foo
xcpx0 a b c _8_8cell_8_8gvl02na_x0
.ends
