INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasaki/Desktop/CPU_design/design/design.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasaki/Desktop/CPU_design/design/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasaki/Desktop/CPU_design/design/Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasaki/Desktop/CPU_design/design/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasaki/Desktop/CPU_design/design/test_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasaki/Desktop/CPU_design/design/test_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk
