var searchData=
[
  ['oar1',['OAR1',['../struct_i2_c___type_def.html#ad218fdcb9606477c1d63f8ee38d3c5c9',1,'I2C_TypeDef']]],
  ['oar2',['OAR2',['../struct_i2_c___type_def.html#a03189e2a57c81ae5d103739b72f52c93',1,'I2C_TypeDef']]],
  ['ob_5fbase',['OB_BASE',['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'STM32L1xx.h']]],
  ['ob_5ftypedef',['OB_TypeDef',['../struct_o_b___type_def.html',1,'']]],
  ['obr',['OBR',['../struct_f_l_a_s_h___type_def.html#a24dece1e3b3185456afe34c3dc6add2e',1,'FLASH_TypeDef']]],
  ['odr',['ODR',['../struct_g_p_i_o___type_def.html#a85ce31084cefb4431ee8fd397555a82f',1,'GPIO_TypeDef']]],
  ['olive',['Olive',['../classc_hw_display_graphic.html#aa6de072b539191c7bd3a3325999e940dacf19499beae250c85c56c18dd047c1a2',1,'cHwDisplayGraphic']]],
  ['onready',['onReady',['../classc_download_1_1_interface.html#a584c0b695702363a993145ba0430170c',1,'cDownload::Interface']]],
  ['onreceive',['onReceive',['../classc_u_s_binterf_class_v_s_c.html#a91b157ebcb887c76910854d0032554be',1,'cUSBinterfClassVSC']]],
  ['onstart',['onStart',['../classc_download_1_1_interface.html#a93886483f4ecc9634dd4cf0e26207f06',1,'cDownload::Interface']]],
  ['ontransmit',['onTransmit',['../classc_u_s_binterf_class_v_s_c.html#aabe7f47e5001f613f6d361fd9652b39b',1,'cUSBinterfClassVSC']]],
  ['opamp_5fcsr_5fanawsel1',['OPAMP_CSR_ANAWSEL1',['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fanawsel2',['OPAMP_CSR_ANAWSEL2',['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fanawsel3',['OPAMP_CSR_ANAWSEL3',['../group___peripheral___registers___bits___definition.html#ga7292fb0f4d01d24e7f0b74a0e380f691',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5faop_5frange',['OPAMP_CSR_AOP_RANGE',['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa1cal_5fh',['OPAMP_CSR_OPA1CAL_H',['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa1cal_5fl',['OPAMP_CSR_OPA1CAL_L',['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa1calout',['OPAMP_CSR_OPA1CALOUT',['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa1lpm',['OPAMP_CSR_OPA1LPM',['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa1pd',['OPAMP_CSR_OPA1PD',['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa2cal_5fh',['OPAMP_CSR_OPA2CAL_H',['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa2cal_5fl',['OPAMP_CSR_OPA2CAL_L',['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa2calout',['OPAMP_CSR_OPA2CALOUT',['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa2lpm',['OPAMP_CSR_OPA2LPM',['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa2pd',['OPAMP_CSR_OPA2PD',['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa3cal_5fh',['OPAMP_CSR_OPA3CAL_H',['../group___peripheral___registers___bits___definition.html#ga651e244b6aeb3d84e6c0a7c92b66ec78',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa3cal_5fl',['OPAMP_CSR_OPA3CAL_L',['../group___peripheral___registers___bits___definition.html#ga81d1cac1c2fb6fc29cdea834aa6682fc',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa3calout',['OPAMP_CSR_OPA3CALOUT',['../group___peripheral___registers___bits___definition.html#ga31721a43b927aa5c21ac2593048f4b3c',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa3lpm',['OPAMP_CSR_OPA3LPM',['../group___peripheral___registers___bits___definition.html#ga9a5671520e4b2a48a13fa05830107bbd',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fopa3pd',['OPAMP_CSR_OPA3PD',['../group___peripheral___registers___bits___definition.html#ga9654013fe2fdc451fe058a2cb2acb676',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fs3sel1',['OPAMP_CSR_S3SEL1',['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fs3sel2',['OPAMP_CSR_S3SEL2',['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fs3sel3',['OPAMP_CSR_S3SEL3',['../group___peripheral___registers___bits___definition.html#gadff0805d6ac464d02c69eb17712d0cc8',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fs4sel1',['OPAMP_CSR_S4SEL1',['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fs4sel2',['OPAMP_CSR_S4SEL2',['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fs4sel3',['OPAMP_CSR_S4SEL3',['../group___peripheral___registers___bits___definition.html#ga2f0031b457119e521efdea09a2331f5d',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fs5sel1',['OPAMP_CSR_S5SEL1',['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fs5sel2',['OPAMP_CSR_S5SEL2',['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fs5sel3',['OPAMP_CSR_S5SEL3',['../group___peripheral___registers___bits___definition.html#ga7f40ae8a996a7a1a8b9a1abcaba4d6e2',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fs6sel1',['OPAMP_CSR_S6SEL1',['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fs6sel2',['OPAMP_CSR_S6SEL2',['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fs6sel3',['OPAMP_CSR_S6SEL3',['../group___peripheral___registers___bits___definition.html#gaf3d352251aff35978e0f23da69a40a1d',1,'STM32L1xx.h']]],
  ['opamp_5fcsr_5fs7sel2',['OPAMP_CSR_S7SEL2',['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'STM32L1xx.h']]],
  ['opamp_5flp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flp',['OPAMP_LP_OTR_AO1_OPT_OFFSET_TRIM_LP',['../group___peripheral___registers___bits___definition.html#ga6d67d0c010127eeb9579d64ef4f50b8e',1,'STM32L1xx.h']]],
  ['opamp_5flp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flp',['OPAMP_LP_OTR_AO2_OPT_OFFSET_TRIM_LP',['../group___peripheral___registers___bits___definition.html#gae84ec59f1995faa1f0018e7931cf42b6',1,'STM32L1xx.h']]],
  ['opamp_5flp_5fotr_5fao3_5fopt_5foffset_5ftrim_5flp',['OPAMP_LP_OTR_AO3_OPT_OFFSET_TRIM_LP',['../group___peripheral___registers___bits___definition.html#ga6d9e1e43bbc700b5b4f570e65803ab94',1,'STM32L1xx.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM',['../group___peripheral___registers___bits___definition.html#ga8305bb177fa09fa517ea4b19ea3608c8',1,'STM32L1xx.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM',['../group___peripheral___registers___bits___definition.html#gad26269f17246a77eef9128141817d6fb',1,'STM32L1xx.h']]],
  ['opamp_5fotr_5fao3_5fopt_5foffset_5ftrim',['OPAMP_OTR_AO3_OPT_OFFSET_TRIM',['../group___peripheral___registers___bits___definition.html#gabab4f16051586e59b29f84c3b3316eca',1,'STM32L1xx.h']]],
  ['opamp_5fotr_5fot_5fuser',['OPAMP_OTR_OT_USER',['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'STM32L1xx.h']]],
  ['opamp_5ftypedef',['OPAMP_TypeDef',['../struct_o_p_a_m_p___type_def.html',1,'']]],
  ['open',['open',['../classc_i_s_c___u_d_p.html#a19016a0efd33452381d460c7c784425d',1,'cISC_UDP']]],
  ['open_5fdrain',['OPEN_DRAIN',['../classc_hw_pin_config.html#a404ee113b8c1413de3acfa4a92c92627aa0665c5326d79fb0355b149db46e2953',1,'cHwPinConfig']]],
  ['operator_20bool',['operator bool',['../classc_dev_digital.html#ad03d2abb556c828697f7bd66b4a86f3a',1,'cDevDigital']]],
  ['operator_20chwdisplayfont',['operator cHwDisplayFont',['../classc_hw_display_font_data.html#a2019886856a07a60a4404ccdb50d3a79',1,'cHwDisplayFontData']]],
  ['operator_20float',['operator float',['../classc_dev_analog_in.html#af8c804410dad4721dab032bfdb8eec6f',1,'cDevAnalogIn']]],
  ['operator_20t',['operator T',['../classc_cmd_para_type.html#a342cb4e199fdd800379a408c3be99150',1,'cCmdParaType::operator T()'],['../classc_h_t_t_p___para_type.html#a0d7bcb4aa1c785a409c38cfc8671465f',1,'cHTTP_ParaType::operator T()']]],
  ['operator_20t_20_2a',['operator T *',['../classc_data_pointer.html#a245e85b7db1bff696e1ec9d7eae2fcd0',1,'cDataPointer']]],
  ['operator_28_29',['operator()',['../classc_c_r_c.html#a5a9690926776c095a1137389da00ddf5',1,'cCRC']]],
  ['operator_3c_3c',['operator&lt;&lt;',['../classc_dev_memory_fragment.html#a7f19dac70306db7e5e9bd7e213c00da3',1,'cDevMemoryFragment::operator&lt;&lt;()'],['../classc_fifo.html#af553998e2ac4a78dbbea0b68d237ac79',1,'cFifo::operator&lt;&lt;()'],['../classc_shared_mem.html#a540c1e1cfd8ee505631664076d1e25e7',1,'cSharedMem::operator&lt;&lt;()']]],
  ['operator_3d',['operator=',['../classc_dev_analog_out.html#acaf48d610804538fb5fb9777aa879d0c',1,'cDevAnalogOut::operator=()'],['../classc_dev_digital.html#aeb56768eafb2ecd58d71bf4dd0a8c48c',1,'cDevDigital::operator=(bool value)'],['../classc_dev_digital.html#a0cd9c685b7831a022ae5aca8c65048a3',1,'cDevDigital::operator=(cDevDigital &amp;x)'],['../classc_data_pointer.html#ae6d28f00d46160576275ca06540b9ae6',1,'cDataPointer::operator=()'],['../classc_cmd_para_type.html#ac4437f6ad54b018e7c8da2885c0e028a',1,'cCmdParaType::operator=()'],['../classc_h_t_t_p___para_type.html#a02944408fe97ce23e7d1c7d46a39cc1f',1,'cHTTP_ParaType::operator=()']]],
  ['operator_3e_3e',['operator&gt;&gt;',['../classc_dev_memory_fragment.html#ab2084803d07bb43ba0a34b0fac966c24',1,'cDevMemoryFragment::operator&gt;&gt;()'],['../classc_fifo.html#a3f228a1376c007c48a650777507214a5',1,'cFifo::operator&gt;&gt;()'],['../classc_shared_mem.html#a7ce93d4dc9b4c4a458b38835d5b4d8f2',1,'cSharedMem::operator&gt;&gt;()']]],
  ['operator_5b_5d',['operator[]',['../classc_list.html#ae50d536e609781808ff2f0158228870d',1,'cList']]],
  ['optkeyr',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab',1,'FLASH_TypeDef']]],
  ['or',['OR',['../struct_t_i_m___type_def.html#a145760563b46fcdeedddf7c92ee68d61',1,'TIM_TypeDef']]],
  ['ospeedr',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6',1,'GPIO_TypeDef']]],
  ['otr',['OTR',['../struct_o_p_a_m_p___type_def.html#a6a80544bc693d9c51045b3652c43fd22',1,'OPAMP_TypeDef']]],
  ['otyper',['OTYPER',['../struct_g_p_i_o___type_def.html#a4c441e20e7dcea37e648e6e8f1eda862',1,'GPIO_TypeDef']]],
  ['out',['Out',['../classc_dev_digital.html#a1d072915be0457871137cdf8d7ffb7e6a14f4cd73e0ed1681ce52649820faab1a',1,'cDevDigital::Out()'],['../classc_hw_port.html#a02affa2595f61c05fcbe3fc78828138fa9825ae815080cd8c8895df7e2775002e',1,'cHwPort::Out()']]],
  ['outod',['OutOD',['../classc_dev_digital.html#a1d072915be0457871137cdf8d7ffb7e6a6936c17b0a99a41ca7d5cfc1b7e05c6d',1,'cDevDigital::OutOD()'],['../classc_hw_port.html#a02affa2595f61c05fcbe3fc78828138fab37049712970b364f0bd554379b96d16',1,'cHwPort::OutOD()']]],
  ['outpd',['OutPD',['../classc_dev_digital.html#a1d072915be0457871137cdf8d7ffb7e6aa3595416215d3da63fb2150fd1b0a561',1,'cDevDigital::OutPD()'],['../classc_hw_port.html#a02affa2595f61c05fcbe3fc78828138fa9134729ad8363dec8b8cc52904ede407',1,'cHwPort::OutPD()']]],
  ['outpp',['OutPP',['../classc_hw_port.html#a02affa2595f61c05fcbe3fc78828138fa19c948c46fa7849c786f79aa04b9a34c',1,'cHwPort']]],
  ['outpu',['OutPU',['../classc_dev_digital.html#a1d072915be0457871137cdf8d7ffb7e6aabf73b3a641d95df7a00ded5947b3087',1,'cDevDigital::OutPU()'],['../classc_hw_port.html#a02affa2595f61c05fcbe3fc78828138faf9cb284e029be8e1bb0f190515043093',1,'cHwPort::OutPU()']]],
  ['output',['OUTPUT',['../classc_hw_pin_config.html#a404ee113b8c1413de3acfa4a92c92627a4d543d8fb5b4f069e2b48147e330d3e5',1,'cHwPinConfig']]]
];
