<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Tue Sep 24 19:55:26 2013</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2013.2 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>272601</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD></TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>virtex7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7vx485t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffg1761</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>c598533a5406517193f3975032c9beba</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>7a86606238ad463288f6661e1f1126be</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>6</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>RedHatEnterpriseServer</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Red Hat Enterprise Linux Server release 6.4 (Santiago)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-2600 CPU @ 3.40GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>1600.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>16.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=12</TD>
   <TD>constraintsetcount=1</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_1</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=1</TD>
   <TD>totalimplruns=1</TD>
   <TD>board=Virtex-7 VC707 Evaluation Platform</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=7</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2=1</TD>
    <TD>bufg=4</TD>
    <TD>carry4=50</TD>
    <TD>fdce=979</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=81</TD>
    <TD>fdre=163</TD>
    <TD>fdse=10</TD>
    <TD>gnd=41</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=1</TD>
    <TD>ibufds=1</TD>
    <TD>ldce=1</TD>
    <TD>lut1=146</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=93</TD>
    <TD>lut3=97</TD>
    <TD>lut4=368</TD>
    <TD>lut5=1357</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=67826</TD>
    <TD>muxf7=29796</TD>
    <TD>muxf8=7962</TD>
    <TD>obuf=46</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=258</TD>
    <TD>srl16e=130</TD>
    <TD>srlc16e=3</TD>
    <TD>srlc32e=45</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=18</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2=1</TD>
    <TD>bufg=4</TD>
    <TD>carry4=50</TD>
    <TD>fdce=979</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=81</TD>
    <TD>fdre=163</TD>
    <TD>fdse=10</TD>
    <TD>gnd=41</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=1</TD>
    <TD>ibufds=1</TD>
    <TD>ldce=1</TD>
    <TD>lut1=146</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=93</TD>
    <TD>lut3=97</TD>
    <TD>lut4=368</TD>
    <TD>lut5=1357</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=67826</TD>
    <TD>muxf7=29796</TD>
    <TD>muxf8=7962</TD>
    <TD>obuf=46</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=258</TD>
    <TD>srl16e=130</TD>
    <TD>srlc16e=3</TD>
    <TD>srlc32e=45</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=18</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>flow_state=post_synth</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>chipscope_icon_v1_06_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>c_use_new_parser=0</TD>
    <TD>c_xco_list=Number_Control_Ports=1;Use_Ext_Bscan=false;User_Scan_Chain=USER1;Enable_Jtag_Bufg=true;Use_Unused_Bscan=false;Use_Softbscan=false</TD>
    <TD>c_xdevicefamily=virtex7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_core_type=1</TD>
    <TD>c_major_version=14</TD>
    <TD>c_minor_version=2</TD>
    <TD>c_build_revision=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_core_major_ver=1</TD>
    <TD>c_core_minor_ver=2</TD>
    <TD>c_core_minor_alpha_ver=97</TD>
    <TD>c_mfg_id=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_bufr=0</TD>
    <TD>c_use_sim=0</TD>
    <TD>c_use_softbscan=0</TD>
    <TD>c_part_idcode_register=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_jtag_bufg=1</TD>
    <TD>c_num_control_ports=1</TD>
    <TD>c_use_control0=1</TD>
    <TD>c_use_control1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_control2=0</TD>
    <TD>c_use_control3=0</TD>
    <TD>c_use_control4=0</TD>
    <TD>c_use_control5=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_control6=0</TD>
    <TD>c_use_control7=0</TD>
    <TD>c_use_control8=0</TD>
    <TD>c_use_control9=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_control10=0</TD>
    <TD>c_use_control11=0</TD>
    <TD>c_use_control12=0</TD>
    <TD>c_use_control13=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_control14=0</TD>
    <TD>c_use_ext_bscan=0</TD>
    <TD>c_use_unused_bscan=0</TD>
    <TD>c_use_xst_tck_workaround=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_example_design=false</TD>
    <TD>c_constraint_type=external</TD>
    <TD>c_user_scan_chain=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>chipscope_ila_v1_05_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>c_xco_list=Component_Name=chipscope_ila;Number_Of_Trigger_Ports=1;Max_Sequence_Levels=1;Use_RPMs=false;Enable_Trigger_Output_Port=false;Sample_On=Rising;Sample_Data_Depth=65536;Enable_Storage_Qualification=true;Data_Same_As_Trigger=false;Data_Port_Width=128;Trigger_Port_Width_1=64;Match_Units_1=1;Counter_Width_1=Disabled;Match_Type_1=basic;Exclude_From_Data_Storage_1=true;Trigger_Port_Width_2=8;Match_Units_2=1;Counter_Width_2=Disabled;Match_Type_2=basic_with_edges;Exclude_From_Data_Storage_2=true;Trigger_Port_Width_3=8;Match_Units_3=1;Counter_Width_3=Disabled;Match_Type_3=basic_with_edges;Exclude_From_Data_Storage_3=true;Trigger_Port_Width_4=8;Match_Units_4=1;Counter_Width_4=Disabled;Match_Type_4=basic_with_edges;Exclude_From_Data_Storage_4=true;Trigger_Port_Width_5=8;Match_Units_5=1;Counter_Width_5=Disabled;Match_Type_5=basic_with_edges;Exclude_From_Data_Storage_5=true;Trigger_Port_Width_6=8;Match_Units_6=1;Counter_Width_6=Disabled;Match_Type_6=basic_with_edges;Exclude_From_Data_Storage_6=true;Trigger_Port_Width_7=8;Match_Units_7=1;Counter_Width_7=Disabled;Match_Type_7=basic_with_edges;Exclude_From_Data_Storage_7=true;Trigger_Port_Width_8=8;Match_Units_8=1;Counter_Width_8=Disabled;Match_Type_8=basic_with_edges;Exclude_From_Data_Storage_8=true;Trigger_Port_Width_9=8;Match_Units_9=1;Counter_Width_9=Disabled;Match_Type_9=basic_with_edges;Exclude_From_Data_Storage_9=true;Trigger_Port_Width_10=8;Match_Units_10=1;Counter_Width_10=Disabled;Match_Type_10=basic_with_edges;Exclude_From_Data_Storage_10=true;Trigger_Port_Width_11=8;Match_Units_11=1;Counter_Width_11=Disabled;Match_Type_11=basic_with_edges;Exclude_From_Data_Storage_11=true;Trigger_Port_Width_12=8;Match_Units_12=1;Counter_Width_12=Disabled;Match_Type_12=basic_with_edges;Exclude_From_Data_Storage_12=true;Trigger_Port_Width_13=8;Match_Units_13=1;Counter_Width_13=Disabled;Match_Type_13=basic_with_edges;Exclude_From_Data_Storage_13=true;Trigger_Port_Width_14=8;Match_Units_14=1;Counter_Width_14=Disabled;Match_Type_14=basic_with_edges;Exclude_From_Data_Storage_14=true;Trigger_Port_Width_15=8;Match_Units_15=1;Counter_Width_15=Disabled;Match_Type_15=basic_with_edges;Exclude_From_Data_Storage_15=true;Trigger_Port_Width_16=8;Match_Units_16=1;Counter_Width_16=Disabled;Match_Type_16=basic_with_edges;Exclude_From_Data_Storage_16=true</TD>
    <TD>c_xdevicefamily=virtex7</TD>
    <TD>c_core_type=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mfg_id=1</TD>
    <TD>c_major_version=14</TD>
    <TD>c_minor_version=2</TD>
    <TD>c_build_revision=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_core_major_ver=1</TD>
    <TD>c_core_minor_ver=4</TD>
    <TD>c_core_minor_alpha_ver=97</TD>
    <TD>c_ram_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_srl16_type=2</TD>
    <TD>c_use_inv_clk=0</TD>
    <TD>c_use_rpm=0</TD>
    <TD>c_use_trig_out=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_atc_clkin=0</TD>
    <TD>c_use_data=1</TD>
    <TD>c_use_trig0=1</TD>
    <TD>c_use_trig1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_trig2=0</TD>
    <TD>c_use_trig3=0</TD>
    <TD>c_use_trig4=0</TD>
    <TD>c_use_trig5=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_trig6=0</TD>
    <TD>c_use_trig7=0</TD>
    <TD>c_use_trig8=0</TD>
    <TD>c_use_trig9=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_trig10=0</TD>
    <TD>c_use_trig11=0</TD>
    <TD>c_use_trig12=0</TD>
    <TD>c_use_trig13=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_trig14=0</TD>
    <TD>c_use_trig15=0</TD>
    <TD>c_use_trigdata0=0</TD>
    <TD>c_use_trigdata1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_trigdata2=0</TD>
    <TD>c_use_trigdata3=0</TD>
    <TD>c_use_trigdata4=0</TD>
    <TD>c_use_trigdata5=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_trigdata6=0</TD>
    <TD>c_use_trigdata7=0</TD>
    <TD>c_use_trigdata8=0</TD>
    <TD>c_use_trigdata9=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_trigdata10=0</TD>
    <TD>c_use_trigdata11=0</TD>
    <TD>c_use_trigdata12=0</TD>
    <TD>c_use_trigdata13=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_trigdata14=0</TD>
    <TD>c_use_trigdata15=0</TD>
    <TD>c_data_width=128</TD>
    <TD>c_data_depth=65536</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_gap=0</TD>
    <TD>c_timestamp_type=0</TD>
    <TD>c_timestamp_width=32</TD>
    <TD>c_timestamp_depth=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_storage_qual=1</TD>
    <TD>c_tseq_type=0</TD>
    <TD>c_num_tseq_cnt=0</TD>
    <TD>c_tseq_cnt1_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tseq_cnt0_width=1</TD>
    <TD>c_num_tseq_states=1</TD>
    <TD>c_use_tc_mcnt=0</TD>
    <TD>c_tc_mcnt_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ext_cap_rate_mode=0</TD>
    <TD>c_ext_cap_pin_mode=0</TD>
    <TD>c_num_ext_cap_pins=8</TD>
    <TD>c_ext_cap_use_reg=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_match_units=1</TD>
    <TD>c_trig0_width=64</TD>
    <TD>c_trig1_width=1</TD>
    <TD>c_trig2_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trig3_width=1</TD>
    <TD>c_trig4_width=1</TD>
    <TD>c_trig5_width=1</TD>
    <TD>c_trig6_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trig7_width=1</TD>
    <TD>c_trig8_width=1</TD>
    <TD>c_trig9_width=1</TD>
    <TD>c_trig10_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trig11_width=1</TD>
    <TD>c_trig12_width=1</TD>
    <TD>c_trig13_width=1</TD>
    <TD>c_trig14_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trig15_width=1</TD>
    <TD>c_m0_tpid=0</TD>
    <TD>c_m1_tpid=1</TD>
    <TD>c_m2_tpid=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m3_tpid=3</TD>
    <TD>c_m4_tpid=4</TD>
    <TD>c_m5_tpid=5</TD>
    <TD>c_m6_tpid=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m7_tpid=7</TD>
    <TD>c_m8_tpid=8</TD>
    <TD>c_m9_tpid=9</TD>
    <TD>c_m10_tpid=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m11_tpid=11</TD>
    <TD>c_m12_tpid=12</TD>
    <TD>c_m13_tpid=13</TD>
    <TD>c_m14_tpid=14</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m15_tpid=15</TD>
    <TD>c_m0_type=0</TD>
    <TD>c_m1_type=0</TD>
    <TD>c_m2_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m3_type=0</TD>
    <TD>c_m4_type=0</TD>
    <TD>c_m5_type=0</TD>
    <TD>c_m6_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m7_type=0</TD>
    <TD>c_m8_type=0</TD>
    <TD>c_m9_type=0</TD>
    <TD>c_m10_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m11_type=0</TD>
    <TD>c_m12_type=0</TD>
    <TD>c_m13_type=0</TD>
    <TD>c_m14_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m15_type=0</TD>
    <TD>c_use_mcnt0=0</TD>
    <TD>c_use_mcnt1=0</TD>
    <TD>c_use_mcnt2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_mcnt3=0</TD>
    <TD>c_use_mcnt4=0</TD>
    <TD>c_use_mcnt5=0</TD>
    <TD>c_use_mcnt6=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_mcnt7=0</TD>
    <TD>c_use_mcnt8=0</TD>
    <TD>c_use_mcnt9=0</TD>
    <TD>c_use_mcnt10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_mcnt11=0</TD>
    <TD>c_use_mcnt12=0</TD>
    <TD>c_use_mcnt13=0</TD>
    <TD>c_use_mcnt14=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_mcnt15=0</TD>
    <TD>c_mcnt0_width=1</TD>
    <TD>c_mcnt1_width=1</TD>
    <TD>c_mcnt2_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mcnt3_width=1</TD>
    <TD>c_mcnt4_width=1</TD>
    <TD>c_mcnt5_width=1</TD>
    <TD>c_mcnt6_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mcnt7_width=1</TD>
    <TD>c_mcnt8_width=1</TD>
    <TD>c_mcnt9_width=1</TD>
    <TD>c_mcnt10_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mcnt11_width=1</TD>
    <TD>c_mcnt12_width=1</TD>
    <TD>c_mcnt13_width=1</TD>
    <TD>c_mcnt14_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mcnt15_width=1</TD>
    <TD>c_constraint_type=external</TD>
    <TD>c_example_design=false</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=76372</TD>
    <TD>slice_luts_loced=0</TD>
    <TD>slice_luts_available=303600</TD>
    <TD>slice_luts_util_percentage=25.15</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=76258</TD>
    <TD>lut_as_logic_loced=0</TD>
    <TD>lut_as_logic_available=303600</TD>
    <TD>lut_as_logic_util_percentage=25.11</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=114</TD>
    <TD>lut_as_memory_loced=0</TD>
    <TD>lut_as_memory_available=130800</TD>
    <TD>lut_as_memory_util_percentage=0.08</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_distributed_ram_loced=0</TD>
    <TD>lut_as_shift_register_used=114</TD>
    <TD>lut_as_shift_register_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=1202</TD>
    <TD>slice_registers_loced=0</TD>
    <TD>slice_registers_available=607200</TD>
    <TD>slice_registers_util_percentage=0.19</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=1201</TD>
    <TD>register_as_flip_flop_loced=0</TD>
    <TD>register_as_flip_flop_available=607200</TD>
    <TD>register_as_flip_flop_util_percentage=0.19</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=1</TD>
    <TD>register_as_latch_loced=0</TD>
    <TD>register_as_latch_available=607200</TD>
    <TD>register_as_latch_util_percentage=0.01</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=23123</TD>
    <TD>f7_muxes_loced=0</TD>
    <TD>f7_muxes_available=151800</TD>
    <TD>f7_muxes_util_percentage=15.23</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=7962</TD>
    <TD>f8_muxes_loced=0</TD>
    <TD>f8_muxes_available=75900</TD>
    <TD>f8_muxes_util_percentage=10.49</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=22515</TD>
    <TD>slice_loced=0</TD>
    <TD>slice_available=75900</TD>
    <TD>slice_util_percentage=29.66</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=76258</TD>
    <TD>lut_as_logic_loced=0</TD>
    <TD>lut_as_logic_available=303600</TD>
    <TD>lut_as_logic_util_percentage=25.11</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_loced=</TD>
    <TD>using_o6_output_only_used=76142</TD>
    <TD>using_o6_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=116</TD>
    <TD>using_o5_and_o6_loced=</TD>
    <TD>lut_as_memory_used=114</TD>
    <TD>lut_as_memory_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=130800</TD>
    <TD>lut_as_memory_util_percentage=0.08</TD>
    <TD>lut_as_distributed_ram_used=0</TD>
    <TD>lut_as_distributed_ram_loced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_shift_register_used=114</TD>
    <TD>lut_as_shift_register_loced=0</TD>
    <TD>using_o5_output_only_used=1</TD>
    <TD>using_o5_output_only_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o6_output_only_used=49</TD>
    <TD>using_o6_output_only_loced=</TD>
    <TD>using_o5_and_o6_used=64</TD>
    <TD>using_o5_and_o6_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_used=76756</TD>
    <TD>lut_flip_flop_pairs_loced=0</TD>
    <TD>lut_flip_flop_pairs_available=303600</TD>
    <TD>lut_flip_flop_pairs_util_percentage=25.28</TD>
</TR><TR ALIGN='LEFT'>    <TD>fully_used_lut_ff_pairs_used=612</TD>
    <TD>fully_used_lut_ff_pairs_loced=</TD>
    <TD>lut_ff_pairs_with_unused_lut_used=385</TD>
    <TD>lut_ff_pairs_with_unused_lut_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_flip_flop_used=75759</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_loced=</TD>
    <TD>unique_control_sets_used=64</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=286(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_used=258</TD>
    <TD>block_ram_tile_loced=0</TD>
    <TD>block_ram_tile_available=1030</TD>
    <TD>block_ram_tile_util_percentage=25.04</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo*_used=258</TD>
    <TD>ramb36_fifo*_loced=0</TD>
    <TD>ramb36_fifo*_available=1030</TD>
    <TD>ramb36_fifo*_util_percentage=25.04</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_only_used=258</TD>
    <TD>ramb18_used=0</TD>
    <TD>ramb18_loced=0</TD>
    <TD>ramb18_available=2060</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=0</TD>
    <TD>dsps_loced=0</TD>
    <TD>dsps_available=2800</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_and_gtx</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bonded_iob_used=49</TD>
    <TD>bonded_iob_loced=49</TD>
    <TD>bonded_iob_available=700</TD>
    <TD>bonded_iob_util_percentage=7.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>iob_master_pads_used=26</TD>
    <TD>iob_master_pads_loced=</TD>
    <TD>iob_slave_pads_used=23</TD>
    <TD>iob_slave_pads_loced=</TD>
</TR><TR ALIGN='LEFT'>    <TD>bonded_ipads_used=0</TD>
    <TD>bonded_ipads_loced=0</TD>
    <TD>bonded_ipads_available=86</TD>
    <TD>bonded_ipads_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bonded_opads_used=0</TD>
    <TD>bonded_opads_loced=0</TD>
    <TD>bonded_opads_available=56</TD>
    <TD>bonded_opads_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_channel_used=0</TD>
    <TD>gtxe2_channel_loced=0</TD>
    <TD>gtxe2_channel_available=28</TD>
    <TD>gtxe2_channel_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtxe2_common_used=0</TD>
    <TD>gtxe2_common_loced=0</TD>
    <TD>gtxe2_common_available=7</TD>
    <TD>gtxe2_common_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufgds_used=0</TD>
    <TD>ibufgds_loced=0</TD>
    <TD>ibufgds_available=672</TD>
    <TD>ibufgds_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelayctrl_used=0</TD>
    <TD>idelayctrl_loced=0</TD>
    <TD>idelayctrl_available=14</TD>
    <TD>idelayctrl_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo_used=0</TD>
    <TD>in_fifo_loced=0</TD>
    <TD>in_fifo_available=56</TD>
    <TD>in_fifo_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>out_fifo_used=0</TD>
    <TD>out_fifo_loced=0</TD>
    <TD>out_fifo_available=56</TD>
    <TD>out_fifo_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_ref_used=0</TD>
    <TD>phaser_ref_loced=0</TD>
    <TD>phaser_ref_available=14</TD>
    <TD>phaser_ref_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>phy_control_used=0</TD>
    <TD>phy_control_loced=0</TD>
    <TD>phy_control_available=14</TD>
    <TD>phy_control_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_out_phaser_out_phy_used=0</TD>
    <TD>phaser_out_phaser_out_phy_loced=0</TD>
    <TD>phaser_out_phaser_out_phy_available=56</TD>
    <TD>phaser_out_phaser_out_phy_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_in_phaser_in_phy_used=0</TD>
    <TD>phaser_in_phaser_in_phy_loced=0</TD>
    <TD>phaser_in_phaser_in_phy_available=56</TD>
    <TD>phaser_in_phaser_in_phy_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2_idelaye2_finedelay_used=0</TD>
    <TD>idelaye2_idelaye2_finedelay_loced=0</TD>
    <TD>idelaye2_idelaye2_finedelay_available=700</TD>
    <TD>idelaye2_idelaye2_finedelay_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>odelaye2_odelaye2_finedelay_used=0</TD>
    <TD>odelaye2_odelaye2_finedelay_loced=0</TD>
    <TD>odelaye2_odelaye2_finedelay_available=700</TD>
    <TD>odelaye2_odelaye2_finedelay_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte2_used=0</TD>
    <TD>ibufds_gte2_loced=0</TD>
    <TD>ibufds_gte2_available=28</TD>
    <TD>ibufds_gte2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ilogic_used=0</TD>
    <TD>ilogic_loced=0</TD>
    <TD>ilogic_available=700</TD>
    <TD>ilogic_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ologic_used=0</TD>
    <TD>ologic_loced=0</TD>
    <TD>ologic_available=700</TD>
    <TD>ologic_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=4</TD>
    <TD>bufgctrl_loced=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=12.50</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_loced=0</TD>
    <TD>bufio_available=56</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=0</TD>
    <TD>mmcme2_adv_loced=0</TD>
    <TD>mmcme2_adv_available=14</TD>
    <TD>mmcme2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_loced=0</TD>
    <TD>plle2_adv_available=14</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_loced=0</TD>
    <TD>bufmrce_available=28</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=0</TD>
    <TD>bufhce_loced=0</TD>
    <TD>bufhce_available=168</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=0</TD>
    <TD>bufr_loced=0</TD>
    <TD>bufr_available=56</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=1</TD>
    <TD>bscane2_loced=1</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=25.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_loced=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_loced=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_loced=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_loced=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_loced=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=0</TD>
    <TD>pcie_2_1_loced=0</TD>
    <TD>pcie_2_1_available=4</TD>
    <TD>pcie_2_1_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_loced=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=0</TD>
    <TD>xadc_loced=0</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut6_used=37322</TD>
    <TD>lut5_used=28738</TD>
    <TD>muxf7_used=23123</TD>
    <TD>muxf8_used=7962</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_used=7552</TD>
    <TD>lut4_used=2251</TD>
    <TD>fdce_used=963</TD>
    <TD>lut2_used=500</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_used=258</TD>
    <TD>fdre_used=163</TD>
    <TD>srl16e_used=130</TD>
    <TD>fdpe_used=65</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4_used=50</TD>
    <TD>obuf_used=46</TD>
    <TD>srlc32e_used=45</TD>
    <TD>lut1_used=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_used=10</TD>
    <TD>bufg_used=4</TD>
    <TD>srlc16e_used=3</TD>
    <TD>ldce_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_used=1</TD>
    <TD>ibuf_used=1</TD>
    <TD>bscane2_used=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7vx485tffg1761-2</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=top_test</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_limit=default::10000</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-mode=default::default</TD>
    <TD>-fsm_extraction=default::auto</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-resource_sharing=default::auto</TD>
    <TD>-control_set_opt_threshold=default::1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:09:18s</TD>
    <TD>memory_peak=2705.645MB</TD>
    <TD>memory_gain=2551.945MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
