
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099192                       # Number of seconds simulated
sim_ticks                                 99192268299                       # Number of ticks simulated
final_tick                               627268977801                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170980                       # Simulator instruction rate (inst/s)
host_op_rate                                   215999                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5148473                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902596                       # Number of bytes of host memory used
host_seconds                                 19266.35                       # Real time elapsed on the host
sim_insts                                  3294166778                       # Number of instructions simulated
sim_ops                                    4161505656                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       755584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2051584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1723392                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4535424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1514752                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1514752                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5903                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16028                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13464                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35433                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11834                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11834                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        18066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7617368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20682902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17374257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                45723564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        18066                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16776                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14195                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              49036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15270868                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15270868                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15270868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        18066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7617368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20682902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14195                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17374257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               60994431                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               237871148                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21507364                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17435524                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1980014                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8765477                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8147545                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2333446                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93711                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186339575                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119910750                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21507364                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10480991                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26390796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6035947                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3588672                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11514066                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1978532                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220349477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.668359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.028862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193958681     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1838625      0.83%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336877      1.51%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089762      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964664      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1616163      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          925111      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955973      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12663621      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220349477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090416                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.504100                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184448047                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5497356                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26329145                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        44757                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4030171                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3734961                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147174878                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4030171                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184919657                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1185065                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3234527                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25873221                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1106835                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147051887                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        178770                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       479181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208594462                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684970130                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684970130                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36889940                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4101752                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13864985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81677                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1594562                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146085287                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137973239                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       117232                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22022582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46253361                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220349477                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626156                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299302                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160857782     73.00%     73.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25178198     11.43%     84.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13547614      6.15%     90.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6865917      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8184853      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2650422      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2484009      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438970      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       141712      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220349477                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416603     59.71%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143289     20.54%     80.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137850     19.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116028544     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978342      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12788140      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7161306      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137973239                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.580034                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697742                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005057                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    497110928                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168141890                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134988412                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138670981                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268240                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2671564                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92857                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4030171                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         803906                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       113859                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146119104                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8390                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13864985                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183885                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1057766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102452                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2160218                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135980926                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12338368                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1992312                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19499525                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195942                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7161157                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.571658                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134988457                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134988412                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77885404                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216955469                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.567485                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358993                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22990095                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2005149                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216319306                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.569202                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368867                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164464826     76.03%     76.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23870210     11.03%     87.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12382123      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3981178      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464265      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1835268      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1058027      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937491      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325918      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216319306                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325918                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           360112816                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296269063                       # The number of ROB writes
system.switch_cpus0.timesIdled                2882532                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17521671                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.378711                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.378711                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.420396                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.420396                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611604791                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188908390                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135835511                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               237871148                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21709805                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17587834                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1986558                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8625823                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8180936                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2437516                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89904                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    183519149                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120741260                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21709805                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10618452                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26445742                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6098544                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3938483                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11481281                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1986916                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    217970338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.680588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.053595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       191524596     87.87%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2463798      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1938248      0.89%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4554073      2.09%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          977660      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1525322      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1174640      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          735645      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13076356      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    217970338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091267                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.507591                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       181488641                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6028627                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26340148                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        87369                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4025549                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3742216                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42038                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148059119                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75192                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4025549                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       181988611                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1556277                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3087286                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25897851                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1414760                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     147925721                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        19518                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271894                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       531709                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       174420                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    208095866                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    690315388                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    690315388                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168978337                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39117529                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37337                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20962                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4670691                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14364385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7152280                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       135258                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1588236                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146873531                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37315                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137952437                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       139250                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24563560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51107124                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4579                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    217970338                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.632895                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.303841                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    158513719     72.72%     72.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25472752     11.69%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12355153      5.67%     90.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8261001      3.79%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7639814      3.50%     97.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2572009      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2651828      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       376389      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       127673      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    217970338                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         395677     59.08%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        136095     20.32%     79.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       137952     20.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115858086     83.98%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2091210      1.52%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16368      0.01%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12891616      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7095157      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137952437                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.579946                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             669724                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004855                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    494684186                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171474885                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134415230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138622161                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       348602                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3243284                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1011                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          479                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       196988                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4025549                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1000567                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        94672                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146910846                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        17982                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14364385                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7152280                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20947                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80291                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          479                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1079790                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1126424                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2206214                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135444077                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12448298                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2508360                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19542176                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19195780                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7093878                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569401                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134416209                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134415230                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79602545                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219769918                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.565076                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362209                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98993930                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121574224                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25337674                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32736                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1989841                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    213944789                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.568250                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372981                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    162901940     76.14%     76.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24017930     11.23%     87.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10487235      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5960229      2.79%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4317096      2.02%     97.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1696066      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1308503      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       944915      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2310875      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    213944789                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98993930                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121574224                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18076393                       # Number of memory references committed
system.switch_cpus1.commit.loads             11121101                       # Number of loads committed
system.switch_cpus1.commit.membars              16368                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17467845                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109542881                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2475103                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2310875                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           358545812                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          297849478                       # The number of ROB writes
system.switch_cpus1.timesIdled                2962250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19900810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98993930                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121574224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98993930                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.402886                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.402886                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.416166                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.416166                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       610100921                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187186532                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136756090                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32736                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               237871148                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20567818                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16755030                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1835205                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8071882                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7792957                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2147384                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        83422                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    185496867                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115658077                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20567818                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9940341                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24446227                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5464699                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7571724                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11345959                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1832759                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    221117239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.632754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.003127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       196671012     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2619620      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2054070      0.93%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2207231      1.00%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1878755      0.85%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1048540      0.47%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          718814      0.33%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1860900      0.84%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12058297      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    221117239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.086466                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.486222                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       183342934                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      9763255                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24303136                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       111779                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3596134                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3503907                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6288                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     139641232                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49744                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3596134                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       183590153                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        6667854                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2022280                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24173672                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1067139                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     139436117                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          376                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        414740                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       528461                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4509                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    195154828                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    649807285                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    649807285                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    161967108                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33187715                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31382                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15912                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3435993                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13395609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7517801                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       276968                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1658652                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         138937425                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31378                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        131864132                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        75978                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19304095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     39927042                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          438                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    221117239                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.596354                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.301773                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    165512972     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23422254     10.59%     85.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11833570      5.35%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7676498      3.47%     94.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6327438      2.86%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2483597      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3060155      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       749463      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        51292      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    221117239                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         926076     75.35%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        140963     11.47%     86.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161924     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109382153     82.95%     82.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1930312      1.46%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15470      0.01%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13055803      9.90%     94.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7480394      5.67%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     131864132                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.554351                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1228963                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009320                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    486150444                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    158273591                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128199627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     133093095                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       141528                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1743019                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          699                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       127027                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          508                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3596134                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        5970174                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       289462                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    138968803                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1767                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13395609                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7517801                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15908                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        227452                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        11631                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          699                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1093265                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1024407                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2117672                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    129378644                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12932929                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2485488                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20413068                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18469933                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7480139                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.543902                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128202699                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128199627                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76148958                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        205311560                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.538946                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370895                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96111028                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117713527                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21264113                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        30940                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1855455                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    217521105                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541159                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.394628                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    169668299     78.00%     78.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22429536     10.31%     88.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10401559      4.78%     93.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4634820      2.13%     95.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3517143      1.62%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1482555      0.68%     97.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1473426      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1055626      0.49%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2858141      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    217521105                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96111028                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117713527                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19043361                       # Number of memory references committed
system.switch_cpus2.commit.loads             11652587                       # Number of loads committed
system.switch_cpus2.commit.membars              15470                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16893551                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105932259                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2328909                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2858141                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           353640604                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          281551482                       # The number of ROB writes
system.switch_cpus2.timesIdled                2731245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16753909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96111028                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117713527                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96111028                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.474962                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.474962                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.404047                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.404047                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       584805646                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      176702281                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      132532452                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         30940                       # number of misc regfile writes
system.l2.replacements                          35435                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1884580                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68203                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.631922                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           726.975145                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.501306                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2471.735298                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.972289                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5254.537347                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.165025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5759.043288                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4620.719960                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5765.991203                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8140.359139                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022186                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000290                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.075431                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.160356                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000280                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.175752                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.141013                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.175964                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.248424                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33035                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        56731                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        77596                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  167362                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52027                       # number of Writeback hits
system.l2.Writeback_hits::total                 52027                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33035                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        56731                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        77596                       # number of demand (read+write) hits
system.l2.demand_hits::total                   167362                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33035                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        56731                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        77596                       # number of overall hits
system.l2.overall_hits::total                  167362                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5903                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16028                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13464                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35433                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5903                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16028                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13464                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35433                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5903                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16028                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13464                       # number of overall misses
system.l2.overall_misses::total                 35433                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2153630                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    988160475                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2035822                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2621496643                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1638344                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2221066378                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5836551292                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2153630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    988160475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2035822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2621496643                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1638344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2221066378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5836551292                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2153630                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    988160475                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2035822                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2621496643                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1638344                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2221066378                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5836551292                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        72759                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        91060                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              202795                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52027                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52027                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        72759                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        91060                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               202795                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        72759                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        91060                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              202795                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.151600                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.220289                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.147859                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.174723                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.151600                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.220289                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.147859                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.174723                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.151600                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.220289                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.147859                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.174723                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 153830.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167399.707776                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 156601.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163557.314886                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148940.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164963.337641                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164720.777016                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 153830.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167399.707776                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 156601.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163557.314886                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148940.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164963.337641                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164720.777016                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 153830.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167399.707776                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 156601.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163557.314886                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148940.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164963.337641                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164720.777016                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11834                       # number of writebacks
system.l2.writebacks::total                     11834                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5903                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16028                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13464                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35433                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35433                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35433                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1338593                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    644370753                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1278226                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1687684135                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       999559                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1437124496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3772795762                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1338593                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    644370753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1278226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1687684135                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       999559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1437124496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3772795762                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1338593                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    644370753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1278226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1687684135                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       999559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1437124496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3772795762                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.151600                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.220289                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.147859                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.174723                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.151600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.220289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.147859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.174723                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.151600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.220289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.147859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.174723                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95613.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109159.876842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98325.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105295.990454                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        90869                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 106738.301842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106476.893348                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 95613.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109159.876842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 98325.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105295.990454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        90869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 106738.301842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106476.893348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 95613.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109159.876842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 98325.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105295.990454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        90869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 106738.301842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106476.893348                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997003                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011521701                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184712.097192                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997003                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11514050                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11514050                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11514050                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11514050                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11514050                       # number of overall hits
system.cpu0.icache.overall_hits::total       11514050                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2692614                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2692614                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2692614                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2692614                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2692614                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2692614                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11514066                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11514066                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11514066                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11514066                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11514066                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11514066                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 168288.375000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 168288.375000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 168288.375000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 168288.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 168288.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 168288.375000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2269830                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2269830                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2269830                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2269830                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2269830                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2269830                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162130.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162130.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162130.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162130.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162130.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162130.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168087963                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.614660                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.579419                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.420581                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908513                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091487                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9270731                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9270731                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16329633                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16329633                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16329633                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16329633                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117336                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117336                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117336                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117336                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117336                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117336                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12078810437                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12078810437                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12078810437                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12078810437                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12078810437                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12078810437                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9388067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9388067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16446969                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16446969                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16446969                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16446969                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012498                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012498                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007134                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007134                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007134                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007134                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102942.067541                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102942.067541                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102942.067541                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102942.067541                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102942.067541                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102942.067541                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10245                       # number of writebacks
system.cpu0.dcache.writebacks::total            10245                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78398                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78398                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78398                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78398                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78398                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78398                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3202136375                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3202136375                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3202136375                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3202136375                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3202136375                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3202136375                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82236.796317                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82236.796317                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82236.796317                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82236.796317                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82236.796317                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82236.796317                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.986288                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013603364                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2064365.303462                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.986288                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020811                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786837                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11481266                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11481266                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11481266                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11481266                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11481266                       # number of overall hits
system.cpu1.icache.overall_hits::total       11481266                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2543099                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2543099                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2543099                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2543099                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2543099                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2543099                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11481281                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11481281                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11481281                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11481281                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11481281                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11481281                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 169539.933333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 169539.933333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 169539.933333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 169539.933333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 169539.933333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 169539.933333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2143722                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2143722                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2143722                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2143722                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2143722                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2143722                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 164901.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 164901.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 164901.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 164901.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 164901.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 164901.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 72759                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               179642362                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 73015                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2460.348723                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.969037                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.030963                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902223                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097777                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9325330                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9325330                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6922556                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6922556                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20774                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20774                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16368                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16368                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16247886                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16247886                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16247886                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16247886                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       173924                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       173924                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       173924                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        173924                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       173924                       # number of overall misses
system.cpu1.dcache.overall_misses::total       173924                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17765743301                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17765743301                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17765743301                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17765743301                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17765743301                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17765743301                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9499254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9499254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6922556                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6922556                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16421810                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16421810                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16421810                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16421810                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018309                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018309                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010591                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010591                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010591                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010591                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102146.588746                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102146.588746                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102146.588746                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102146.588746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102146.588746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102146.588746                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20742                       # number of writebacks
system.cpu1.dcache.writebacks::total            20742                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       101165                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       101165                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       101165                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       101165                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       101165                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       101165                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        72759                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        72759                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        72759                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        72759                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        72759                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        72759                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6505142414                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6505142414                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6505142414                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6505142414                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6505142414                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6505142414                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007659                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007659                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004431                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004431                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004431                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004431                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89406.704518                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89406.704518                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89406.704518                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89406.704518                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89406.704518                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89406.704518                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               547.714616                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008300940                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1839965.218978                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.714616                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          537                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017171                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.860577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.877748                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11345947                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11345947                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11345947                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11345947                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11345947                       # number of overall hits
system.cpu2.icache.overall_hits::total       11345947                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1946391                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1946391                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1946391                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1946391                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1946391                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1946391                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11345959                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11345959                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11345959                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11345959                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11345959                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11345959                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 162199.250000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 162199.250000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 162199.250000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 162199.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 162199.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 162199.250000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1729844                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1729844                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1729844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1729844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1729844                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1729844                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157258.545455                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157258.545455                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157258.545455                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157258.545455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157258.545455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157258.545455                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 91060                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               189749888                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 91316                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2077.947873                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.606719                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.393281                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916432                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083568                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9959288                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9959288                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7359704                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7359704                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15757                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15757                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15470                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15470                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17318992                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17318992                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17318992                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17318992                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       377261                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       377261                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           48                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       377309                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        377309                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       377309                       # number of overall misses
system.cpu2.dcache.overall_misses::total       377309                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  34521350567                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  34521350567                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3966718                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3966718                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  34525317285                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  34525317285                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  34525317285                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  34525317285                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10336549                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10336549                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7359752                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7359752                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15470                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15470                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17696301                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17696301                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17696301                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17696301                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036498                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036498                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021321                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021321                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021321                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021321                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 91505.219376                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91505.219376                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82639.958333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82639.958333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 91504.091567                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91504.091567                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 91504.091567                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91504.091567                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21040                       # number of writebacks
system.cpu2.dcache.writebacks::total            21040                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       286201                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       286201                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           48                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       286249                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       286249                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       286249                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       286249                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        91060                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        91060                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        91060                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        91060                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        91060                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        91060                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7578574184                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7578574184                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7578574184                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7578574184                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7578574184                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7578574184                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008810                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008810                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005146                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005146                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005146                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005146                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 83226.160597                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83226.160597                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 83226.160597                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83226.160597                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 83226.160597                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83226.160597                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
