module hex7 (z, d);

	output logic [6:0] d;
	input logic [3:0] z;
	
	logic [6:0] one, two, three, four, five, six, seven, eight, nine, zero;
	
	assign one = ~7'b0000110;
	assign two = ~7'b1011011;
	assign three = ~7'b1001111;
	assign four = ~7'b1100110;
	assign five = ~7'b1101101;
	assign six  = ~7'b1111101;
	assign seven = ~7'b0000111;
	assign eight = ~7'b1111111;
	assign nine = ~7'b1101111;
	assign zero = ~7'b0111111;

		
	always_comb begin
		case (z)
			4'd0: d = 
		endcase
	end	

endmodule
