{
  "design": {
    "design_info": {
      "boundary_crc": "0xF9889C9CBFC739E0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../project_12.gen/sources_1/bd/design_2",
      "name": "design_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "cg_fpga_slim_0": "",
      "adpt_in_0": "",
      "ram_dp1_1Kx4_0": "",
      "adpt_out_0": "",
      "ram_dp1_1Kx4_1": "",
      "TRI_0": "",
      "mux2_1_4bits_0": "",
      "not1_0": "",
      "TRI_1": ""
    },
    "interface_ports": {
      "DDR_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "const_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "const_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "const_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "const_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "const_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "const_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "const_prop"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "const_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "const_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "const_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_0_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_0_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_0_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_0_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_0_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_0_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_0_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_0_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_0_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_0_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_0_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_0_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_0_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_0_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_0_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_0_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_0_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_0_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_0_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_0_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_0_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "components": {
      "cg_fpga_slim_0": {
        "vlnv": "educg.net:user:cg_fpga_slim:1.4",
        "ip_revision": "2",
        "xci_name": "design_2_cg_fpga_slim_0_0",
        "xci_path": "ip\\design_2_cg_fpga_slim_0_0\\design_2_cg_fpga_slim_0_0.xci",
        "inst_hier_path": "cg_fpga_slim_0"
      },
      "adpt_in_0": {
        "vlnv": "xilinx.com:module_ref:adpt_in:1.0",
        "ip_revision": "1",
        "xci_name": "design_2_adpt_in_0_0",
        "xci_path": "ip\\design_2_adpt_in_0_0\\design_2_adpt_in_0_0.xci",
        "inst_hier_path": "adpt_in_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adpt_in",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sw_a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sw_b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "btn_clk": {
            "type": "clk",
            "direction": "I"
          },
          "data0": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "data1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "addr_9_0": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "addr_10": {
            "direction": "O"
          },
          "wren": {
            "direction": "O"
          },
          "clk": {
            "type": "clk",
            "direction": "O"
          }
        }
      },
      "ram_dp1_1Kx4_0": {
        "vlnv": "xilinx.com:module_ref:ram_dp1_1Kx4:1.0",
        "ip_revision": "1",
        "xci_name": "design_2_ram_dp1_1Kx4_0_0",
        "xci_path": "ip\\design_2_ram_dp1_1Kx4_0_0\\design_2_ram_dp1_1Kx4_0_0.xci",
        "inst_hier_path": "ram_dp1_1Kx4_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ram_dp1_1Kx4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "address": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "wren": {
            "direction": "I"
          },
          "inclock": {
            "direction": "I"
          },
          "q": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "adpt_out_0": {
        "vlnv": "xilinx.com:module_ref:adpt_out:1.0",
        "ip_revision": "1",
        "xci_name": "design_2_adpt_out_0_0",
        "xci_path": "ip\\design_2_adpt_out_0_0\\design_2_adpt_out_0_0.xci",
        "inst_hier_path": "adpt_out_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adpt_out",
          "boundary_crc": "0x0"
        },
        "ports": {
          "digit0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "digit1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "clk_100M": {
            "direction": "I"
          },
          "seg_cs": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "seg_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "ram_dp1_1Kx4_1": {
        "vlnv": "xilinx.com:module_ref:ram_dp1_1Kx4:1.0",
        "ip_revision": "1",
        "xci_name": "design_2_ram_dp1_1Kx4_1_0",
        "xci_path": "ip\\design_2_ram_dp1_1Kx4_1_0\\design_2_ram_dp1_1Kx4_1_0.xci",
        "inst_hier_path": "ram_dp1_1Kx4_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ram_dp1_1Kx4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "address": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "wren": {
            "direction": "I"
          },
          "inclock": {
            "direction": "I"
          },
          "q": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "TRI_0": {
        "vlnv": "xilinx.com:module_ref:TRI:1.0",
        "ip_revision": "1",
        "xci_name": "design_2_TRI_0_0",
        "xci_path": "ip\\design_2_TRI_0_0\\design_2_TRI_0_0.xci",
        "inst_hier_path": "TRI_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TRI",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_2_adpt_in_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "ena": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O"
          }
        }
      },
      "mux2_1_4bits_0": {
        "vlnv": "xilinx.com:module_ref:mux2_1_4bits:1.0",
        "ip_revision": "1",
        "xci_name": "design_2_mux2_1_4bits_0_0",
        "xci_path": "ip\\design_2_mux2_1_4bits_0_0\\design_2_mux2_1_4bits_0_0.xci",
        "inst_hier_path": "mux2_1_4bits_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux2_1_4bits",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "data1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "q": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "not1_0": {
        "vlnv": "xilinx.com:module_ref:not1:1.0",
        "ip_revision": "1",
        "xci_name": "design_2_not1_0_1",
        "xci_path": "ip\\design_2_not1_0_1\\design_2_not1_0_1.xci",
        "inst_hier_path": "not1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "not1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "q": {
            "direction": "O"
          }
        }
      },
      "TRI_1": {
        "vlnv": "xilinx.com:module_ref:TRI:1.0",
        "ip_revision": "1",
        "xci_name": "design_2_TRI_0_1",
        "xci_path": "ip\\design_2_TRI_0_1\\design_2_TRI_0_1.xci",
        "inst_hier_path": "TRI_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TRI",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_2_adpt_in_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "ena": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "cg_fpga_slim_0_DDR": {
        "interface_ports": [
          "DDR_0",
          "cg_fpga_slim_0/DDR"
        ]
      },
      "cg_fpga_slim_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO_0",
          "cg_fpga_slim_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "TRI_0_data_out": {
        "ports": [
          "TRI_0/data_out",
          "ram_dp1_1Kx4_0/inclock"
        ]
      },
      "TRI_1_data_out": {
        "ports": [
          "TRI_1/data_out",
          "ram_dp1_1Kx4_1/inclock"
        ]
      },
      "adpt_in_0_addr_10": {
        "ports": [
          "adpt_in_0/addr_10",
          "not1_0/a",
          "TRI_1/ena"
        ]
      },
      "adpt_in_0_addr_9_0": {
        "ports": [
          "adpt_in_0/addr_9_0",
          "ram_dp1_1Kx4_0/address",
          "ram_dp1_1Kx4_1/address"
        ]
      },
      "adpt_in_0_clk": {
        "ports": [
          "adpt_in_0/clk",
          "TRI_0/data_in",
          "TRI_1/data_in"
        ]
      },
      "adpt_in_0_data0": {
        "ports": [
          "adpt_in_0/data0",
          "ram_dp1_1Kx4_0/data",
          "ram_dp1_1Kx4_1/data"
        ]
      },
      "adpt_in_0_wren": {
        "ports": [
          "adpt_in_0/wren",
          "ram_dp1_1Kx4_0/wren",
          "ram_dp1_1Kx4_1/wren"
        ]
      },
      "adpt_out_0_seg_cs": {
        "ports": [
          "adpt_out_0/seg_cs",
          "cg_fpga_slim_0/seg_cs"
        ]
      },
      "adpt_out_0_seg_data": {
        "ports": [
          "adpt_out_0/seg_data",
          "cg_fpga_slim_0/seg_data"
        ]
      },
      "cg_fpga_slim_0_btn_clk": {
        "ports": [
          "cg_fpga_slim_0/btn_clk",
          "adpt_in_0/btn_clk"
        ]
      },
      "cg_fpga_slim_0_clk_100M": {
        "ports": [
          "cg_fpga_slim_0/clk_100M",
          "adpt_out_0/clk_100M"
        ]
      },
      "cg_fpga_slim_0_gpio_sw_1": {
        "ports": [
          "cg_fpga_slim_0/gpio_sw_1",
          "adpt_in_0/sw_b"
        ]
      },
      "cg_fpga_slim_0_gpio_sw_2": {
        "ports": [
          "cg_fpga_slim_0/gpio_sw_2",
          "adpt_in_0/sw_a"
        ]
      },
      "mux2_1_4bits_0_q": {
        "ports": [
          "mux2_1_4bits_0/q",
          "adpt_out_0/digit0"
        ]
      },
      "not1_0_q": {
        "ports": [
          "not1_0/q",
          "TRI_0/ena"
        ]
      },
      "ram_dp1_1Kx4_0_q": {
        "ports": [
          "ram_dp1_1Kx4_0/q",
          "mux2_1_4bits_0/data0"
        ]
      },
      "ram_dp1_1Kx4_1_q": {
        "ports": [
          "ram_dp1_1Kx4_1/q",
          "mux2_1_4bits_0/data1"
        ]
      }
    }
  }
}