// Seed: 746954413
module module_0 (
    input logic id_0,
    input logic id_1,
    inout logic id_2
    , id_17,
    input logic id_3
    , id_18,
    output logic id_4,
    input id_5,
    output id_6,
    output id_7,
    input id_8,
    input logic id_9,
    input logic id_10,
    input logic id_11,
    input logic id_12,
    input id_13,
    input id_14,
    input id_15,
    input id_16
);
  logic id_19;
endmodule
`timescale 1ps / 1ps
module module_1 ();
  always @(posedge id_11)
    if (1) begin
      id_6 = id_2[1];
    end
endmodule
