[INF:CM0023] Creating log file ../../build/regression/FuncBindGen/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<171> s<170> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:12> el<1:18>
n<> u<5> t<IntegerAtomType_Int> p<6> l<1:19> el<1:22>
n<> u<6> t<Data_type> p<7> c<5> l<1:19> el<1:22>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:19> el<1:22>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:19> el<1:22>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:12> el<1:22>
n<o> u<10> t<StringConst> p<11> l<1:23> el<1:24>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:12> el<1:24>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:11> el<1:25>
n<> u<13> t<Module_ansi_header> p<168> c<2> s<32> l<1:1> el<1:26>
n<> u<14> t<IntegerAtomType_Int> p<16> s<15> l<2:15> el<2:18>
n<> u<15> t<Signing_Unsigned> p<16> l<2:19> el<2:27>
n<> u<16> t<Data_type> p<17> c<14> l<2:15> el<2:27>
n<> u<17> t<Data_type_or_implicit> p<27> c<16> s<26> l<2:15> el<2:27>
n<Depth> u<18> t<StringConst> p<25> s<24> l<2:28> el<2:33>
n<500> u<19> t<IntConst> p<20> l<2:37> el<2:40>
n<> u<20> t<Primary_literal> p<21> c<19> l<2:37> el<2:40>
n<> u<21> t<Constant_primary> p<22> c<20> l<2:37> el<2:40>
n<> u<22> t<Constant_expression> p<23> c<21> l<2:37> el<2:40>
n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<2:37> el<2:40>
n<> u<24> t<Constant_param_expression> p<25> c<23> l<2:37> el<2:40>
n<> u<25> t<Param_assignment> p<26> c<18> l<2:28> el<2:40>
n<> u<26> t<List_of_param_assignments> p<27> c<25> l<2:28> el<2:40>
n<> u<27> t<Parameter_declaration> p<28> c<17> l<2:4> el<2:40>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<2:4> el<2:41>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<2:4> el<2:41>
n<> u<30> t<Module_common_item> p<31> c<29> l<2:4> el<2:41>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<2:4> el<2:41>
n<> u<32> t<Non_port_module_item> p<168> c<31> s<51> l<2:4> el<2:41>
n<> u<33> t<IntegerAtomType_Int> p<35> s<34> l<3:15> el<3:18>
n<> u<34> t<Signing_Unsigned> p<35> l<3:19> el<3:27>
n<> u<35> t<Data_type> p<36> c<33> l<3:15> el<3:27>
n<> u<36> t<Data_type_or_implicit> p<46> c<35> s<45> l<3:15> el<3:27>
n<PTR_WIDTH> u<37> t<StringConst> p<44> s<43> l<3:28> el<3:37>
n<3> u<38> t<IntConst> p<39> l<3:40> el<3:41>
n<> u<39> t<Primary_literal> p<40> c<38> l<3:40> el<3:41>
n<> u<40> t<Constant_primary> p<41> c<39> l<3:40> el<3:41>
n<> u<41> t<Constant_expression> p<42> c<40> l<3:40> el<3:41>
n<> u<42> t<Constant_mintypmax_expression> p<43> c<41> l<3:40> el<3:41>
n<> u<43> t<Constant_param_expression> p<44> c<42> l<3:40> el<3:41>
n<> u<44> t<Param_assignment> p<45> c<37> l<3:28> el<3:41>
n<> u<45> t<List_of_param_assignments> p<46> c<44> l<3:28> el<3:41>
n<> u<46> t<Local_parameter_declaration> p<47> c<36> l<3:4> el<3:41>
n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<3:4> el<3:42>
n<> u<48> t<Module_or_generate_item_declaration> p<49> c<47> l<3:4> el<3:42>
n<> u<49> t<Module_common_item> p<50> c<48> l<3:4> el<3:42>
n<> u<50> t<Module_or_generate_item> p<51> c<49> l<3:4> el<3:42>
n<> u<51> t<Non_port_module_item> p<168> c<50> s<167> l<3:4> el<3:42>
n<Depth> u<52> t<StringConst> p<53> l<5:8> el<5:13>
n<> u<53> t<Primary_literal> p<54> c<52> l<5:8> el<5:13>
n<> u<54> t<Constant_primary> p<55> c<53> l<5:8> el<5:13>
n<> u<55> t<Constant_expression> p<61> c<54> s<60> l<5:8> el<5:13>
n<2> u<56> t<IntConst> p<57> l<5:16> el<5:17>
n<> u<57> t<Primary_literal> p<58> c<56> l<5:16> el<5:17>
n<> u<58> t<Constant_primary> p<59> c<57> l<5:16> el<5:17>
n<> u<59> t<Constant_expression> p<61> c<58> l<5:16> el<5:17>
n<> u<60> t<BinOp_Great> p<61> s<59> l<5:14> el<5:15>
n<> u<61> t<Constant_expression> p<163> c<55> s<161> l<5:8> el<5:17>
n<gen_block> u<62> t<StringConst> p<161> s<135> l<5:27> el<5:36>
n<> u<63> t<Lifetime_Automatic> p<129> s<128> l<6:16> el<6:25>
n<PTR_WIDTH> u<64> t<StringConst> p<65> l<6:27> el<6:36>
n<> u<65> t<Primary_literal> p<66> c<64> l<6:27> el<6:36>
n<> u<66> t<Constant_primary> p<67> c<65> l<6:27> el<6:36>
n<> u<67> t<Constant_expression> p<73> c<66> s<72> l<6:27> el<6:36>
n<1> u<68> t<IntConst> p<69> l<6:37> el<6:38>
n<> u<69> t<Primary_literal> p<70> c<68> l<6:37> el<6:38>
n<> u<70> t<Constant_primary> p<71> c<69> l<6:37> el<6:38>
n<> u<71> t<Constant_expression> p<73> c<70> l<6:37> el<6:38>
n<> u<72> t<BinOp_Minus> p<73> s<71> l<6:36> el<6:37>
n<> u<73> t<Constant_expression> p<78> c<67> s<77> l<6:27> el<6:38>
n<0> u<74> t<IntConst> p<75> l<6:39> el<6:40>
n<> u<75> t<Primary_literal> p<76> c<74> l<6:39> el<6:40>
n<> u<76> t<Constant_primary> p<77> c<75> l<6:39> el<6:40>
n<> u<77> t<Constant_expression> p<78> c<76> l<6:39> el<6:40>
n<> u<78> t<Constant_range> p<79> c<73> l<6:27> el<6:40>
n<> u<79> t<Packed_dimension> p<80> c<78> l<6:26> el<6:41>
n<> u<80> t<Function_data_type_or_implicit> p<128> c<79> s<81> l<6:26> el<6:41>
n<get_casted_param> u<81> t<StringConst> p<128> s<117> l<6:42> el<6:58>
n<> u<82> t<IntVec_TypeLogic> p<99> s<98> l<7:10> el<7:15>
n<PTR_WIDTH> u<83> t<StringConst> p<84> l<7:17> el<7:26>
n<> u<84> t<Primary_literal> p<85> c<83> l<7:17> el<7:26>
n<> u<85> t<Constant_primary> p<86> c<84> l<7:17> el<7:26>
n<> u<86> t<Constant_expression> p<92> c<85> s<91> l<7:17> el<7:26>
n<1> u<87> t<IntConst> p<88> l<7:27> el<7:28>
n<> u<88> t<Primary_literal> p<89> c<87> l<7:27> el<7:28>
n<> u<89> t<Constant_primary> p<90> c<88> l<7:27> el<7:28>
n<> u<90> t<Constant_expression> p<92> c<89> l<7:27> el<7:28>
n<> u<91> t<BinOp_Minus> p<92> s<90> l<7:26> el<7:27>
n<> u<92> t<Constant_expression> p<97> c<86> s<96> l<7:17> el<7:28>
n<0> u<93> t<IntConst> p<94> l<7:29> el<7:30>
n<> u<94> t<Primary_literal> p<95> c<93> l<7:29> el<7:30>
n<> u<95> t<Constant_primary> p<96> c<94> l<7:29> el<7:30>
n<> u<96> t<Constant_expression> p<97> c<95> l<7:29> el<7:30>
n<> u<97> t<Constant_range> p<98> c<92> l<7:17> el<7:30>
n<> u<98> t<Packed_dimension> p<99> c<97> l<7:16> el<7:31>
n<> u<99> t<Data_type> p<115> c<82> s<114> l<7:10> el<7:31>
n<dec_tmp_sub> u<100> t<StringConst> p<113> s<112> l<7:32> el<7:43>
n<PTR_WIDTH> u<101> t<StringConst> p<102> l<7:47> el<7:56>
n<> u<102> t<Primary_literal> p<103> c<101> l<7:47> el<7:56>
n<> u<103> t<Constant_primary> p<104> c<102> l<7:47> el<7:56>
n<> u<104> t<Constant_expression> p<105> c<103> l<7:47> el<7:56>
n<> u<105> t<Casting_type> p<110> c<104> s<109> l<7:46> el<7:57>
n<Depth> u<106> t<StringConst> p<107> l<7:59> el<7:64>
n<> u<107> t<Primary_literal> p<108> c<106> l<7:59> el<7:64>
n<> u<108> t<Primary> p<109> c<107> l<7:59> el<7:64>
n<> u<109> t<Expression> p<110> c<108> l<7:59> el<7:64>
n<> u<110> t<Cast> p<111> c<105> l<7:46> el<7:65>
n<> u<111> t<Primary> p<112> c<110> l<7:46> el<7:65>
n<> u<112> t<Expression> p<113> c<111> l<7:46> el<7:65>
n<> u<113> t<Variable_decl_assignment> p<114> c<100> l<7:32> el<7:65>
n<> u<114> t<List_of_variable_decl_assignments> p<115> c<113> l<7:32> el<7:65>
n<> u<115> t<Variable_declaration> p<116> c<99> l<7:10> el<7:66>
n<> u<116> t<Data_declaration> p<117> c<115> l<7:10> el<7:66>
n<> u<117> t<Block_item_declaration> p<128> c<116> s<126> l<7:10> el<7:66>
n<dec_tmp_sub> u<118> t<StringConst> p<119> l<8:17> el<8:28>
n<> u<119> t<Primary_literal> p<120> c<118> l<8:17> el<8:28>
n<> u<120> t<Primary> p<121> c<119> l<8:17> el<8:28>
n<> u<121> t<Expression> p<123> c<120> l<8:17> el<8:28>
n<> u<122> t<ReturnStmt> p<123> s<121> l<8:10> el<8:16>
n<> u<123> t<Jump_statement> p<124> c<122> l<8:10> el<8:29>
n<> u<124> t<Statement_item> p<125> c<123> l<8:10> el<8:29>
n<> u<125> t<Statement> p<126> c<124> l<8:10> el<8:29>
n<> u<126> t<Function_statement_or_null> p<128> c<125> s<127> l<8:10> el<8:29>
n<> u<127> t<Endfunction> p<128> l<9:7> el<9:18>
n<> u<128> t<Function_body_declaration> p<129> c<80> l<6:26> el<9:18>
n<> u<129> t<Function_declaration> p<130> c<63> l<6:7> el<9:18>
n<> u<130> t<Package_or_generate_item_declaration> p<131> c<129> l<6:7> el<9:18>
n<> u<131> t<Module_or_generate_item_declaration> p<132> c<130> l<6:7> el<9:18>
n<> u<132> t<Module_common_item> p<133> c<131> l<6:7> el<9:18>
n<> u<133> t<Module_or_generate_item> p<134> c<132> l<6:7> el<9:18>
n<> u<134> t<Generate_item> p<135> c<133> l<6:7> el<9:18>
n<> u<135> t<Generate_block> p<161> c<134> s<159> l<6:7> el<9:18>
n<o> u<136> t<StringConst> p<137> l<11:14> el<11:15>
n<> u<137> t<Ps_or_hierarchical_identifier> p<140> c<136> s<139> l<11:14> el<11:15>
n<> u<138> t<Constant_bit_select> p<139> l<11:16> el<11:16>
n<> u<139> t<Constant_select> p<140> c<138> l<11:16> el<11:16>
n<> u<140> t<Net_lvalue> p<153> c<137> s<152> l<11:14> el<11:15>
n<> u<141> t<IntegerAtomType_Int> p<142> l<11:18> el<11:21>
n<> u<142> t<Integer_type> p<143> c<141> l<11:18> el<11:21>
n<> u<143> t<Simple_type> p<144> c<142> l<11:18> el<11:21>
n<> u<144> t<Casting_type> p<150> c<143> s<149> l<11:18> el<11:21>
n<get_casted_param> u<145> t<StringConst> p<147> s<146> l<11:23> el<11:39>
n<> u<146> t<List_of_arguments> p<147> l<11:40> el<11:40>
n<> u<147> t<Complex_func_call> p<148> c<145> l<11:23> el<11:41>
n<> u<148> t<Primary> p<149> c<147> l<11:23> el<11:41>
n<> u<149> t<Expression> p<150> c<148> l<11:23> el<11:41>
n<> u<150> t<Cast> p<151> c<144> l<11:18> el<11:42>
n<> u<151> t<Primary> p<152> c<150> l<11:18> el<11:42>
n<> u<152> t<Expression> p<153> c<151> l<11:18> el<11:42>
n<> u<153> t<Net_assignment> p<154> c<140> l<11:14> el<11:42>
n<> u<154> t<List_of_net_assignments> p<155> c<153> l<11:14> el<11:42>
n<> u<155> t<Continuous_assign> p<156> c<154> l<11:7> el<11:43>
n<> u<156> t<Module_common_item> p<157> c<155> l<11:7> el<11:43>
n<> u<157> t<Module_or_generate_item> p<158> c<156> l<11:7> el<11:43>
n<> u<158> t<Generate_item> p<159> c<157> l<11:7> el<11:43>
n<> u<159> t<Generate_block> p<161> c<158> s<160> l<11:7> el<11:43>
n<> u<160> t<End> p<161> l<12:4> el<12:7>
n<> u<161> t<Generate_block> p<163> c<62> l<5:19> el<12:7>
n<> u<162> t<IF> p<163> s<61> l<5:4> el<5:6>
n<> u<163> t<If_generate_construct> p<164> c<162> l<5:4> el<12:7>
n<> u<164> t<Conditional_generate_construct> p<165> c<163> l<5:4> el<12:7>
n<> u<165> t<Module_common_item> p<166> c<164> l<5:4> el<12:7>
n<> u<166> t<Module_or_generate_item> p<167> c<165> l<5:4> el<12:7>
n<> u<167> t<Non_port_module_item> p<168> c<166> l<5:4> el<12:7>
n<> u<168> t<Module_declaration> p<169> c<13> l<1:1> el<14:10>
n<> u<169> t<Description> p<170> c<168> l<1:1> el<14:10>
n<> u<170> t<Source_text> p<171> c<169> l<1:1> el<14:10>
n<> u<171> t<Top_level_rule> c<1> l<1:1> el<15:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:5:4: Compile generate block "work@top.gen_block".

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/FuncBindGen/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/FuncBindGen/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/FuncBindGen/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.Depth), line:2:28, endln:2:33
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
    |UINT:500
    |vpiTypespec:
    \_int_typespec: , line:2:15, endln:2:27
      |vpiParent:
      \_parameter: (work@top.Depth), line:2:28, endln:2:33
    |vpiName:Depth
    |vpiFullName:work@top.Depth
  |vpiParameter:
  \_parameter: (work@top.PTR_WIDTH), line:3:28, endln:3:37
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: , line:3:15, endln:3:27
      |vpiParent:
      \_parameter: (work@top.PTR_WIDTH), line:3:28, endln:3:37
    |vpiLocalParam:1
    |vpiName:PTR_WIDTH
    |vpiFullName:work@top.PTR_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:2:28, endln:2:40
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
    |vpiRhs:
    \_constant: , line:2:37, endln:2:40
      |vpiDecompile:500
      |vpiSize:32
      |UINT:500
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Depth), line:2:28, endln:2:33
  |vpiParamAssign:
  \_param_assign: , line:3:28, endln:3:41
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
    |vpiRhs:
    \_constant: , line:3:40, endln:3:41
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: , line:3:15, endln:3:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.PTR_WIDTH), line:3:28, endln:3:37
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:1:23, endln:1:24
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
    |vpiTypespec:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@top.Depth), line:2:28, endln:2:33
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
    |UINT:500
    |vpiTypespec:
    \_int_typespec: , line:2:15, endln:2:27
      |vpiParent:
      \_parameter: (work@top.Depth), line:2:28, endln:2:33
    |vpiName:Depth
    |vpiFullName:work@top.Depth
  |vpiParameter:
  \_parameter: (work@top.PTR_WIDTH), line:3:28, endln:3:37
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: , line:3:15, endln:3:27
      |vpiParent:
      \_parameter: (work@top.PTR_WIDTH), line:3:28, endln:3:37
    |vpiLocalParam:1
    |vpiName:PTR_WIDTH
    |vpiFullName:work@top.PTR_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:2:28, endln:2:40
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
    |vpiRhs:
    \_constant: , line:2:37, endln:2:40
      |vpiDecompile:500
      |vpiSize:32
      |UINT:500
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Depth), line:2:28, endln:2:33
  |vpiParamAssign:
  \_param_assign: , line:3:28, endln:3:41
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
    |vpiRhs:
    \_constant: , line:3:40, endln:3:41
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: , line:3:15, endln:3:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.PTR_WIDTH), line:3:28, endln:3:37
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:23, endln:1:24
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:1:23, endln:1:24
    |vpiTypedef:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.gen_block), line:5:4, endln:12:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:14:10
    |vpiName:gen_block
    |vpiFullName:work@top.gen_block
    |vpiGenScope:
    \_gen_scope: (work@top.gen_block)
      |vpiParent:
      \_gen_scope_array: (work@top.gen_block), line:5:4, endln:12:7
      |vpiFullName:work@top.gen_block
      |vpiContAssign:
      \_cont_assign: , line:11:14, endln:11:42
        |vpiParent:
        \_gen_scope: (work@top.gen_block)
        |vpiRhs:
        \_operation: , line:11:18, endln:11:42
          |vpiParent:
          \_cont_assign: , line:11:14, endln:11:42
          |vpiTypespec:
          \_int_typespec: , line:11:18, endln:11:21
            |vpiSigned:1
          |vpiOpType:67
          |vpiOperand:
          \_func_call: (get_casted_param), line:11:23, endln:11:41
            |vpiParent:
            \_operation: , line:11:18, endln:11:42
            |vpiName:get_casted_param
            |vpiFunction:
            \_function: (work@top.gen_block.get_casted_param), line:6:7, endln:9:18
        |vpiLhs:
        \_ref_obj: (work@top.gen_block.o), line:11:14, endln:11:15
          |vpiParent:
          \_cont_assign: , line:11:14, endln:11:42
          |vpiName:o
          |vpiFullName:work@top.gen_block.o
          |vpiActual:
          \_int_var: (work@top.o), line:1:23, endln:1:24
      |vpiTaskFunc:
      \_function: (work@top.gen_block.get_casted_param), line:6:7, endln:9:18
        |vpiParent:
        \_gen_scope: (work@top.gen_block)
        |vpiName:get_casted_param
        |vpiFullName:work@top.gen_block.get_casted_param
        |vpiVariables:
        \_logic_var: (work@top.gen_block.get_casted_param.dec_tmp_sub), line:7:32, endln:7:43
          |vpiParent:
          \_function: (work@top.gen_block.get_casted_param), line:6:7, endln:9:18
          |vpiTypespec:
          \_logic_typespec: , line:7:10, endln:7:31
            |vpiRange:
            \_range: , line:7:16, endln:7:31
              |vpiParent:
              \_begin: (work@top.gen_block.get_casted_param)
              |vpiLeftRange:
              \_operation: , line:7:17, endln:7:28
                |vpiParent:
                \_range: , line:7:16, endln:7:31
                |vpiOpType:11
                |vpiOperand:
                \_constant: , line:7:17, endln:7:26
                  |vpiParent:
                  \_operation: , line:7:17, endln:7:28
                  |vpiDecompile:3
                  |vpiSize:32
                  |UINT:3
                  |vpiTypespec:
                  \_int_typespec: , line:3:15, endln:3:27
                    |vpiParent:
                    \_constant: , line:7:17, endln:7:26
                  |vpiConstType:9
                |vpiOperand:
                \_constant: , line:7:27, endln:7:28
                  |vpiParent:
                  \_operation: , line:7:17, endln:7:28
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:7:29, endln:7:30
                |vpiParent:
                \_range: , line:7:16, endln:7:31
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiName:dec_tmp_sub
          |vpiFullName:work@top.gen_block.get_casted_param.dec_tmp_sub
        |vpiVisibility:1
        |vpiAutomatic:1
        |vpiReturn:
        \_logic_var: , line:6:26, endln:6:41
          |vpiTypespec:
          \_logic_typespec: , line:6:26, endln:6:41
            |vpiRange:
            \_range: , line:6:26, endln:6:41
              |vpiLeftRange:
              \_operation: , line:6:27, endln:6:38
                |vpiParent:
                \_range: , line:6:26, endln:6:41
                |vpiOpType:11
                |vpiOperand:
                \_constant: , line:6:27, endln:6:36
                  |vpiParent:
                  \_operation: , line:6:27, endln:6:38
                  |vpiDecompile:3
                  |vpiSize:32
                  |UINT:3
                  |vpiTypespec:
                  \_int_typespec: , line:3:15, endln:3:27
                    |vpiParent:
                    \_constant: , line:6:27, endln:6:36
                  |vpiConstType:9
                |vpiOperand:
                \_constant: , line:6:37, endln:6:38
                  |vpiParent:
                  \_operation: , line:6:27, endln:6:38
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:6:39, endln:6:40
                |vpiParent:
                \_range: , line:6:26, endln:6:41
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
        |vpiParent:
        \_gen_scope: (work@top.gen_block)
        |vpiStmt:
        \_begin: (work@top.gen_block.get_casted_param)
          |vpiParent:
          \_function: (work@top.gen_block.get_casted_param), line:6:7, endln:9:18
          |vpiFullName:work@top.gen_block.get_casted_param
          |vpiVariables:
          \_logic_var: (work@top.gen_block.get_casted_param.dec_tmp_sub), line:7:32, endln:7:43
            |vpiParent:
            \_begin: (work@top.gen_block.get_casted_param)
            |vpiTypespec:
            \_logic_typespec: , line:7:10, endln:7:31
            |vpiName:dec_tmp_sub
            |vpiFullName:work@top.gen_block.get_casted_param.dec_tmp_sub
          |vpiStmt:
          \_assign_stmt: , line:7:32, endln:7:65
            |vpiParent:
            \_begin: (work@top.gen_block.get_casted_param)
            |vpiRhs:
            \_operation: , line:7:46, endln:7:65
              |vpiParent:
              \_assign_stmt: , line:7:32, endln:7:65
              |vpiTypespec:
              \_integer_typespec: , line:7:47, endln:7:56
                |UINT:3
              |vpiOpType:67
              |vpiOperand:
              \_constant: , line:7:59, endln:7:64
                |vpiParent:
                \_operation: , line:7:46, endln:7:65
                |vpiDecompile:500
                |vpiSize:32
                |UINT:500
                |vpiTypespec:
                \_int_typespec: , line:2:15, endln:2:27
                  |vpiParent:
                  \_constant: , line:7:59, endln:7:64
                |vpiConstType:9
            |vpiLhs:
            \_logic_var: (work@top.gen_block.get_casted_param.dec_tmp_sub), line:7:32, endln:7:43
              |vpiParent:
              \_assign_stmt: , line:7:32, endln:7:65
              |vpiTypespec:
              \_logic_typespec: , line:7:10, endln:7:31
              |vpiName:dec_tmp_sub
              |vpiFullName:work@top.gen_block.get_casted_param.dec_tmp_sub
          |vpiStmt:
          \_return_stmt: , line:8:10, endln:8:16
            |vpiParent:
            \_begin: (work@top.gen_block.get_casted_param)
            |vpiCondition:
            \_ref_obj: (work@top.gen_block.get_casted_param.dec_tmp_sub), line:8:17, endln:8:28
              |vpiParent:
              \_return_stmt: , line:8:10, endln:8:16
              |vpiName:dec_tmp_sub
              |vpiFullName:work@top.gen_block.get_casted_param.dec_tmp_sub
              |vpiActual:
              \_logic_var: (work@top.gen_block.get_casted_param.dec_tmp_sub), line:7:32, endln:7:43
                |vpiParent:
                \_assign_stmt: , line:7:32, endln:7:65
                |vpiTypespec:
                \_logic_typespec: , line:7:10, endln:7:31
                |vpiName:dec_tmp_sub
                |vpiFullName:work@top.gen_block.get_casted_param.dec_tmp_sub
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/FuncBindGen/dut.sv | ${SURELOG_DIR}/build/regression/FuncBindGen/roundtrip/dut_000.sv | 6 | 14 | 

