// Seed: 3583953003
module module_0 (
    output wor id_0,
    input wire id_1,
    input wire id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri id_5,
    output wand id_6,
    input uwire id_7,
    input tri id_8,
    input supply1 id_9,
    input wire id_10,
    output tri id_11,
    input supply1 id_12,
    input tri0 id_13,
    output wire id_14,
    output wand id_15,
    input supply0 id_16
    , id_18, id_19
);
  wire id_20;
  assign id_6 = id_4;
endmodule
module module_1 (
    input tri id_0,
    inout supply0 id_1,
    output wor id_2,
    input uwire id_3
);
  wire id_5;
  assign id_2 = id_3;
  module_0(
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_2,
      id_0,
      id_3,
      id_0,
      id_1,
      id_1,
      id_3,
      id_0,
      id_1,
      id_1,
      id_3
  );
endmodule
