<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			GW2A_18CPBGA484-8 (GoWin)

Click here to go to specific block report:
<a href="rpt_video_top_areasrr.htm#video_top"><h5 align="center">video_top</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.key_debounceN_50000000_200000000"><h5 align="center">key_debounceN_50000000_200000000</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.key_debounceN_50000000_100000000"><h5 align="center">key_debounceN_50000000_100000000</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.power_on_delay"><h5 align="center">power_on_delay</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.reg_config"><h5 align="center">reg_config</h5></a><br><a href="rpt_video_top_areasrr.htm#reg_config.i2c_com"><h5 align="center">i2c_com</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.cmos_8_16bit"><h5 align="center">cmos_8_16bit</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s"><h5 align="center">vfb_top_8388608_1024s_1024s_28s_128s_16s_16s</h5></a><br><a href="rpt_video_top_areasrr.htm#vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s"><h5 align="center">vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s</h5></a><br><a href="rpt_video_top_areasrr.htm#vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s"><h5 align="center">dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s</h5></a><br><a href="rpt_video_top_areasrr.htm#dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s"><h5 align="center">dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s</h5></a><br><a href="rpt_video_top_areasrr.htm#dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128"><h5 align="center">fifo_dma_write_16_128</h5></a><br><a href="rpt_video_top_areasrr.htm#fifo_dma_write_16_128.Üþfifo®fifo_dma_write_16_128_ "><h5 align="center">Üþfifo®fifo_dma_write_16_128_ </h5></a><br><a href="rpt_video_top_areasrr.htm#dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s"><h5 align="center">dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s</h5></a><br><a href="rpt_video_top_areasrr.htm#dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16"><h5 align="center">fifo_dma_read_128_16</h5></a><br><a href="rpt_video_top_areasrr.htm#fifo_dma_read_128_16.Üþfifo®fifo_dma_read_128_16_ "><h5 align="center">Üþfifo®fifo_dma_read_128_16_ </h5></a><br><a href="rpt_video_top_areasrr.htm#dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_ctrl_8388608_28s"><h5 align="center">dma_frame_ctrl_8388608_28s</h5></a><br><a href="rpt_video_top_areasrr.htm#vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_bus_arbiter_28s_128s_1_2_4_8"><h5 align="center">dma_bus_arbiter_28s_128s_1_2_4_8</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.DDR3_Memory_Interface_Top"><h5 align="center">DDR3_Memory_Interface_Top</h5></a><br><a href="rpt_video_top_areasrr.htm#DDR3_Memory_Interface_Top.Üþgw3_phy_mc®DDR3_Memory_Interface_Top "><h5 align="center">Üþgw3_phy_mc®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgw3_phy_mc®DDR3_Memory_Interface_Top .Üþddr_phy_top®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_phy_top®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_top®DDR3_Memory_Interface_Top .Üþddr_phy_wd®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_phy_wd®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_phy_data_lane®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_phy_data_lane®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_data_lane®DDR3_Memory_Interface_Top .Üþddr_phy_data_io®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_phy_data_io®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_data_lane®DDR3_Memory_Interface_Top .ÜþOUT_FIFO®DDR3_Memory_Interface_Top "><h5 align="center">ÜþOUT_FIFO®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_data_lane®DDR3_Memory_Interface_Top .ÜþIN_FIFO®DDR3_Memory_Interface_Top "><h5 align="center">ÜþIN_FIFO®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 "><h5 align="center">Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 .Üþddr_phy_data_io®DDR3_Memory_Interface_Top_0 "><h5 align="center">Üþddr_phy_data_io®DDR3_Memory_Interface_Top_0 </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 .ÜþOUT_FIFO®DDR3_Memory_Interface_Top_0 "><h5 align="center">ÜþOUT_FIFO®DDR3_Memory_Interface_Top_0 </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 .ÜþIN_FIFO®DDR3_Memory_Interface_Top_0 "><h5 align="center">ÜþIN_FIFO®DDR3_Memory_Interface_Top_0 </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top .Üþddr_phy_cmd_io®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_phy_cmd_io®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top .ÜþCMD_FIFO®DDR3_Memory_Interface_Top "><h5 align="center">ÜþCMD_FIFO®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþfifo_ctrl®DDR3_Memory_Interface_Top "><h5 align="center">Üþfifo_ctrl®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_memmem_sync®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_memmem_sync®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþddr_phy_top®DDR3_Memory_Interface_Top .Üþddr_init®DDR3_Memory_Interface_Top "><h5 align="center">Üþddr_init®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgw3_phy_mc®DDR3_Memory_Interface_Top .Üþgwmc_top®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_top®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_cmd_buffer®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_cmd_buffer®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_bank_ctrl®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_bank_ctrl®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_timing_ctrl®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_timing_ctrl®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_wr_data®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_wr_data®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_wr_data®DDR3_Memory_Interface_Top .Üþfifo_sc®DDR3_Memory_Interface_Top "><h5 align="center">Üþfifo_sc®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_rd_data®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_rd_data®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_rank_ctrl®DDR3_Memory_Interface_Top "><h5 align="center">Üþgwmc_rank_ctrl®DDR3_Memory_Interface_Top </h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.syn_gen"><h5 align="center">syn_gen</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.TMDS_PLL"><h5 align="center">TMDS_PLL</h5></a><br><a href="rpt_video_top_areasrr.htm#video_top.DVI_TX_Top"><h5 align="center">DVI_TX_Top</h5></a><br><a href="rpt_video_top_areasrr.htm#DVI_TX_Top.rgb2dvi"><h5 align="center">rgb2dvi</h5></a><br><a href="rpt_video_top_areasrr.htm#rgb2dvi.TMDS8b10b_2"><h5 align="center">TMDS8b10b_2</h5></a><br><a href="rpt_video_top_areasrr.htm#rgb2dvi.TMDS8b10b_1"><h5 align="center">TMDS8b10b_1</h5></a><br><a href="rpt_video_top_areasrr.htm#rgb2dvi.TMDS8b10b_0"><h5 align="center">TMDS8b10b_0</h5></a><br><a name=video_top>
-------------------------------------------------------------------------
########   Utilization report for  Top level view:   video_top   ########
=========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     2399               100 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top:	2399 (37.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          2985               100 %                
MUX2_LUT5     148                100 %                
MUX2_LUT6     50                 100 %                
MUX2_LUT7     4                  100 %                
ALU           406                100 %                
======================================================
Total COMBINATIONAL LOGIC in the block video_top:	3593 (56.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     16                 100 %                
============================================================
Total MEMORY ELEMENTS in the block video_top:	16 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.DDR3_Memory_Interface_Top>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_Memory_Interface_Top   ########
Instance path:   video_top.DDR3_Memory_Interface_Top                           
===============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1714               71.4 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.DDR3_Memory_Interface_Top:	1714 (26.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          1378               46.2 %               
MUX2_LUT5     4                  2.7 %                
MUX2_LUT6     1                  2 %                  
ALU           61                 15 %                 
======================================================
Total COMBINATIONAL LOGIC in the block video_top.DDR3_Memory_Interface_Top:	1444 (22.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  50 %                 
============================================================
Total MEMORY ELEMENTS in the block video_top.DDR3_Memory_Interface_Top:	8 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_Memory_Interface_Top.Üþgw3_phy_mc®DDR3_Memory_Interface_Top >
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\    ########
Instance path:   DDR3_Memory_Interface_Top.\\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\            
=================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     1714               71.4 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block DDR3_Memory_Interface_Top.\\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ :	1714 (26.85 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          1377               46.1 %               
MUX2_LUT5     4                  2.7 %                
MUX2_LUT6     1                  2 %                  
ALU           61                 15 %                 
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_Memory_Interface_Top.\\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ :	1443 (22.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  50 %                 
============================================================
Total MEMORY ELEMENTS in the block DDR3_Memory_Interface_Top.\\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ :	8 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgw3_phy_mc®DDR3_Memory_Interface_Top .Üþddr_phy_top®DDR3_Memory_Interface_Top >
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\    ########       
Instance path:   \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ 
=========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     725                30.2 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ :	725 (11.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          839                28.1 %               
MUX2_LUT5     2                  1.35 %               
ALU           44                 10.8 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ :	885 (13.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  50 %                 
============================================================
Total MEMORY ELEMENTS in the block \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ :	8 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_top®DDR3_Memory_Interface_Top .Üþddr_init®DDR3_Memory_Interface_Top >
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_init\.DDR3_Memory_Interface_Top\    ########        
Instance path:   \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_init\.DDR3_Memory_Interface_Top\ 
=======================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     176                7.34 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_init\.DDR3_Memory_Interface_Top\ :	176 (2.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          304                10.2 %               
MUX2_LUT5     2                  1.35 %               
ALU           18                 4.43 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_init\.DDR3_Memory_Interface_Top\ :	324 (5.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_top®DDR3_Memory_Interface_Top .Üþddr_phy_wd®DDR3_Memory_Interface_Top >
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\    ########        
Instance path:   \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ 
=========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     549                22.9 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ :	549 (8.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     488                16.3 %               
ALU      26                 6.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ :	514 (8.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  50 %                 
============================================================
Total MEMORY ELEMENTS in the block \\\~ddr_phy_top\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ :	8 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_memmem_sync®DDR3_Memory_Interface_Top >
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_memmem_sync\.DDR3_Memory_Interface_Top\    ########       
Instance path:   \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_memmem_sync\.DDR3_Memory_Interface_Top\ 
=============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     33                 1.38 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_memmem_sync\.DDR3_Memory_Interface_Top\ :	33 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     67                 2.24 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_memmem_sync\.DDR3_Memory_Interface_Top\ :	67 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top >
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\    ########       
Instance path:   \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ 
==============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     142                5.92 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ :	142 (2.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     7                  0.2350 %             
ALU      2                  0.4930 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ :	9 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top .ÜþCMD_FIFO®DDR3_Memory_Interface_Top >
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~CMD_FIFO\.DDR3_Memory_Interface_Top\    ########             
Instance path:   \\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ .\\\~CMD_FIFO\.DDR3_Memory_Interface_Top\ 
============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     66                 2.75 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ .\\\~CMD_FIFO\.DDR3_Memory_Interface_Top\ :	66 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.03350 %            
ALU      2                  0.4930 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ .\\\~CMD_FIFO\.DDR3_Memory_Interface_Top\ :	3 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_cmd_lane®DDR3_Memory_Interface_Top .Üþddr_phy_cmd_io®DDR3_Memory_Interface_Top >
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_cmd_io\.DDR3_Memory_Interface_Top\    ########             
Instance path:   \\\~ddr_phy_cmd_lane\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_cmd_io\.DDR3_Memory_Interface_Top\ 
==================================================================================================================
<a name=Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 >
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\    ########       
Instance path:   \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ 
=================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     157                6.54 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ :	157 (2.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     220                7.37 %               
ALU      3                  0.7390 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ :	223 (3.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 .ÜþIN_FIFO®DDR3_Memory_Interface_Top_0 >
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~IN_FIFO\.DDR3_Memory_Interface_Top_0\    ########                
Instance path:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top_0\ 
================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     64                 2.67 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top_0\ :	64 (1.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     64                 2.14 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top_0\ :	64 (1.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 .ÜþOUT_FIFO®DDR3_Memory_Interface_Top_0 >
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~OUT_FIFO\.DDR3_Memory_Interface_Top_0\    ########                
Instance path:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top_0\ 
=================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     88                 3.67 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top_0\ :	88 (1.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     90                 3.02 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top_0\ :	90 (1.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_data_lane®DDR3_Memory_Interface_Top_0 .Üþddr_phy_data_io®DDR3_Memory_Interface_Top_0 >
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_data_io\.DDR3_Memory_Interface_Top_0\    ########                
Instance path:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top_0\ .\\\~ddr_phy_data_io\.DDR3_Memory_Interface_Top_0\ 
========================================================================================================================
<a name=Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþddr_phy_data_lane®DDR3_Memory_Interface_Top >
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\    ########       
Instance path:   \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ 
===============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     151                6.29 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ :	151 (2.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     156                5.23 %               
ALU      3                  0.7390 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ :	159 (2.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  50 %                 
============================================================
Total MEMORY ELEMENTS in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ :	8 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_data_lane®DDR3_Memory_Interface_Top .ÜþIN_FIFO®DDR3_Memory_Interface_Top >
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~IN_FIFO\.DDR3_Memory_Interface_Top\    ########              
Instance path:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top\ 
============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     69                 2.88 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top\ :	69 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     69                 2.31 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top\ :	69 (1.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  25 %                 
============================================================
Total MEMORY ELEMENTS in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~IN_FIFO\.DDR3_Memory_Interface_Top\ :	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_data_lane®DDR3_Memory_Interface_Top .ÜþOUT_FIFO®DDR3_Memory_Interface_Top >
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~OUT_FIFO\.DDR3_Memory_Interface_Top\    ########              
Instance path:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top\ 
=============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     77                 3.21 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top\ :	77 (1.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     79                 2.65 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top\ :	79 (1.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  25 %                 
============================================================
Total MEMORY ELEMENTS in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~OUT_FIFO\.DDR3_Memory_Interface_Top\ :	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_data_lane®DDR3_Memory_Interface_Top .Üþddr_phy_data_io®DDR3_Memory_Interface_Top >
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~ddr_phy_data_io\.DDR3_Memory_Interface_Top\    ########              
Instance path:   \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_io\.DDR3_Memory_Interface_Top\ 
====================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     6                  0.2010 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_data_lane\.DDR3_Memory_Interface_Top\ .\\\~ddr_phy_data_io\.DDR3_Memory_Interface_Top\ :	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþddr_phy_wd®DDR3_Memory_Interface_Top .Üþfifo_ctrl®DDR3_Memory_Interface_Top >
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo_ctrl\.DDR3_Memory_Interface_Top\    ########       
Instance path:   \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~fifo_ctrl\.DDR3_Memory_Interface_Top\ 
=======================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     60                 2.5 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~fifo_ctrl\.DDR3_Memory_Interface_Top\ :	60 (0.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     30                 1.01 %               
ALU      18                 4.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~ddr_phy_wd\.DDR3_Memory_Interface_Top\ .\\\~fifo_ctrl\.DDR3_Memory_Interface_Top\ :	48 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgw3_phy_mc®DDR3_Memory_Interface_Top .Üþgwmc_top®DDR3_Memory_Interface_Top >
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\    ########       
Instance path:   \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~gwmc_top\.DDR3_Memory_Interface_Top\ 
======================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     989                41.2 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~gwmc_top\.DDR3_Memory_Interface_Top\ :	989 (15.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          538                18 %                 
MUX2_LUT5     2                  1.35 %               
MUX2_LUT6     1                  2 %                  
ALU           17                 4.19 %               
======================================================
Total COMBINATIONAL LOGIC in the block \\\~gw3_phy_mc\.DDR3_Memory_Interface_Top\ .\\\~gwmc_top\.DDR3_Memory_Interface_Top\ :	558 (8.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_bank_ctrl®DDR3_Memory_Interface_Top >
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_bank_ctrl\.DDR3_Memory_Interface_Top\    ########     
Instance path:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_bank_ctrl\.DDR3_Memory_Interface_Top\ 
==========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     78                 3.25 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_bank_ctrl\.DDR3_Memory_Interface_Top\ :	78 (1.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          223                7.47 %               
MUX2_LUT5     2                  1.35 %               
MUX2_LUT6     1                  2 %                  
======================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_bank_ctrl\.DDR3_Memory_Interface_Top\ :	226 (3.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_cmd_buffer®DDR3_Memory_Interface_Top >
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_cmd_buffer\.DDR3_Memory_Interface_Top\    ########     
Instance path:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_cmd_buffer\.DDR3_Memory_Interface_Top\ 
===========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     59                 2.46 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_cmd_buffer\.DDR3_Memory_Interface_Top\ :	59 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     94                 3.15 %               
ALU      2                  0.4930 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_cmd_buffer\.DDR3_Memory_Interface_Top\ :	96 (1.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_rank_ctrl®DDR3_Memory_Interface_Top >
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_rank_ctrl\.DDR3_Memory_Interface_Top\    ########     
Instance path:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_rank_ctrl\.DDR3_Memory_Interface_Top\ 
==========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     41                 1.71 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_rank_ctrl\.DDR3_Memory_Interface_Top\ :	41 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     59                 1.98 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_rank_ctrl\.DDR3_Memory_Interface_Top\ :	59 (0.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_rd_data®DDR3_Memory_Interface_Top >
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_rd_data\.DDR3_Memory_Interface_Top\    ########     
Instance path:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_rd_data\.DDR3_Memory_Interface_Top\ 
========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     130                5.42 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_rd_data\.DDR3_Memory_Interface_Top\ :	130 (2.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     128                4.29 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_rd_data\.DDR3_Memory_Interface_Top\ :	128 (2.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_timing_ctrl®DDR3_Memory_Interface_Top >
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_timing_ctrl\.DDR3_Memory_Interface_Top\    ########     
Instance path:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_timing_ctrl\.DDR3_Memory_Interface_Top\ 
============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     18                 0.750 %              
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_timing_ctrl\.DDR3_Memory_Interface_Top\ :	18 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     22                 0.7370 %             
=================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_timing_ctrl\.DDR3_Memory_Interface_Top\ :	22 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_top®DDR3_Memory_Interface_Top .Üþgwmc_wr_data®DDR3_Memory_Interface_Top >
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\    ########     
Instance path:   \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\ 
========================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     163                6.79 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\ :	163 (2.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     12                 0.4020 %             
ALU      15                 3.69 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_top\.DDR3_Memory_Interface_Top\ .\\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\ :	27 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Üþgwmc_wr_data®DDR3_Memory_Interface_Top .Üþfifo_sc®DDR3_Memory_Interface_Top >
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo_sc\.DDR3_Memory_Interface_Top\    ########         
Instance path:   \\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\ .\\\~fifo_sc\.DDR3_Memory_Interface_Top\ 
=======================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     161                6.71 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block \\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\ .\\\~fifo_sc\.DDR3_Memory_Interface_Top\ :	161 (2.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     12                 0.4020 %             
ALU      15                 3.69 %               
=================================================
Total COMBINATIONAL LOGIC in the block \\\~gwmc_wr_data\.DDR3_Memory_Interface_Top\ .\\\~fifo_sc\.DDR3_Memory_Interface_Top\ :	27 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.DVI_TX_Top>
----------------------------------------------------------------
########   Utilization report for  cell:   DVI_TX_Top   ########
Instance path:   video_top.DVI_TX_Top                           
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     68                 2.83 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.DVI_TX_Top:	68 (1.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          314                10.5 %               
MUX2_LUT5     11                 7.43 %               
MUX2_LUT6     2                  4 %                  
ALU           15                 3.69 %               
======================================================
Total COMBINATIONAL LOGIC in the block video_top.DVI_TX_Top:	342 (5.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DVI_TX_Top.rgb2dvi>
-------------------------------------------------------------
########   Utilization report for  cell:   rgb2dvi   ########
Instance path:   DVI_TX_Top.rgb2dvi                          
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     68                 2.83 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block DVI_TX_Top.rgb2dvi:	68 (1.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          314                10.5 %               
MUX2_LUT5     11                 7.43 %               
MUX2_LUT6     2                  4 %                  
ALU           15                 3.69 %               
======================================================
Total COMBINATIONAL LOGIC in the block DVI_TX_Top.rgb2dvi:	342 (5.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=rgb2dvi.TMDS8b10b_0>
-----------------------------------------------------------------
########   Utilization report for  cell:   TMDS8b10b_0   ########
Instance path:   rgb2dvi.TMDS8b10b_0                             
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     26                 1.08 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block rgb2dvi.TMDS8b10b_0:	26 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          107                3.58 %               
MUX2_LUT5     6                  4.05 %               
MUX2_LUT6     2                  4 %                  
ALU           5                  1.23 %               
======================================================
Total COMBINATIONAL LOGIC in the block rgb2dvi.TMDS8b10b_0:	120 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=rgb2dvi.TMDS8b10b_1>
-----------------------------------------------------------------
########   Utilization report for  cell:   TMDS8b10b_1   ########
Instance path:   rgb2dvi.TMDS8b10b_1                             
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     21                 0.8750 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block rgb2dvi.TMDS8b10b_1:	21 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          92                 3.08 %               
MUX2_LUT5     2                  1.35 %               
ALU           5                  1.23 %               
======================================================
Total COMBINATIONAL LOGIC in the block rgb2dvi.TMDS8b10b_1:	99 (1.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=rgb2dvi.TMDS8b10b_2>
-----------------------------------------------------------------
########   Utilization report for  cell:   TMDS8b10b_2   ########
Instance path:   rgb2dvi.TMDS8b10b_2                             
=================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     21                 0.8750 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block rgb2dvi.TMDS8b10b_2:	21 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          115                3.85 %               
MUX2_LUT5     3                  2.03 %               
ALU           5                  1.23 %               
======================================================
Total COMBINATIONAL LOGIC in the block rgb2dvi.TMDS8b10b_2:	123 (1.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.TMDS_PLL>
--------------------------------------------------------------
########   Utilization report for  cell:   TMDS_PLL   ########
Instance path:   video_top.TMDS_PLL                           
==============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block video_top.TMDS_PLL:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.cmos_8_16bit>
------------------------------------------------------------------
########   Utilization report for  cell:   cmos_8_16bit   ########
Instance path:   video_top.cmos_8_16bit                           
==================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     26                 1.08 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.cmos_8_16bit:	26 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.03350 %            
=================================================
Total COMBINATIONAL LOGIC in the block video_top.cmos_8_16bit:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.key_debounceN_50000000_100000000>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   key_debounceN_50000000_100000000   ########
Instance path:   video_top.key_debounceN_50000000_100000000                           
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     35                 1.46 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.key_debounceN_50000000_100000000:	35 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     65                 2.18 %               
ALU      32                 7.88 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.key_debounceN_50000000_100000000:	97 (1.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.key_debounceN_50000000_200000000>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   key_debounceN_50000000_200000000   ########
Instance path:   video_top.key_debounceN_50000000_200000000                           
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     35                 1.46 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.key_debounceN_50000000_200000000:	35 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     53                 1.78 %               
ALU      32                 7.88 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.key_debounceN_50000000_200000000:	85 (1.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.power_on_delay>
--------------------------------------------------------------------
########   Utilization report for  cell:   power_on_delay   ########
Instance path:   video_top.power_on_delay                           
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     17                 0.7090 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.power_on_delay:	17 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     6                  0.2010 %             
ALU      16                 3.94 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.power_on_delay:	22 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.reg_config>
----------------------------------------------------------------
########   Utilization report for  cell:   reg_config   ########
Instance path:   video_top.reg_config                           
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     68                 2.83 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.reg_config:	68 (1.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          447                15 %                 
MUX2_LUT5     89                 60.1 %               
MUX2_LUT6     27                 54 %                 
MUX2_LUT7     4                  100 %                
ALU           26                 6.4 %                
======================================================
Total COMBINATIONAL LOGIC in the block video_top.reg_config:	593 (9.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=reg_config.i2c_com>
-------------------------------------------------------------
########   Utilization report for  cell:   i2c_com   ########
Instance path:   reg_config.i2c_com                          
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     9                  0.3750 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block reg_config.i2c_com:	9 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          47                 1.57 %               
MUX2_LUT5     6                  4.05 %               
MUX2_LUT6     2                  4 %                  
MUX2_LUT7     1                  25 %                 
ALU           6                  1.48 %               
======================================================
Total COMBINATIONAL LOGIC in the block reg_config.i2c_com:	62 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.syn_gen>
-------------------------------------------------------------
########   Utilization report for  cell:   syn_gen   ########
Instance path:   video_top.syn_gen                           
=============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     38                 1.58 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.syn_gen:	38 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     62                 2.08 %               
ALU      32                 7.88 %               
=================================================
Total COMBINATIONAL LOGIC in the block video_top.syn_gen:	94 (1.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   vfb_top_8388608_1024s_1024s_28s_128s_16s_16s   ########
Instance path:   video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s                           
==================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     350                14.6 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s:	350 (5.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          627                21 %                 
MUX2_LUT5     44                 29.7 %               
MUX2_LUT6     20                 40 %                 
ALU           166                40.9 %               
======================================================
Total COMBINATIONAL LOGIC in the block video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s:	857 (13.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  50 %                 
============================================================
Total MEMORY ELEMENTS in the block video_top.vfb_top_8388608_1024s_1024s_28s_128s_16s_16s:	8 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s   ########        
Instance path:   vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s
==============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     350                14.6 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s:	350 (5.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          627                21 %                 
MUX2_LUT5     44                 29.7 %               
MUX2_LUT6     20                 40 %                 
ALU           166                40.9 %               
======================================================
Total COMBINATIONAL LOGIC in the block vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s:	857 (13.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  50 %                 
============================================================
Total MEMORY ELEMENTS in the block vfb_top_8388608_1024s_1024s_28s_128s_16s_16s.vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s:	8 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_bus_arbiter_28s_128s_1_2_4_8>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_bus_arbiter_28s_128s_1_2_4_8   ########            
Instance path:   vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_bus_arbiter_28s_128s_1_2_4_8
==================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     5                  0.2080 %             
======================================================
Total SEQUENTIAL ELEMENTS in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_bus_arbiter_28s_128s_1_2_4_8:	5 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          306                10.3 %               
MUX2_LUT5     1                  0.6760 %             
======================================================
Total COMBINATIONAL LOGIC in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_bus_arbiter_28s_128s_1_2_4_8:	307 (4.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s   ########            
Instance path:   vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     345                14.4 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s:	345 (5.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          321                10.8 %               
MUX2_LUT5     43                 29.1 %               
MUX2_LUT6     20                 40 %                 
ALU           166                40.9 %               
======================================================
Total COMBINATIONAL LOGIC in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s:	550 (8.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     8                  50 %                 
============================================================
Total MEMORY ELEMENTS in the block vfb_wrapper_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s:	8 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_ctrl_8388608_28s>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_frame_ctrl_8388608_28s   ########                 
Instance path:   dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_ctrl_8388608_28s
=================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     18                 0.750 %              
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_ctrl_8388608_28s:	18 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     4                  0.1340 %             
=================================================
Total COMBINATIONAL LOGIC in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_frame_ctrl_8388608_28s:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s   ########                 
Instance path:   dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     164                6.84 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s:	164 (2.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          193                6.47 %               
MUX2_LUT5     38                 25.7 %               
MUX2_LUT6     18                 36 %                 
ALU           91                 22.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s:	340 (5.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  25 %                 
============================================================
Total MEMORY ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   fifo_dma_read_128_16   ########               
Instance path:   dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16
=========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     102                4.25 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16:	102 (1.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          133                4.46 %               
MUX2_LUT5     38                 25.7 %               
MUX2_LUT6     18                 36 %                 
ALU           43                 10.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16:	232 (3.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  25 %                 
============================================================
Total MEMORY ELEMENTS in the block dma_read_ctrl_1024s_28s_128s_16s_16s_64s_128s_6s_8s.fifo_dma_read_128_16:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fifo_dma_read_128_16.Üþfifo®fifo_dma_read_128_16_ >
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo\.fifo_dma_read_128_16_\    ########
Instance path:   fifo_dma_read_128_16.\\\~fifo\.fifo_dma_read_128_16_\                 
=======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     102                4.25 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block fifo_dma_read_128_16.\\\~fifo\.fifo_dma_read_128_16_\ :	102 (1.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          133                4.46 %               
MUX2_LUT5     38                 25.7 %               
MUX2_LUT6     18                 36 %                 
ALU           43                 10.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block fifo_dma_read_128_16.\\\~fifo\.fifo_dma_read_128_16_\ :	232 (3.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  25 %                 
============================================================
Total MEMORY ELEMENTS in the block fifo_dma_read_128_16.\\\~fifo\.fifo_dma_read_128_16_\ :	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s   ########                 
Instance path:   dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     163                6.79 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s:	163 (2.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          124                4.15 %               
MUX2_LUT5     5                  3.38 %               
MUX2_LUT6     2                  4 %                  
ALU           75                 18.5 %               
======================================================
Total COMBINATIONAL LOGIC in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s:	206 (3.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  25 %                 
============================================================
Total MEMORY ELEMENTS in the block dma_frame_buffer_8388608_1024s_1024s_28s_128s_16s_16s.dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   fifo_dma_write_16_128   ########               
Instance path:   dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128
==========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     106                4.42 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128:	106 (1.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          83                 2.78 %               
MUX2_LUT5     5                  3.38 %               
MUX2_LUT6     2                  4 %                  
ALU           43                 10.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128:	133 (2.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  25 %                 
============================================================
Total MEMORY ELEMENTS in the block dma_write_ctrl_1024s_28s_128s_16s_16s_64s_64s_6s_8s.fifo_dma_write_16_128:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=fifo_dma_write_16_128.Üþfifo®fifo_dma_write_16_128_ >
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   \\\~fifo\.fifo_dma_write_16_128_\    ########
Instance path:   fifo_dma_write_16_128.\\\~fifo\.fifo_dma_write_16_128_\                
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     106                4.42 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block fifo_dma_write_16_128.\\\~fifo\.fifo_dma_write_16_128_\ :	106 (1.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          83                 2.78 %               
MUX2_LUT5     5                  3.38 %               
MUX2_LUT6     2                  4 %                  
ALU           43                 10.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block fifo_dma_write_16_128.\\\~fifo\.fifo_dma_write_16_128_\ :	133 (2.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                Total elements     Utilization     Notes
------------------------------------------------------------
BLOCK RAMS/ROMS     4                  25 %                 
============================================================
Total MEMORY ELEMENTS in the block fifo_dma_write_16_128.\\\~fifo\.fifo_dma_write_16_128_\ :	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
