#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  5 11:11:02 2022
# Process ID: 15660
# Current directory: D:/1111/DCCDL/VIVADO/lab6/fft_pm6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10152 D:\1111\DCCDL\VIVADO\lab6\fft_pm6\fft.xpr
# Log file: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/vivado.log
# Journal file: D:/1111/DCCDL/VIVADO/lab6/fft_pm6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.xpr
INFO: [Project 1-313] Project file moved from 'E:/1111/DCCDL/VIVADO/lab6/fft_pm6' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v', nor could it be found using path 'E:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v', nor could it be found using path 'E:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v', nor could it be found using path 'E:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v', nor could it be found using path 'E:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v', nor could it be found using path 'E:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v', nor could it be found using path 'E:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg', nor could it be found using path 'E:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage2.v', nor could it be found using path 'E:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage2.v'.
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.ip_user_files', nor could it be found using path 'E:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.ip_user_files'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [Project 1-231] Project 'fft.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 786.109 ; gain = 149.402
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_project_as fft_point8 D:/1111/DCCDL/VIVADO/lab6/fft_point8 -force
save_project_as: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 841.227 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Mon Dec  5 11:12:57 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.runs/synth_1/runme.log
[Mon Dec  5 11:12:57 2022] Launched impl_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Mon Dec  5 11:16:15 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.runs/synth_1/runme.log
[Mon Dec  5 11:16:15 2022] Launched impl_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1198.297 ; gain = 2.562
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1198.297 ; gain = 2.562
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1198.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1362.410 ; gain = 521.184
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/impl/timing/xsim/fft_top_time_impl.v"
write_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1416.477 ; gain = 34.711
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/impl/timing/xsim/fft_top_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.039 ; gain = 440.562
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/impl/timing/xsim/fft_top_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/impl/timing/xsim/fft_top_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'fft_top' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj fft_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/impl/timing/xsim/fft_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/impl/timing/xsim'
"xelab -wto b59b7d333ef94d26bcf233a1e43e2b2d --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot fft_top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.fft_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b59b7d333ef94d26bcf233a1e43e2b2d --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot fft_top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.fft_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "fft_top_time_impl.sdf", for root module "fft_top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "fft_top_time_impl.sdf", for root module "fft_top".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.butterfly_8
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_top_time_impl

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/impl/timing/xsim/xsim.dir/fft_top_time_impl/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 109.469 ; gain = 17.887
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  5 11:20:30 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1865.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fft_top_time_impl -key {Post-Implementation:sim_1:Timing:fft_top} -tclbatch {fft_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fft_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fft_top_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:06 ; elapsed = 00:01:14 . Memory (MB): peak = 1893.270 ; gain = 1052.043
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fft_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fft_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/behav/xsim'
"xelab -wto b59b7d333ef94d26bcf233a1e43e2b2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fft_top_behav xil_defaultlib.fft_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b59b7d333ef94d26bcf233a1e43e2b2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fft_top_behav xil_defaultlib.fft_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot fft_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/behav/xsim/xsim.dir/fft_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/behav/xsim/xsim.dir/fft_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec  5 11:21:41 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  5 11:21:41 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1978.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_point8/fft_point8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fft_top_behav -key {Behavioral:sim_1:Functional:fft_top} -tclbatch {fft_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fft_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fft_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.973 ; gain = 8.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2226.918 ; gain = 239.293
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.918 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  5 11:24:48 2022...
