// Seed: 2823115646
module module_0;
  wire id_1;
  logic [7:0] id_2, id_3;
  wire id_4;
  assign id_2[1] = 1'h0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output tri id_5,
    output tri id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output wire id_11
);
  wire id_13;
  wire id_14 = 1 & id_7;
  module_0();
endmodule
