# Transmission Lines


Here‚Äôs a **clean, no-fluff comparison** of **LVDS vs LVCMOS33**, focusing on *what they really are*, *why they exist*, and *when you should use each*‚Äîespecially relevant to FPGA/board design.

---

## 1Ô∏è‚É£ What they are (one-line definition)

| Standard     | What it is                                                  |
| ------------ | ----------------------------------------------------------- |
| **LVCMOS33** | **Single-ended** 3.3 V CMOS digital I/O standard            |
| **LVDS**     | **Differential** low-voltage, high-speed signaling standard |

---

## 2Ô∏è‚É£ Electrical signaling (core difference)

### üîπ LVCMOS33

* **Single wire per signal**
* Voltage swing: **0 V ‚Üî 3.3 V**
* Receiver compares signal to **ground**
* High noise sensitivity

```
Signal ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂
GND    ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂
```

### üîπ LVDS

* **Two wires per signal (P / N)**
* Voltage swing: **~350 mV**
* Receiver measures **difference** between the two
* Excellent noise immunity

```
Signal+ ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂
Signal- ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂   (difference is what matters)
```

---

## 3Ô∏è‚É£ Speed capability

| Feature          | LVCMOS33    | LVDS        |
| ---------------- | ----------- | ----------- |
| Practical speed  | ~50‚Äì150 MHz | **>1 Gb/s** |
| Edge quality     | Slow        | Fast        |
| Jitter tolerance | Poor        | Excellent   |
| Clock quality    | Weak        | Strong      |

üëâ If it‚Äôs **above ~200 MHz** or off-board ‚Üí **LVDS wins**

---

## 4Ô∏è‚É£ Power & EMI

| Aspect           | LVCMOS33 | LVDS         |
| ---------------- | -------- | ------------ |
| Power per toggle | High     | **Low**      |
| EMI radiation    | High     | **Very low** |
| Ground bounce    | Yes      | Almost none  |

Why?

* LVCMOS charges/discharges **big capacitance at 3.3 V**
* LVDS switches **tiny current at constant bias**

---

## 5Ô∏è‚É£ PCB & routing impact

| Aspect           | LVCMOS33 | LVDS                   |
| ---------------- | -------- | ---------------------- |
| Routing          | Simple   | Requires pair matching |
| Length tolerance | Short    | Long cables OK         |
| Termination      | None     | **100 Œ© differential** |
| Crosstalk        | High     | Low                    |

---

## 6Ô∏è‚É£ Typical use cases

### üü¢ LVCMOS33 is used for:

* Buttons, LEDs
* SPI / I¬≤C
* GPIO
* Configuration pins
* Low-speed control signals

### üîµ LVDS is used for:

* High-speed clocks
* ADC/DAC data buses
* JESD / Camera / Display links
* FPGA-to-FPGA links
* SerDes *before* real SerDes

---

## 7Ô∏è‚É£ FPGA perspective (important)

| FPGA I/O             | LVCMOS33  | LVDS          |
| -------------------- | --------- | ------------- |
| I/O pins             | 1 per bit | **2 per bit** |
| Bank voltage         | 3.3 V     | ~1.8 V        |
| Clocking             | Poor      | **Excellent** |
| High-speed viability | ‚ùå         | ‚úÖ             |

‚ö†Ô∏è **Modern FPGAs often LIMIT or REMOVE 3.3 V I/O**
LVDS survives longer in advanced nodes.

---

## 8Ô∏è‚É£ When people get confused (very common)

> ‚ùå ‚ÄúLVDS is like CMOS but faster‚Äù

No.

* **CMOS = voltage-mode**
* **LVDS = current-mode**

They are **fundamentally different physics**

---

## 9Ô∏è‚É£ Rule-of-thumb decision table

| Question                | Answer       |
| ----------------------- | ------------ |
| On-board, slow, cheap?  | **LVCMOS33** |
| Off-board, long traces? | **LVDS**     |
| High-speed clock?       | **LVDS**     |
| EMI-sensitive design?   | **LVDS**     |
| Simple GPIO?            | **LVCMOS33** |

---

## üîü In your context (FPGA + O-RAN / SerDes path)

* **Control & config** ‚Üí LVCMOS
* **High-rate data** ‚Üí LVDS
* **25G / GTY** ‚Üí **Neither** (CML / SerDes)

LVDS is the **bridge** between CMOS GPIO and full SerDes.


<img src=images/Transmission-Lines.png width='50%' height='50%' > </img>
