#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x63450cd859c0 .scope module, "thiele_cpu_tb" "thiele_cpu_tb" 2 7;
 .timescale -9 -12;
v0x63450cda95e0_0 .net *"_ivl_3", 29 0, L_0x63450cdbb8a0;  1 drivers
v0x63450cda96e0_0 .net "cert_addr", 31 0, L_0x63450cd84c20;  1 drivers
v0x63450cda97a0_0 .var "clk", 0 0;
v0x63450cda9840_0 .net "error_code", 31 0, L_0x63450cdaab00;  1 drivers
v0x63450cda9910_0 .var/i "i", 31 0;
v0x63450cda99b0 .array "instr_memory", 255 0, 31 0;
v0x63450cda9a50_0 .var "logic_ack", 0 0;
v0x63450cda9af0_0 .net "logic_addr", 31 0, L_0x63450cdbaf90;  1 drivers
v0x63450cda9bc0_0 .var "logic_data", 31 0;
v0x63450cda9c90_0 .net "logic_req", 0 0, L_0x63450cdaabf0;  1 drivers
v0x63450cda9d60_0 .net "mem_addr", 31 0, L_0x63450cdbb520;  1 drivers
L_0x732f36bf71c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63450cda9e30_0 .net "mem_en", 0 0, L_0x732f36bf71c8;  1 drivers
v0x63450cda9f00_0 .var "mem_rdata", 31 0;
L_0x732f36bf7138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63450cda9fd0_0 .net "mem_wdata", 31 0, L_0x732f36bf7138;  1 drivers
L_0x732f36bf7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63450cdaa0a0_0 .net "mem_we", 0 0, L_0x732f36bf7180;  1 drivers
v0x63450cdaa170_0 .net "pc", 31 0, L_0x63450cd83d40;  1 drivers
v0x63450cdaa240_0 .var "py_ack", 0 0;
v0x63450cdaa310_0 .net "py_code_addr", 31 0, L_0x63450cdbb3e0;  1 drivers
v0x63450cdaa3e0_0 .net "py_req", 0 0, L_0x63450cdbb110;  1 drivers
v0x63450cdaa4b0_0 .var "py_result", 31 0;
v0x63450cdaa580_0 .var "rst_n", 0 0;
v0x63450cdaa650_0 .net "status", 31 0, L_0x63450cdaaa10;  1 drivers
E_0x63450cd5bed0 .event posedge, v0x63450cda6a50_0;
L_0x63450cdbb7b0 .array/port v0x63450cda99b0, L_0x63450cdbb8a0;
L_0x63450cdbb8a0 .part L_0x63450cd83d40, 2, 30;
S_0x63450cd79320 .scope module, "dut" "thiele_cpu" 2 51, 3 19 0, S_0x63450cd859c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "cert_addr";
    .port_info 3 /OUTPUT 32 "status";
    .port_info 4 /OUTPUT 32 "error_code";
    .port_info 5 /OUTPUT 32 "mem_addr";
    .port_info 6 /OUTPUT 32 "mem_wdata";
    .port_info 7 /INPUT 32 "mem_rdata";
    .port_info 8 /OUTPUT 1 "mem_we";
    .port_info 9 /OUTPUT 1 "mem_en";
    .port_info 10 /OUTPUT 1 "logic_req";
    .port_info 11 /OUTPUT 32 "logic_addr";
    .port_info 12 /INPUT 1 "logic_ack";
    .port_info 13 /INPUT 32 "logic_data";
    .port_info 14 /OUTPUT 1 "py_req";
    .port_info 15 /OUTPUT 32 "py_code_addr";
    .port_info 16 /INPUT 1 "py_ack";
    .port_info 17 /INPUT 32 "py_result";
    .port_info 18 /INPUT 32 "instr_data";
    .port_info 19 /OUTPUT 32 "pc";
P_0x63450cd88780 .param/l "CSR_CERT_ADDR" 1 3 72, C4<00000000>;
P_0x63450cd887c0 .param/l "CSR_ERROR" 1 3 74, C4<00000010>;
P_0x63450cd88800 .param/l "CSR_STATUS" 1 3 73, C4<00000001>;
P_0x63450cd88840 .param/l "MAX_MU" 1 3 58, C4<11111111111111111111111111111111>;
P_0x63450cd88880 .param/l "NUM_MODULES" 1 3 56, +C4<00000000000000000000000001000000>;
P_0x63450cd888c0 .param/l "OPCODE_EMIT" 1 3 67, C4<00000110>;
P_0x63450cd88900 .param/l "OPCODE_LASSERT" 1 3 64, C4<00000011>;
P_0x63450cd88940 .param/l "OPCODE_LJOIN" 1 3 65, C4<00000100>;
P_0x63450cd88980 .param/l "OPCODE_MDLACC" 1 3 66, C4<00000101>;
P_0x63450cd889c0 .param/l "OPCODE_PMERGE" 1 3 63, C4<00000010>;
P_0x63450cd88a00 .param/l "OPCODE_PNEW" 1 3 61, C4<00000000>;
P_0x63450cd88a40 .param/l "OPCODE_PSPLIT" 1 3 62, C4<00000001>;
P_0x63450cd88a80 .param/l "OPCODE_PYEXEC" 1 3 69, C4<00001000>;
P_0x63450cd88ac0 .param/l "OPCODE_XFER" 1 3 68, C4<00000111>;
P_0x63450cd88b00 .param/l "REGION_SIZE" 1 3 57, +C4<00000000000000000000010000000000>;
P_0x63450cd88b40 .param/l "STATE_COMPLETE" 1 3 114, C4<0110>;
P_0x63450cd88b80 .param/l "STATE_DECODE" 1 3 109, C4<0001>;
P_0x63450cd88bc0 .param/l "STATE_EXECUTE" 1 3 110, C4<0010>;
P_0x63450cd88c00 .param/l "STATE_FETCH" 1 3 108, C4<0000>;
P_0x63450cd88c40 .param/l "STATE_LOGIC" 1 3 112, C4<0100>;
P_0x63450cd88c80 .param/l "STATE_MEMORY" 1 3 111, C4<0011>;
P_0x63450cd88cc0 .param/l "STATE_PYTHON" 1 3 113, C4<0101>;
L_0x63450cd83d40 .functor BUFZ 32, v0x63450cda86c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63450cd84450 .functor BUFZ 32, L_0x63450cdbb7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63450cd84c20 .functor BUFZ 32, v0x63450cda6b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63450cdaaa10 .functor BUFZ 32, v0x63450cda6cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63450cdaab00 .functor BUFZ 32, v0x63450cda6bf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63450cdbb520 .functor BUFZ 32, v0x63450cda86c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x732f36bf7018 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x63450cda63e0_0 .net/2u *"_ivl_16", 3 0, L_0x732f36bf7018;  1 drivers
L_0x732f36bf7060 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63450cda64e0_0 .net/2u *"_ivl_20", 23 0, L_0x732f36bf7060;  1 drivers
v0x63450cda65c0_0 .net *"_ivl_22", 39 0, L_0x63450cdbada0;  1 drivers
L_0x732f36bf70a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x63450cda6680_0 .net/2u *"_ivl_26", 3 0, L_0x732f36bf70a8;  1 drivers
L_0x732f36bf70f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63450cda6760_0 .net/2u *"_ivl_30", 23 0, L_0x732f36bf70f0;  1 drivers
v0x63450cda6890_0 .net *"_ivl_32", 39 0, L_0x63450cdbb2a0;  1 drivers
v0x63450cda6970_0 .net "cert_addr", 31 0, L_0x63450cd84c20;  alias, 1 drivers
v0x63450cda6a50_0 .net "clk", 0 0, v0x63450cda97a0_0;  1 drivers
v0x63450cda6b10_0 .var "csr_cert_addr", 31 0;
v0x63450cda6bf0_0 .var "csr_error", 31 0;
v0x63450cda6cd0_0 .var "csr_status", 31 0;
v0x63450cda6db0_0 .net "current_instr", 31 0, L_0x63450cd84450;  1 drivers
v0x63450cda6e90_0 .var "current_module", 5 0;
v0x63450cda6f70_0 .var/i "dest_size", 31 0;
v0x63450cda7050_0 .net "error_code", 31 0, L_0x63450cdaab00;  alias, 1 drivers
v0x63450cda7130_0 .var/i "even_count", 31 0;
v0x63450cda7210_0 .var/i "i", 31 0;
v0x63450cda72f0_0 .net "instr_data", 31 0, L_0x63450cdbb7b0;  1 drivers
v0x63450cda73d0_0 .var/i "j", 31 0;
v0x63450cda74b0_0 .net "logic_ack", 0 0, v0x63450cda9a50_0;  1 drivers
v0x63450cda7570_0 .net "logic_addr", 31 0, L_0x63450cdbaf90;  alias, 1 drivers
v0x63450cda7650_0 .net "logic_data", 31 0, v0x63450cda9bc0_0;  1 drivers
v0x63450cda7730_0 .net "logic_req", 0 0, L_0x63450cdaabf0;  alias, 1 drivers
v0x63450cda77f0_0 .var/i "mdl_cost", 31 0;
v0x63450cda78d0_0 .net "mem_addr", 31 0, L_0x63450cdbb520;  alias, 1 drivers
v0x63450cda79b0_0 .net "mem_en", 0 0, L_0x732f36bf71c8;  alias, 1 drivers
v0x63450cda7a70_0 .net "mem_rdata", 31 0, v0x63450cda9f00_0;  1 drivers
v0x63450cda7b50_0 .net "mem_wdata", 31 0, L_0x732f36bf7138;  alias, 1 drivers
v0x63450cda7c30_0 .net "mem_we", 0 0, L_0x732f36bf7180;  alias, 1 drivers
v0x63450cda7cf0_0 .var/i "module_size", 31 0;
v0x63450cda7dd0 .array "module_table", 63 0, 31 0;
v0x63450cda7e90_0 .var "mu_accumulator", 31 0;
v0x63450cda7f70_0 .var "next_module_id", 5 0;
v0x63450cda8260_0 .var/i "odd_count", 31 0;
v0x63450cda8340_0 .net "opcode", 7 0, L_0x63450cdaa780;  1 drivers
v0x63450cda8420_0 .net "operand_a", 7 0, L_0x63450cdaa8a0;  1 drivers
v0x63450cda8500_0 .net "operand_b", 7 0, L_0x63450cdaa940;  1 drivers
v0x63450cda85e0_0 .net "pc", 31 0, L_0x63450cd83d40;  alias, 1 drivers
v0x63450cda86c0_0 .var "pc_reg", 31 0;
v0x63450cda87a0_0 .net "py_ack", 0 0, v0x63450cdaa240_0;  1 drivers
v0x63450cda8860_0 .net "py_code_addr", 31 0, L_0x63450cdbb3e0;  alias, 1 drivers
v0x63450cda8940_0 .net "py_req", 0 0, L_0x63450cdbb110;  alias, 1 drivers
v0x63450cda8a00_0 .net "py_result", 31 0, v0x63450cdaa4b0_0;  1 drivers
v0x63450cda8ae0_0 .var/i "region_size", 31 0;
v0x63450cda8bc0 .array "region_table", 65535 0, 31 0;
v0x63450cda8c80_0 .net "rst_n", 0 0, v0x63450cdaa580_0;  1 drivers
v0x63450cda8d40_0 .var/i "size_a", 31 0;
v0x63450cda8e20_0 .var/i "size_b", 31 0;
v0x63450cda8f00_0 .var/i "src_size", 31 0;
v0x63450cda8fe0_0 .var "state", 3 0;
v0x63450cda90c0_0 .net "status", 31 0, L_0x63450cdaaa10;  alias, 1 drivers
v0x63450cda91a0_0 .var/i "temp_size", 31 0;
v0x63450cda9280_0 .var/i "total_size", 31 0;
E_0x63450cd192b0/0 .event negedge, v0x63450cda8c80_0;
E_0x63450cd192b0/1 .event posedge, v0x63450cda6a50_0;
E_0x63450cd192b0 .event/or E_0x63450cd192b0/0, E_0x63450cd192b0/1;
L_0x63450cdaa780 .part L_0x63450cd84450, 24, 8;
L_0x63450cdaa8a0 .part L_0x63450cd84450, 16, 8;
L_0x63450cdaa940 .part L_0x63450cd84450, 8, 8;
L_0x63450cdaabf0 .cmp/eq 4, v0x63450cda8fe0_0, L_0x732f36bf7018;
L_0x63450cdbada0 .concat [ 8 8 24 0], L_0x63450cdaa940, L_0x63450cdaa8a0, L_0x732f36bf7060;
L_0x63450cdbaf90 .part L_0x63450cdbada0, 0, 32;
L_0x63450cdbb110 .cmp/eq 4, v0x63450cda8fe0_0, L_0x732f36bf70a8;
L_0x63450cdbb2a0 .concat [ 8 8 24 0], L_0x63450cdaa940, L_0x63450cdaa8a0, L_0x732f36bf70f0;
L_0x63450cdbb3e0 .part L_0x63450cdbb2a0, 0, 32;
S_0x63450cd74f00 .scope task, "execute_emit" "execute_emit" 3 405, 3 405 0, S_0x63450cd79320;
 .timescale -9 -12;
v0x63450cd83e60_0 .var "value_a", 7 0;
v0x63450cd845b0_0 .var "value_b", 7 0;
TD_thiele_cpu_tb.dut.execute_emit ;
    %load/vec4 v0x63450cd83e60_0;
    %load/vec4 v0x63450cd845b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x63450cda6cd0_0, 0;
    %end;
S_0x63450cda4eb0 .scope task, "execute_ljoin" "execute_ljoin" 3 363, 3 363 0, S_0x63450cd79320;
 .timescale -9 -12;
v0x63450cd84d80_0 .var "cert_a", 7 0;
v0x63450cda50f0_0 .var "cert_b", 7 0;
TD_thiele_cpu_tb.dut.execute_ljoin ;
    %load/vec4 v0x63450cd84d80_0;
    %load/vec4 v0x63450cda50f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x63450cda6b10_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x63450cda6cd0_0, 0;
    %end;
S_0x63450cda51d0 .scope task, "execute_mdlacc" "execute_mdlacc" 3 374, 3 374 0, S_0x63450cd79320;
 .timescale -9 -12;
v0x63450cda53b0_0 .var "module_id", 7 0;
TD_thiele_cpu_tb.dut.execute_mdlacc ;
    %load/vec4 v0x63450cda53b0_0;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_2.0, 5;
    %ix/getv 4, v0x63450cda53b0_0;
    %load/vec4a v0x63450cda7dd0, 4;
    %store/vec4 v0x63450cda7cf0_0, 0, 32;
    %load/vec4 v0x63450cda7cf0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63450cda77f0_0, 0, 32;
    %load/vec4 v0x63450cda7cf0_0;
    %store/vec4 v0x63450cda91a0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x63450cda91a0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x63450cda91a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x63450cda91a0_0, 0, 32;
    %load/vec4 v0x63450cda77f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63450cda77f0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63450cda77f0_0, 0, 32;
T_2.3 ;
    %load/vec4 v0x63450cda7e90_0;
    %load/vec4 v0x63450cda77f0_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v0x63450cda7e90_0;
    %load/vec4 v0x63450cda77f0_0;
    %add;
    %assign/vec4 v0x63450cda7e90_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x63450cda6cd0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x63450cda6bf0_0, 0;
T_2.7 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x63450cda6bf0_0, 0;
T_2.1 ;
    %end;
S_0x63450cda5490 .scope task, "execute_pmerge" "execute_pmerge" 3 324, 3 324 0, S_0x63450cd79320;
 .timescale -9 -12;
v0x63450cda5670_0 .var "module_a", 7 0;
v0x63450cda5770_0 .var "module_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pmerge ;
    %load/vec4 v0x63450cda5670_0;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_3.11, 5;
    %load/vec4 v0x63450cda5770_0;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v0x63450cda5670_0;
    %load/vec4 v0x63450cda5770_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %ix/getv 4, v0x63450cda5670_0;
    %load/vec4a v0x63450cda7dd0, 4;
    %store/vec4 v0x63450cda8d40_0, 0, 32;
    %ix/getv 4, v0x63450cda5770_0;
    %load/vec4a v0x63450cda7dd0, 4;
    %store/vec4 v0x63450cda8e20_0, 0, 32;
    %load/vec4 v0x63450cda8d40_0;
    %load/vec4 v0x63450cda8e20_0;
    %add;
    %store/vec4 v0x63450cda9280_0, 0, 32;
    %load/vec4 v0x63450cda9280_0;
    %cmpi/s 1024, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.12, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63450cda7210_0, 0, 32;
T_3.14 ;
    %load/vec4 v0x63450cda7210_0;
    %load/vec4 v0x63450cda8d40_0;
    %cmp/s;
    %jmp/0xz T_3.15, 5;
    %load/vec4 v0x63450cda5670_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63450cda7210_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x63450cda8bc0, 4;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63450cda7210_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda8bc0, 0, 4;
    %load/vec4 v0x63450cda7210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63450cda7210_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63450cda7210_0, 0, 32;
T_3.16 ;
    %load/vec4 v0x63450cda7210_0;
    %load/vec4 v0x63450cda8e20_0;
    %cmp/s;
    %jmp/0xz T_3.17, 5;
    %load/vec4 v0x63450cda5770_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63450cda7210_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x63450cda8bc0, 4;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63450cda7210_0;
    %load/vec4 v0x63450cda8d40_0;
    %add;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda8bc0, 0, 4;
    %load/vec4 v0x63450cda7210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63450cda7210_0, 0, 32;
    %jmp T_3.16;
T_3.17 ;
    %load/vec4 v0x63450cda9280_0;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda7dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x63450cda5670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda7dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x63450cda5770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda7dd0, 0, 4;
    %load/vec4 v0x63450cda7f70_0;
    %assign/vec4 v0x63450cda6e90_0, 0;
    %load/vec4 v0x63450cda7f70_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x63450cda7f70_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x63450cda6cd0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x63450cda6bf0_0, 0;
T_3.13 ;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x63450cda6bf0_0, 0;
T_3.9 ;
    %end;
S_0x63450cda5850 .scope task, "execute_pnew" "execute_pnew" 3 267, 3 267 0, S_0x63450cd79320;
 .timescale -9 -12;
v0x63450cda5a80_0 .var "region_spec_a", 7 0;
v0x63450cda5b80_0 .var "region_spec_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pnew ;
    %load/vec4 v0x63450cda5a80_0;
    %pad/u 32;
    %muli 256, 0, 32;
    %load/vec4 v0x63450cda5b80_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x63450cda8ae0_0, 0, 32;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_4.18, 5;
    %load/vec4 v0x63450cda8ae0_0;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda7dd0, 0, 4;
    %load/vec4 v0x63450cda7f70_0;
    %assign/vec4 v0x63450cda6e90_0, 0;
    %load/vec4 v0x63450cda7f70_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x63450cda7f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63450cda7210_0, 0, 32;
T_4.20 ;
    %load/vec4 v0x63450cda7210_0;
    %load/vec4 v0x63450cda8ae0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_4.22, 5;
    %load/vec4 v0x63450cda7210_0;
    %cmpi/s 1024, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.22;
    %flag_set/vec4 8;
    %jmp/0xz T_4.21, 8;
    %load/vec4 v0x63450cda7210_0;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63450cda7210_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda8bc0, 0, 4;
    %load/vec4 v0x63450cda7210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63450cda7210_0, 0, 32;
    %jmp T_4.20;
T_4.21 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x63450cda6cd0_0, 0;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x63450cda6bf0_0, 0;
T_4.19 ;
    %end;
S_0x63450cda5c60 .scope task, "execute_psplit" "execute_psplit" 3 291, 3 291 0, S_0x63450cd79320;
 .timescale -9 -12;
v0x63450cda5e40_0 .var "module_id", 7 0;
v0x63450cda5f40_0 .var "predicate", 7 0;
TD_thiele_cpu_tb.dut.execute_psplit ;
    %load/vec4 v0x63450cda5e40_0;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_5.25, 5;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %ix/getv 4, v0x63450cda5e40_0;
    %load/vec4a v0x63450cda7dd0, 4;
    %store/vec4 v0x63450cda8ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63450cda7130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63450cda8260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63450cda7210_0, 0, 32;
T_5.26 ;
    %load/vec4 v0x63450cda7210_0;
    %load/vec4 v0x63450cda8ae0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_5.28, 5;
    %load/vec4 v0x63450cda7210_0;
    %cmpi/s 1024, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.28;
    %flag_set/vec4 8;
    %jmp/0xz T_5.27, 8;
    %load/vec4 v0x63450cda5e40_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63450cda7210_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x63450cda8bc0, 4;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.29, 4;
    %load/vec4 v0x63450cda5e40_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63450cda7210_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x63450cda8bc0, 4;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63450cda7130_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda8bc0, 0, 4;
    %load/vec4 v0x63450cda7130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63450cda7130_0, 0, 32;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v0x63450cda5e40_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63450cda7210_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x63450cda8bc0, 4;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x63450cda8260_0;
    %pad/s 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda8bc0, 0, 4;
    %load/vec4 v0x63450cda8260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63450cda8260_0, 0, 32;
T_5.30 ;
    %load/vec4 v0x63450cda7210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63450cda7210_0, 0, 32;
    %jmp T_5.26;
T_5.27 ;
    %load/vec4 v0x63450cda7130_0;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda7dd0, 0, 4;
    %load/vec4 v0x63450cda8260_0;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda7dd0, 0, 4;
    %load/vec4 v0x63450cda7f70_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x63450cda7f70_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x63450cda6cd0_0, 0;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x63450cda6bf0_0, 0;
T_5.24 ;
    %end;
S_0x63450cda6020 .scope task, "execute_xfer" "execute_xfer" 3 414, 3 414 0, S_0x63450cd79320;
 .timescale -9 -12;
v0x63450cda6200_0 .var "dest", 7 0;
v0x63450cda6300_0 .var "src", 7 0;
TD_thiele_cpu_tb.dut.execute_xfer ;
    %load/vec4 v0x63450cda6300_0;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_6.33, 5;
    %load/vec4 v0x63450cda6200_0;
    %load/vec4 v0x63450cda7f70_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.31, 8;
    %ix/getv 4, v0x63450cda6300_0;
    %load/vec4a v0x63450cda7dd0, 4;
    %store/vec4 v0x63450cda8f00_0, 0, 32;
    %ix/getv 4, v0x63450cda6200_0;
    %load/vec4a v0x63450cda7dd0, 4;
    %store/vec4 v0x63450cda6f70_0, 0, 32;
    %load/vec4 v0x63450cda8f00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.36, 5;
    %load/vec4 v0x63450cda6f70_0;
    %cmpi/s 1024, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.34, 8;
    %load/vec4 v0x63450cda6300_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %ix/vec4 4;
    %load/vec4a v0x63450cda8bc0, 4;
    %load/vec4 v0x63450cda6200_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63450cda6f70_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda8bc0, 0, 4;
    %load/vec4 v0x63450cda6f70_0;
    %addi 1, 0, 32;
    %ix/getv 3, v0x63450cda6200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda7dd0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x63450cda6cd0_0, 0;
    %jmp T_6.35;
T_6.34 ;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x63450cda6bf0_0, 0;
T_6.35 ;
    %jmp T_6.32;
T_6.31 ;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x63450cda6bf0_0, 0;
T_6.32 ;
    %end;
    .scope S_0x63450cd79320;
T_7 ;
    %wait E_0x63450cd192b0;
    %load/vec4 v0x63450cda8c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63450cda86c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63450cda6b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63450cda6cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63450cda6bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63450cda7e90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63450cda6e90_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x63450cda7f70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63450cda7210_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x63450cda7210_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x63450cda7210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda7dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63450cda73d0_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x63450cda73d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_7.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x63450cda7210_0;
    %pad/s 43;
    %pad/s 53;
    %muli 1024, 0, 53;
    %pad/s 54;
    %load/vec4 v0x63450cda73d0_0;
    %pad/s 54;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63450cda8bc0, 0, 4;
    %load/vec4 v0x63450cda73d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63450cda73d0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %load/vec4 v0x63450cda7210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63450cda7210_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x63450cda8fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %jmp T_7.12;
T_7.8 ;
    %load/vec4 v0x63450cda8340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x63450cda6bf0_0, 0;
    %load/vec4 v0x63450cda86c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63450cda86c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %jmp T_7.23;
T_7.13 ;
    %load/vec4 v0x63450cda8420_0;
    %store/vec4 v0x63450cda5a80_0, 0, 8;
    %load/vec4 v0x63450cda8500_0;
    %store/vec4 v0x63450cda5b80_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pnew, S_0x63450cda5850;
    %join;
    %load/vec4 v0x63450cda86c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63450cda86c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %jmp T_7.23;
T_7.14 ;
    %load/vec4 v0x63450cda8420_0;
    %store/vec4 v0x63450cda5e40_0, 0, 8;
    %load/vec4 v0x63450cda8500_0;
    %store/vec4 v0x63450cda5f40_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_psplit, S_0x63450cda5c60;
    %join;
    %load/vec4 v0x63450cda86c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63450cda86c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %jmp T_7.23;
T_7.15 ;
    %load/vec4 v0x63450cda8420_0;
    %store/vec4 v0x63450cda5670_0, 0, 8;
    %load/vec4 v0x63450cda8500_0;
    %store/vec4 v0x63450cda5770_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pmerge, S_0x63450cda5490;
    %join;
    %load/vec4 v0x63450cda86c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63450cda86c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %jmp T_7.23;
T_7.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %jmp T_7.23;
T_7.17 ;
    %load/vec4 v0x63450cda8420_0;
    %store/vec4 v0x63450cd84d80_0, 0, 8;
    %load/vec4 v0x63450cda8500_0;
    %store/vec4 v0x63450cda50f0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_ljoin, S_0x63450cda4eb0;
    %join;
    %load/vec4 v0x63450cda86c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63450cda86c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %jmp T_7.23;
T_7.18 ;
    %load/vec4 v0x63450cda8420_0;
    %store/vec4 v0x63450cda53b0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_mdlacc, S_0x63450cda51d0;
    %join;
    %load/vec4 v0x63450cda86c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63450cda86c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %jmp T_7.23;
T_7.19 ;
    %load/vec4 v0x63450cda8420_0;
    %store/vec4 v0x63450cd83e60_0, 0, 8;
    %load/vec4 v0x63450cda8500_0;
    %store/vec4 v0x63450cd845b0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_emit, S_0x63450cd74f00;
    %join;
    %load/vec4 v0x63450cda86c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63450cda86c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %jmp T_7.23;
T_7.20 ;
    %load/vec4 v0x63450cda8420_0;
    %store/vec4 v0x63450cda6300_0, 0, 8;
    %load/vec4 v0x63450cda8500_0;
    %store/vec4 v0x63450cda6200_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xfer, S_0x63450cda6020;
    %join;
    %load/vec4 v0x63450cda86c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63450cda86c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %jmp T_7.23;
T_7.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
    %jmp T_7.23;
T_7.23 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.9 ;
    %load/vec4 v0x63450cda74b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %load/vec4 v0x63450cda7650_0;
    %assign/vec4 v0x63450cda6b10_0, 0;
    %load/vec4 v0x63450cda86c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63450cda86c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
T_7.24 ;
    %jmp T_7.12;
T_7.10 ;
    %load/vec4 v0x63450cda87a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %load/vec4 v0x63450cda8a00_0;
    %assign/vec4 v0x63450cda6cd0_0, 0;
    %load/vec4 v0x63450cda86c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63450cda86c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63450cda8fe0_0, 0;
T_7.26 ;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x63450cd859c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63450cda97a0_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v0x63450cda97a0_0;
    %inv;
    %store/vec4 v0x63450cda97a0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x63450cd859c0;
T_9 ;
    %pushi/vec4 2560, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63450cda99b0, 4, 0;
    %pushi/vec4 16842752, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63450cda99b0, 4, 0;
    %pushi/vec4 33686272, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63450cda99b0, 4, 0;
    %pushi/vec4 84148224, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63450cda99b0, 4, 0;
    %pushi/vec4 100729344, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63450cda99b0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63450cda99b0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x63450cda9910_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x63450cda9910_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x63450cda9910_0;
    %store/vec4a v0x63450cda99b0, 4, 0;
    %load/vec4 v0x63450cda9910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63450cda9910_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x63450cd859c0;
T_10 ;
    %wait E_0x63450cd5bed0;
    %load/vec4 v0x63450cda9e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x63450cdaa0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x63450cda9d60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x63450cda99b0, 4;
    %assign/vec4 v0x63450cda9f00_0, 0;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x63450cd859c0;
T_11 ;
    %wait E_0x63450cd5bed0;
    %load/vec4 v0x63450cda9c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x63450cda9a50_0;
    %nor/r;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %delay 10000, 0;
    %pushi/vec4 2882343476, 0, 32;
    %assign/vec4 v0x63450cda9bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63450cda9a50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63450cda9a50_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x63450cd859c0;
T_12 ;
    %wait E_0x63450cd5bed0;
    %load/vec4 v0x63450cdaa3e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x63450cdaa240_0;
    %nor/r;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %delay 15000, 0;
    %pushi/vec4 305419896, 0, 32;
    %assign/vec4 v0x63450cdaa4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63450cdaa240_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63450cdaa240_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x63450cd859c0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63450cdaa580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63450cda9a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63450cdaa240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63450cda9f00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63450cdaa580_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 169 "$display", "Test completed!" {0 0 0};
    %vpi_call 2 170 "$display", "Final PC: %h", v0x63450cdaa170_0 {0 0 0};
    %vpi_call 2 171 "$display", "Status: %h", v0x63450cdaa650_0 {0 0 0};
    %vpi_call 2 172 "$display", "Error: %h", v0x63450cda9840_0 {0 0 0};
    %vpi_call 2 173 "$display", "Cert Addr: %h", v0x63450cda96e0_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 176 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x63450cd859c0;
T_14 ;
    %wait E_0x63450cd5bed0;
    %load/vec4 v0x63450cdaa580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 2 185 "$display", "Time: %t, PC: %h, State: %h, Status: %h, Error: %h", $time, v0x63450cdaa170_0, v0x63450cda8fe0_0, v0x63450cdaa650_0, v0x63450cda9840_0 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/workspaces/The-Thiele-Machine/thielecpu/hardware/thiele_cpu_tb.v";
    "/workspaces/The-Thiele-Machine/thielecpu/hardware/thiele_cpu.v";
