{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 08 18:10:13 2021 " "Info: Processing started: Thu Apr 08 18:10:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VerilogBCD -c VerilogBCD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VerilogBCD -c VerilogBCD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "x b 11.104 ns Longest " "Info: Longest tpd from source pin \"x\" to destination pin \"b\" is 11.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns x 1 PIN PIN_Y14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 7; PIN Node = 'x'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "VerilogBCD.v" "" { Text "C:/Users/Fatima/Desktop/Term 4/yazdanian/Quartus/Tamrin1-verilog bcd adder/VerilogBCD.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.075 ns) + CELL(0.346 ns) 6.258 ns WideOr1 2 COMB LCCOMB_X18_Y26_N4 1 " "Info: 2: + IC(5.075 ns) + CELL(0.346 ns) = 6.258 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 1; COMB Node = 'WideOr1'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.421 ns" { x WideOr1 } "NODE_NAME" } } { "VerilogBCD.v" "" { Text "C:/Users/Fatima/Desktop/Term 4/yazdanian/Quartus/Tamrin1-verilog bcd adder/VerilogBCD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.732 ns) + CELL(2.114 ns) 11.104 ns b 3 PIN PIN_N8 0 " "Info: 3: + IC(2.732 ns) + CELL(2.114 ns) = 11.104 ns; Loc. = PIN_N8; Fanout = 0; PIN Node = 'b'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "4.846 ns" { WideOr1 b } "NODE_NAME" } } { "VerilogBCD.v" "" { Text "C:/Users/Fatima/Desktop/Term 4/yazdanian/Quartus/Tamrin1-verilog bcd adder/VerilogBCD.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.297 ns ( 29.69 % ) " "Info: Total cell delay = 3.297 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.807 ns ( 70.31 % ) " "Info: Total interconnect delay = 7.807 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "11.104 ns" { x WideOr1 b } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "11.104 ns" { x {} x~combout {} WideOr1 {} b {} } { 0.000ns 0.000ns 5.075ns 2.732ns } { 0.000ns 0.837ns 0.346ns 2.114ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 08 18:10:13 2021 " "Info: Processing ended: Thu Apr 08 18:10:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
