#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug  1 13:46:08 2022
# Process ID: 25296
# Current directory: C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.runs/synth_1
# Command line: vivado.exe -log FSM_Traffic.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FSM_Traffic.tcl
# Log file: C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.runs/synth_1/FSM_Traffic.vds
# Journal file: C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FSM_Traffic.tcl -notrace
Command: synth_design -top FSM_Traffic -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22764
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1089.074 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FSM_Traffic' [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/sources_1/new/FSM_Traffic.v:22]
	Parameter FREQ bound to: 12000000 - type: integer 
	Parameter NUM_STATES bound to: 5 - type: integer 
	Parameter FSM_BITS bound to: 3 - type: integer 
	Parameter PAUSE bound to: 3'b000 
	Parameter OK_NS bound to: 3'b001 
	Parameter WARN_NS bound to: 3'b010 
	Parameter OK_WEAST bound to: 3'b011 
	Parameter WARN_WEAST bound to: 3'b100 
	Parameter OK_T bound to: 5 - type: integer 
	Parameter CNT_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/sources_1/new/FSM_Traffic.v:102]
	Parameter FREQ bound to: 12000000 - type: integer 
	Parameter C_BITS bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/sources_1/new/FSM_Traffic.v:102]
WARNING: [Synth 8-7071] port 'Val' of module 'counter' is unconnected for instance 'counter' [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/sources_1/new/FSM_Traffic.v:47]
WARNING: [Synth 8-7023] instance 'counter' of module 'counter' has 3 connections declared, but only 2 given [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/sources_1/new/FSM_Traffic.v:47]
WARNING: [Synth 8-6090] variable 'last_dir' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/sources_1/new/FSM_Traffic.v:63]
INFO: [Synth 8-6155] done synthesizing module 'FSM_Traffic' (2#1) [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/sources_1/new/FSM_Traffic.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1132.844 ; gain = 43.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1132.844 ; gain = 43.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1132.844 ; gain = 43.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1132.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc]
Finished Parsing XDC File [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.srcs/constrs_1/imports/digilent-xdc-master/Cmod-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FSM_Traffic_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FSM_Traffic_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1222.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1222.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1222.379 ; gain = 133.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1222.379 ; gain = 133.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1222.379 ; gain = 133.305
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM_Traffic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   PAUSE |                              000 |                              000
                OK_WEAST |                              001 |                              011
              WARN_WEAST |                              010 |                              100
                   OK_NS |                              011 |                              001
                 WARN_NS |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSM_Traffic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1222.379 ; gain = 133.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 12    
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1222.379 ; gain = 133.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1225.016 ; gain = 135.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1225.016 ; gain = 135.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1244.137 ; gain = 155.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1249.906 ; gain = 160.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1249.906 ; gain = 160.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1249.906 ; gain = 160.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1249.906 ; gain = 160.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1249.906 ; gain = 160.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1249.906 ; gain = 160.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT3   |     9|
|5     |LUT4   |     3|
|6     |LUT5   |     3|
|7     |LUT6   |    12|
|8     |FDRE   |    31|
|9     |IBUF   |     1|
|10    |OBUF   |     6|
|11    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1249.906 ; gain = 160.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1249.906 ; gain = 71.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1249.906 ; gain = 160.832
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1266.230 ; gain = 177.156
INFO: [Common 17-1381] The checkpoint 'C:/Users/Payton/Vivado_Projects/FPGA_Class_CMOD_S7/Traffic_Light_FSM/Traffic_Light_FSM.runs/synth_1/FSM_Traffic.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FSM_Traffic_utilization_synth.rpt -pb FSM_Traffic_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  1 13:46:41 2022...
