0.7
2020.2
May 22 2024
19:03:11
X:/EC311/finalProjectALU/finalProjectALU.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
X:/EC311/finalProjectALU/finalProjectALU.srcs/sim_1/new/top_tb.v,1733510318,verilog,,,,top_tb,,,,,,,,
X:/EC311/finalProjectALU/finalProjectALU.srcs/sources_1/new/alu.v,1733463138,verilog,,X:/EC311/finalProjectALU/finalProjectALU.srcs/sources_1/new/bcd.v,,ALU,,,,,,,,
X:/EC311/finalProjectALU/finalProjectALU.srcs/sources_1/new/bcd.v,1733309303,verilog,,X:/EC311/finalProjectALU/finalProjectALU.srcs/sources_1/new/decoder.v,,bcd,,,,,,,,
X:/EC311/finalProjectALU/finalProjectALU.srcs/sources_1/new/decoder.v,1733438905,verilog,,X:/EC311/finalProjectALU/finalProjectALU.srcs/sources_1/new/top.v,,decoder,,,,,,,,
X:/EC311/finalProjectALU/finalProjectALU.srcs/sources_1/new/top.v,1733475215,verilog,,X:/EC311/finalProjectALU/finalProjectALU.srcs/sim_1/new/top_tb.v,,top,,,,,,,,
