
##################################################
# autogenerated file
# created by tb create on: 01-Dec-2020 (14:29:10)
# created by tb create for test: ptcalc
##################################################

##############################################################################
#
# THE USER MUST NOT EDIT THESE LINES
#
##############################################################################

$(info *** SIM_BUILD=$(SIM_BUILD))
$(info *** TESTBENCH_TOPLEVEL=$(TESTBENCH_TOPLEVEL))
$(info *** TESTBENCH_TEST_MODULE=$(TESTBENCH_TEST_MODULE))
$(info *** COMPONENTS_LIB_DIR=$(COMPONENTS_LIB_DIR))


# CocoTB configuration
TOPLEVEL=$(TESTBENCH_TOPLEVEL)
MODULE=$(TESTBENCH_TEST_MODULE)

##############################################################################
#
# BELOW HERE THE USER CAN EDIT THE LINES
#
##############################################################################

SIM ?= questa

# Location of HDL source files
SRCDIR = $(PWD)/../../../../../../../
SBDIR = $(SRCDIR)/shared/SpyBuffer/src
IPDIR = $(SRCDIR)/IP
USERLOGIC = $(SRCDIR)/UserLogic

# Specify TopLevel language for cocotb
TOPLEVEL_LANG=verilog
DFDIR     = $(SRCDIR)/dataformats
MTCDIR    = $(USERLOGIC)/mtc/src
LSFDIR    = $(USERLOGIC)/lsf/src
CSFDIR    = $(USERLOGIC)/csf/src
MPTDIR    = $(USERLOGIC)/ptc_mpi/src
HPSDIR    = $(USERLOGIC)/hps/src
HPDIR     = $(USERLOGIC)/hp/src
HEGDIR    = $(USERLOGIC)/heg/src
MPLDIR    = $(USERLOGIC)/mpl/src
SLDIR     = $(USERLOGIC)/sl/src
TARDIR    = $(USERLOGIC)/tar/src
TDCDIR    = $(USERLOGIC)/tdc/src
UCMDIR    = $(USERLOGIC)/ucm/src
UCMHPSDIR = $(USERLOGIC)/ucm_hps/src
ULTDIR    = $(USERLOGIC)/ult/src
UPTDIR    = $(USERLOGIC)/upt/src
SHAREDDIR = $(SRCDIR)/shared
HAL       = $(SRCDIR)/HAL
IP_REPO   = $(SRCDIR)/l0mdt-hls/IPs/vu13p

# Verilog source files
VERILOG_SOURCES = \
    $(DFDIR)/l0mdt_buses_constants.svh \
    $(SBDIR)/SpyBuffer.v \
    $(SBDIR)/asym_ram_tdp_read_first.v \
    $(SBDIR)/SpyController.v \
    $(SBDIR)/SpyMemory.v \
    $(SBDIR)/SpyPlayback.v \
    $(SBDIR)/aFifo/aFifo.v \
    $(SBDIR)/aFifo/fifomem.v \
    $(SBDIR)/aFifo/rptr_empty.v \
    $(SBDIR)/aFifo/sync_r2w.v \
    $(SBDIR)/aFifo/sync_w2r.v \
    $(SBDIR)/aFifo/wptr_full.v \
    $(SBDIR)/asym_ram_tdp_read_first.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_eta_table_V.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_inv_table_2_V.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_inv_table_V.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_mul_30ns_24s_45_5_1.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_mul_33ns_35ns_65_6_1.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_mul_mul_13s_13s_26_4_1.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_mul_mul_16ns_16ns_31_4_1.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_mul_mul_16s_26ns_42_4_1.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_mul_mul_19s_12s_31_4_1.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_mul_mul_21s_12s_33_4_1.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_mul_mul_22s_7ns_29_4_1.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_mul_mul_24s_12s_36_4_1.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_mul_mul_24s_13s_37_4_1.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_mul_mul_24s_15ns_39_4_1.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_mul_mul_28s_16ns_44_4_1.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_params_a_2s_table_V.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_params_a_3s_table_V.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_params_e_2s_table_V.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_params_e_3s_table_V.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_params_p_2s_table_V.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_params_p_3s_table_V.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top_rsp_table_V.v \
    $(IP_REPO)/hls_upt/hdl/verilog/ptcalc_top.v \
    $(PWD)/ptcalc_top_tb.v \
    $(PWD)/$(TESTBENCH_TOPLEVEL).v


# VHDL source files
VHDL_SOURCES += \
	$(USERLOGIC)/upt/top_upt.vhd

VHDL_SOURCES_upt_lib = \
	$(USERLOGIC)/upt/top_upt.vhd

VHDL_SOURCES_project_lib = \
    $(PWD)/prj_cfg.vhd \



include ../../../creator/Makefile_vhdl_lib

$(info *** VHDL_SOURCES=$(VHDL_SOURCES)###  $(VHDL_SOURCES))

# Set the include path and compilation flags for CocoTB
EXTRA_ARGS += +incdir+$(SRCDIR)/IP_repository +incdir+$(DFDIR) -L $(COMPONENTS_LIB_DIR)/unisims_ver  -L $(SIM_BUILD)/shared_lib -L $(SIM_BUILD)/upt_lib +incdir+$(IP_REPO)/hls_upt/hdl/verilog -L $(SIM_BUILD)/work
VSIM_ARGS  += -debugDB -voptargs=+acc -wlf $(SIM_BUILD)/$(TESTBENCH_TEST_MODULE).wlf
VCOM_ARGS  += -2008
##############################################################################
#
# THE USER MUST NOT EDIT THESE LINES
#
##############################################################################
include $(shell cocotb-config --makefiles)/Makefile.inc
include $(shell cocotb-config --makefiles)/Makefile.sim
