Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto d8ffd5113263475d9de58fe2ea14e98b --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot pc_tb_behav xil_defaultlib.pc_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture testbench of entity xil_defaultlib.pc_tb
Built simulation snapshot pc_tb_behav
