Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Mon Jan  8 01:14:41 2024
| Host             : DESKTOP-Q29MBHF running 64-bit major release  (build 9200)
| Command          : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
| Design           : Top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 63.146 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 62.654                           |
| Device Static (W)        | 0.492                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    25.277 |     9211 |       --- |             --- |
|   LUT as Logic |    22.951 |     5638 |     20800 |           27.11 |
|   CARRY4       |     2.202 |     1387 |      8150 |           17.02 |
|   Register     |     0.068 |      346 |     41600 |            0.83 |
|   BUFG         |     0.035 |        3 |        32 |            9.38 |
|   F7/F8 Muxes  |     0.021 |       12 |     32600 |            0.04 |
|   Others       |     0.000 |       74 |       --- |             --- |
| Signals        |    22.666 |     6901 |       --- |             --- |
| Block RAM      |     6.643 |      6.5 |        50 |           13.00 |
| DSPs           |     1.520 |        8 |        90 |            8.89 |
| I/O            |     6.548 |       18 |       106 |           16.98 |
| Static Power   |     0.492 |          |           |                 |
| Total          |    63.146 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    55.955 |      55.610 |      0.345 |
| Vccaux    |       1.800 |     0.293 |       0.240 |      0.053 |
| Vcco33    |       3.300 |     1.853 |       1.852 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.512 |       0.500 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| Top                          |    62.654 |
|   BM_CS_student_             |     0.578 |
|     U0                       |     0.578 |
|       inst_blk_mem_gen       |     0.578 |
|   BM_CY_back_stand_          |     0.572 |
|     U0                       |     0.572 |
|       inst_blk_mem_gen       |     0.572 |
|   BM_CY_back_walk_L_         |     0.567 |
|     U0                       |     0.567 |
|       inst_blk_mem_gen       |     0.567 |
|   BM_CY_back_walk_R_         |     0.582 |
|     U0                       |     0.582 |
|       inst_blk_mem_gen       |     0.582 |
|   BM_CY_front_stand_         |     0.598 |
|     U0                       |     0.598 |
|       inst_blk_mem_gen       |     0.598 |
|   BM_CY_front_walk_L_        |     0.612 |
|     U0                       |     0.612 |
|       inst_blk_mem_gen       |     0.612 |
|   BM_CY_front_walk_R_        |     0.583 |
|     U0                       |     0.583 |
|       inst_blk_mem_gen       |     0.583 |
|   BM_CY_left_stand_          |     0.591 |
|     U0                       |     0.591 |
|       inst_blk_mem_gen       |     0.591 |
|   BM_CY_left_walk_           |     0.599 |
|     U0                       |     0.599 |
|       inst_blk_mem_gen       |     0.599 |
|   BM_CY_right_stand_         |     0.605 |
|     U0                       |     0.605 |
|       inst_blk_mem_gen       |     0.605 |
|   BM_CY_right_walk_          |     0.603 |
|     U0                       |     0.603 |
|       inst_blk_mem_gen       |     0.603 |
|   BM_computer_room_entrance_ |     0.580 |
|     U0                       |     0.580 |
|       inst_blk_mem_gen       |     0.580 |
|   BM_overwall_wall_1         |     3.051 |
|     U0                       |     3.051 |
|       inst_blk_mem_gen       |     3.051 |
|   CD0                        |     0.030 |
|   CD1                        |     0.046 |
|   MAG_CY                     |     9.132 |
|   MAG_computer_room_entrance |     5.652 |
|   MAG_monster_1              |     4.724 |
|   MAG_wall_1                 |     4.988 |
|   RGB_GEN_                   |     4.500 |
|   SC0                        |     4.960 |
|     MC                       |     3.626 |
|       CD0                    |     0.066 |
|     m1                       |     1.299 |
|       randomgen              |     0.983 |
|   VC0                        |     6.863 |
|   key_de                     |     0.457 |
|     inst                     |     0.416 |
|       inst                   |     0.416 |
+------------------------------+-----------+


