{"Source Block": ["oh/emmu/hdl/emmu.v@65:75@HdlIdDef", "   reg \t\t      emmu_access_out;\n   reg [PW-1:0]       emmu_packet_reg;\n   wire [63:0] \t      emmu_dstaddr_out;\n   \n   \n   wire [47:0] \t      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   \n\n"], "Clone Blocks": [["oh/emmu/hdl/emmu.v@66:76", "   reg [PW-1:0]       emmu_packet_reg;\n   wire [63:0] \t      emmu_dstaddr_out;\n   \n   \n   wire [47:0] \t      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   \n\n   /*****************************/\n"], ["oh/emmu/hdl/emmu.v@61:71", "       \n   /*****************************/\n   /*REGISTERS                  */\n   /*****************************/\n   reg \t\t      emmu_access_out;\n   reg [PW-1:0]       emmu_packet_reg;\n   wire [63:0] \t      emmu_dstaddr_out;\n   \n   \n   wire [47:0] \t      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n"], ["oh/emmu/hdl/emmu.v@62:72", "   /*****************************/\n   /*REGISTERS                  */\n   /*****************************/\n   reg \t\t      emmu_access_out;\n   reg [PW-1:0]       emmu_packet_reg;\n   wire [63:0] \t      emmu_dstaddr_out;\n   \n   \n   wire [47:0] \t      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n"], ["oh/emmu/hdl/emmu.v@67:77", "   wire [63:0] \t      emmu_dstaddr_out;\n   \n   \n   wire [47:0] \t      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   \n\n   /*****************************/\n   /*MMU WRITE LOGIC            */\n"]], "Diff Content": {"Delete": [[70, "   wire [47:0] \t      emmu_lookup_data;\n"]], "Add": [[70, "   wire [MW-1:0]      emmu_lookup_data;\n"]]}}