Yazdan Aghaghiri , Farzan Fallah , Massoud Pedram, Irredundant address bus encoding for low power, Proceedings of the 2001 international symposium on Low power electronics and design, p.182-187, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383128]
Albonesi, D. H. 2000. Selective cache ways: On-demand cache resource allocation. Journal of Instruction Level Parallelism.
Artisan. http://www.artisan.com.
Raminder S. Bajwa , Mitsuru Hiraki , Hirotsugu Kojima , Douglas J. Gorny , Kenichi Nitta , Avadhani Shridhar , Koichi Seki , Katsuro Sasaki, Instruction buffering to reduce power in processors for signal processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.417-424, Dec. 1997[doi>10.1109/92.645068]
Energy and Performance Improvements in Microprocessor Design Using a Loop Cache, Proceedings of the 1999 IEEE International Conference on Computer Design, p.378, October 10-13, 1999
L. Benini , G. De Micheli , E. Macii , D. Sciuto , C. Silvano, Address bus encoding techniques for system-level power optimization, Proceedings of the conference on Design, automation and test in Europe, p.861-867, February 23-26, 1998, Le Palais des Congrés de Paris, France
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D., Austin, T., and Bennet, S. 1996. Evaluating future microprocessors: the simplescalar toolset. University of Wisconsin-Madison. Computer Science Department. Tech. Report CS-TR-1308.
Compaq Western Research Labs n.d. CACTI 3.0, http://research.compaq.com/wrl/people/jouppi/CACTI.html.
Susan Cotterell , Frank Vahid, Synthesis of customized loop caches for core-based embedded systems, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.655-662, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774669]
Edler, J. and Hill, M. D. n.d. Dinero IV trace-driven uniprocessor cache simulator, http://www.cs.wisc.edu/∼markhill/DineroIV
Subash Chandar G , Mahesh Mehendale , R. Govindarajan, Area and power reduction of embedded DSP systems using instruction compression and re-configurable encoding, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Atsushi Hasegawa , Ikuya Kawasaki , Kouji Yamada , Shinichi Yoshioka , Shumpei Kawasaki , Prasenjit Biswas, SH3: High Code Density, Low Power, IEEE Micro, v.15 n.6, p.11-19, December 1995[doi>10.1109/40.476254]
The International Technology Roadmap for Semiconductors (ITRS). Semiconductor Industry Association. 1999.
Tohru Ishihara , Hiroto Yasuura, A power reduction technique with object code merging for application specific embedded processors, Proceedings of the conference on Design, automation and test in Europe, p.617-623, March 27-30, 2000, Paris, France[doi>10.1145/343647.343871]
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325162]
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Lee, L. H., Moyer, B., and Arends. 1999a. Low-cost embedded program loop caching---revisited. U. Mich. Technical Report Number CSE-TR-411-99.
Lea Hwang Lee , Bill Moyer , John Arends, Instruction fetch energy reduction using loop caches for embedded applications with small tight loops, Proceedings of the 1999 international symposium on Low power electronics and design, p.267-269, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313944]
Afzal Malik , Bill Moyer , Dan Cermak, A low power unified cache architecture providing power and performance flexibility (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.241-243, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344610]
Moyer, B., Lee, L. H., and Arends, J. 1999. Data processing system having a cache and method thereof, US Patent number 5, 893, 142.
Segars, S. 2001. Low power design techniques for microprocessors. In IEEE International Solid-State Circuits Conference.
John W. Sias , Hillery C. Hunter , Wen-mei W. Hwu, Enhancing loop buffering of media and telecommunications applications using low-overhead predication, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995[doi>10.1109/92.365453]
Synopsys Inc. n.d. http://www.synopsys.com.
Sugumar, R. and Abraham, S. 1991. Efficient simulation of multiple cache configurations using binomial trees. Technical Report CSE-TR-111-91, CSE Division, University of Michigan.
Villarreal, J., Lysecky, R., Cotterell, S., and Vahid, F. n.d. Loop analysis of embedded applications. UC Riverside CS&E; Technical Report UCR-CSE-01-03.
Villarreal, J., Suresh, D., Stitt, G., Vahid, F., and NAjjar, W. 2002. Improving software performance with configurable logic. Design Automation of Embedded Systems.
Zhao Wu , Wayne Wolf, Iterative cache simulation of embedded CPUs with trace stripping, Proceedings of the seventh international workshop on Hardware/software codesign, p.95-99, March 1999, Rome, Italy[doi>10.1145/301177.301496]
