Running: xsim.dir/uart_rx_ex_tb_func_synth/xsimk -simmode gui -wdb uart_rx_ex_tb_func_synth.wdb -simrunnum 0 -socket 35933
Design successfully loaded
Design Loading Memory Usage: 33532 KB (Peak: 33540 KB)
Design Loading CPU Usage: 30 ms
Simulation completed
Simulation Memory Usage: 115788 KB (Peak: 180804 KB)
Simulation CPU Usage: 170 ms
