Warning (10268): Verilog HDL information at exp09.v(117): always construct contains both blocking and non-blocking assignments File: E:/14A/digital circuit/final/exp09.v Line: 117
Warning (10268): Verilog HDL information at exp08.v(41): always construct contains both blocking and non-blocking assignments File: E:/14A/digital circuit/final/exp08.v Line: 41
