Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jan  6 20:45:01 2025
| Host         : DESKTOP-DRF538C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-18  Warning           Missing input or output delay                   10          
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF               8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.039        0.000                      0                21398        0.006        0.000                      0                21398        1.571        0.000                       0                  7806  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_fpga_0                  {0.000 5.000}        10.000          100.000         
diff_clk_in_0_clk_p         {0.000 3.571}        7.143           139.997         
  clk_out1_top_clk_wiz_0_0  {0.000 3.571}        7.143           139.997         
  clk_out2_top_clk_wiz_0_0  {0.000 25.000}       50.001          20.000          
  clkfbout_top_clk_wiz_0_0  {0.000 3.571}        7.143           139.997         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                        3.187        0.000                      0                21390        0.006        0.000                      0                21390        3.750        0.000                       0                  7774  
diff_clk_in_0_clk_p                                                                                                                                                           1.571        0.000                       0                     1  
  clk_out1_top_clk_wiz_0_0                                                                                                                                                    4.988        0.000                       0                    18  
  clk_out2_top_clk_wiz_0_0                                                                                                                                                   47.846        0.000                       0                    10  
  clkfbout_top_clk_wiz_0_0                                                                                                                                                    4.988        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                clk_out2_top_clk_wiz_0_0        1.039        0.000                      0                    8        2.662        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                              clk_fpga_0                
(none)                    clk_fpga_0                clk_fpga_0                
(none)                    clk_out2_top_clk_wiz_0_0  clk_fpga_0                


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                    clk_fpga_0                                          
(none)                    clkfbout_top_clk_wiz_0_0                            
(none)                                              clk_fpga_0                
(none)                                              clk_out1_top_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 1.303ns (21.239%)  route 4.832ns (78.761%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.697     2.991    <hidden>
    SLICE_X29Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  <hidden>
                         net (fo=22, routed)          1.449     4.896    <hidden>
    SLICE_X47Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.020 r  <hidden>
                         net (fo=3, routed)           0.445     5.464    <hidden>
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.588 r  <hidden>
                         net (fo=40, routed)          1.013     6.601    <hidden>
    SLICE_X57Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.725 r  <hidden>
                         net (fo=6, routed)           0.589     7.314    <hidden>
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.120     7.434 r  <hidden>
                         net (fo=15, routed)          0.859     8.293    <hidden>
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.355     8.648 r  <hidden>
                         net (fo=4, routed)           0.478     9.126    <hidden>
    SLICE_X58Y91         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.536    12.715    <hidden>
    SLICE_X58Y91         FDSE                                         r  <hidden>
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X58Y91         FDSE (Setup_fdse_C_CE)      -0.377    12.313    <hidden>
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 1.303ns (21.239%)  route 4.832ns (78.761%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.697     2.991    <hidden>
    SLICE_X29Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  <hidden>
                         net (fo=22, routed)          1.449     4.896    <hidden>
    SLICE_X47Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.020 r  <hidden>
                         net (fo=3, routed)           0.445     5.464    <hidden>
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.588 r  <hidden>
                         net (fo=40, routed)          1.013     6.601    <hidden>
    SLICE_X57Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.725 r  <hidden>
                         net (fo=6, routed)           0.589     7.314    <hidden>
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.120     7.434 r  <hidden>
                         net (fo=15, routed)          0.859     8.293    <hidden>
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.355     8.648 r  <hidden>
                         net (fo=4, routed)           0.478     9.126    <hidden>
    SLICE_X58Y91         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.536    12.715    <hidden>
    SLICE_X58Y91         FDSE                                         r  <hidden>
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X58Y91         FDSE (Setup_fdse_C_CE)      -0.377    12.313    <hidden>
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 1.303ns (21.239%)  route 4.832ns (78.761%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.697     2.991    <hidden>
    SLICE_X29Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  <hidden>
                         net (fo=22, routed)          1.449     4.896    <hidden>
    SLICE_X47Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.020 r  <hidden>
                         net (fo=3, routed)           0.445     5.464    <hidden>
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.588 r  <hidden>
                         net (fo=40, routed)          1.013     6.601    <hidden>
    SLICE_X57Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.725 r  <hidden>
                         net (fo=6, routed)           0.589     7.314    <hidden>
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.120     7.434 r  <hidden>
                         net (fo=15, routed)          0.859     8.293    <hidden>
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.355     8.648 r  <hidden>
                         net (fo=4, routed)           0.478     9.126    <hidden>
    SLICE_X58Y91         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.536    12.715    <hidden>
    SLICE_X58Y91         FDSE                                         r  <hidden>
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X58Y91         FDSE (Setup_fdse_C_CE)      -0.377    12.313    <hidden>
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 1.303ns (21.239%)  route 4.832ns (78.761%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.697     2.991    <hidden>
    SLICE_X29Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  <hidden>
                         net (fo=22, routed)          1.449     4.896    <hidden>
    SLICE_X47Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.020 r  <hidden>
                         net (fo=3, routed)           0.445     5.464    <hidden>
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.588 r  <hidden>
                         net (fo=40, routed)          1.013     6.601    <hidden>
    SLICE_X57Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.725 r  <hidden>
                         net (fo=6, routed)           0.589     7.314    <hidden>
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.120     7.434 r  <hidden>
                         net (fo=15, routed)          0.859     8.293    <hidden>
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.355     8.648 r  <hidden>
                         net (fo=4, routed)           0.478     9.126    <hidden>
    SLICE_X58Y91         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.536    12.715    <hidden>
    SLICE_X58Y91         FDSE                                         r  <hidden>
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X58Y91         FDSE (Setup_fdse_C_CE)      -0.377    12.313    <hidden>
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 1.402ns (23.115%)  route 4.663ns (76.885%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.709     3.003    <hidden>
    SLICE_X54Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  <hidden>
                         net (fo=7, routed)           0.733     4.254    <hidden>
    SLICE_X52Y89         LUT2 (Prop_lut2_I1_O)        0.118     4.372 r  <hidden>
                         net (fo=9, routed)           1.344     5.717    <hidden>
    SLICE_X36Y77         LUT6 (Prop_lut6_I4_O)        0.326     6.043 r  <hidden>
                         net (fo=46, routed)          1.110     7.153    <hidden>
    SLICE_X29Y84         LUT5 (Prop_lut5_I3_O)        0.118     7.271 r  <hidden>
                         net (fo=7, routed)           0.455     7.726    <hidden>
    SLICE_X27Y84         LUT4 (Prop_lut4_I0_O)        0.322     8.048 r  <hidden>
                         net (fo=39, routed)          1.020     9.068    <hidden>
    SLICE_X34Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.479    12.658    <hidden>
    SLICE_X34Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X34Y92         FDRE (Setup_fdre_C_CE)      -0.372    12.261    <hidden>
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 1.402ns (23.115%)  route 4.663ns (76.885%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.709     3.003    <hidden>
    SLICE_X54Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  <hidden>
                         net (fo=7, routed)           0.733     4.254    <hidden>
    SLICE_X52Y89         LUT2 (Prop_lut2_I1_O)        0.118     4.372 r  <hidden>
                         net (fo=9, routed)           1.344     5.717    <hidden>
    SLICE_X36Y77         LUT6 (Prop_lut6_I4_O)        0.326     6.043 r  <hidden>
                         net (fo=46, routed)          1.110     7.153    <hidden>
    SLICE_X29Y84         LUT5 (Prop_lut5_I3_O)        0.118     7.271 r  <hidden>
                         net (fo=7, routed)           0.455     7.726    <hidden>
    SLICE_X27Y84         LUT4 (Prop_lut4_I0_O)        0.322     8.048 r  <hidden>
                         net (fo=39, routed)          1.020     9.068    <hidden>
    SLICE_X34Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.479    12.658    <hidden>
    SLICE_X34Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X34Y92         FDRE (Setup_fdre_C_CE)      -0.372    12.261    <hidden>
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 1.402ns (23.115%)  route 4.663ns (76.885%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.709     3.003    <hidden>
    SLICE_X54Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  <hidden>
                         net (fo=7, routed)           0.733     4.254    <hidden>
    SLICE_X52Y89         LUT2 (Prop_lut2_I1_O)        0.118     4.372 r  <hidden>
                         net (fo=9, routed)           1.344     5.717    <hidden>
    SLICE_X36Y77         LUT6 (Prop_lut6_I4_O)        0.326     6.043 r  <hidden>
                         net (fo=46, routed)          1.110     7.153    <hidden>
    SLICE_X29Y84         LUT5 (Prop_lut5_I3_O)        0.118     7.271 r  <hidden>
                         net (fo=7, routed)           0.455     7.726    <hidden>
    SLICE_X27Y84         LUT4 (Prop_lut4_I0_O)        0.322     8.048 r  <hidden>
                         net (fo=39, routed)          1.020     9.068    <hidden>
    SLICE_X34Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.479    12.658    <hidden>
    SLICE_X34Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X34Y92         FDRE (Setup_fdre_C_CE)      -0.372    12.261    <hidden>
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 1.402ns (23.115%)  route 4.663ns (76.885%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.709     3.003    <hidden>
    SLICE_X54Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  <hidden>
                         net (fo=7, routed)           0.733     4.254    <hidden>
    SLICE_X52Y89         LUT2 (Prop_lut2_I1_O)        0.118     4.372 r  <hidden>
                         net (fo=9, routed)           1.344     5.717    <hidden>
    SLICE_X36Y77         LUT6 (Prop_lut6_I4_O)        0.326     6.043 r  <hidden>
                         net (fo=46, routed)          1.110     7.153    <hidden>
    SLICE_X29Y84         LUT5 (Prop_lut5_I3_O)        0.118     7.271 r  <hidden>
                         net (fo=7, routed)           0.455     7.726    <hidden>
    SLICE_X27Y84         LUT4 (Prop_lut4_I0_O)        0.322     8.048 r  <hidden>
                         net (fo=39, routed)          1.020     9.068    <hidden>
    SLICE_X34Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.479    12.658    <hidden>
    SLICE_X34Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X34Y92         FDRE (Setup_fdre_C_CE)      -0.372    12.261    <hidden>
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 1.402ns (23.115%)  route 4.663ns (76.885%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.709     3.003    <hidden>
    SLICE_X54Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  <hidden>
                         net (fo=7, routed)           0.733     4.254    <hidden>
    SLICE_X52Y89         LUT2 (Prop_lut2_I1_O)        0.118     4.372 r  <hidden>
                         net (fo=9, routed)           1.344     5.717    <hidden>
    SLICE_X36Y77         LUT6 (Prop_lut6_I4_O)        0.326     6.043 r  <hidden>
                         net (fo=46, routed)          1.110     7.153    <hidden>
    SLICE_X29Y84         LUT5 (Prop_lut5_I3_O)        0.118     7.271 r  <hidden>
                         net (fo=7, routed)           0.455     7.726    <hidden>
    SLICE_X27Y84         LUT4 (Prop_lut4_I0_O)        0.322     8.048 r  <hidden>
                         net (fo=39, routed)          1.020     9.068    <hidden>
    SLICE_X34Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.479    12.658    <hidden>
    SLICE_X34Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X34Y92         FDRE (Setup_fdre_C_CE)      -0.372    12.261    <hidden>
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 1.402ns (23.115%)  route 4.663ns (76.885%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.709     3.003    <hidden>
    SLICE_X54Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  <hidden>
                         net (fo=7, routed)           0.733     4.254    <hidden>
    SLICE_X52Y89         LUT2 (Prop_lut2_I1_O)        0.118     4.372 r  <hidden>
                         net (fo=9, routed)           1.344     5.717    <hidden>
    SLICE_X36Y77         LUT6 (Prop_lut6_I4_O)        0.326     6.043 r  <hidden>
                         net (fo=46, routed)          1.110     7.153    <hidden>
    SLICE_X29Y84         LUT5 (Prop_lut5_I3_O)        0.118     7.271 r  <hidden>
                         net (fo=7, routed)           0.455     7.726    <hidden>
    SLICE_X27Y84         LUT4 (Prop_lut4_I0_O)        0.322     8.048 r  <hidden>
                         net (fo=39, routed)          1.020     9.068    <hidden>
    SLICE_X34Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.479    12.658    <hidden>
    SLICE_X34Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X34Y92         FDRE (Setup_fdre_C_CE)      -0.372    12.261    <hidden>
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  3.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.700%)  route 0.260ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.559     0.895    <hidden>
    SLICE_X34Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  <hidden>
                         net (fo=1, routed)           0.260     1.318    <hidden>
    SLICE_X33Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.911     1.277    <hidden>
    SLICE_X33Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.242    
    SLICE_X33Y104        FDRE (Hold_fdre_C_D)         0.070     1.312    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.785%)  route 0.213ns (60.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.635     0.971    top_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X47Y112        FDRE                                         r  top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/Q
                         net (fo=1, routed)           0.213     1.325    top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[9]
    SLICE_X51Y112        FDRE                                         r  top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.902     1.268    top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y112        FDRE                                         r  top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X51Y112        FDRE (Hold_fdre_C_D)         0.076     1.305    top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[10].reg1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.048%)  route 0.193ns (50.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.633     0.969    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y109        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.193     1.303    top_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[10]
    SLICE_X48Y111        LUT5 (Prop_lut5_I0_O)        0.045     1.348 r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[10].reg1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.348    top_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[10]
    SLICE_X48Y111        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[10].reg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.908     1.274    top_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y111        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[10].reg1_reg[28]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X48Y111        FDRE (Hold_fdre_C_D)         0.091     1.326    top_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[10].reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/bus2ip_BE_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.446%)  route 0.198ns (51.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.629     0.965    <hidden>
    SLICE_X47Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  <hidden>
                         net (fo=1, routed)           0.198     1.304    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_wstrb[1]
    SLICE_X51Y121        LUT5 (Prop_lut5_I0_O)        0.045     1.349 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/bus2ip_BE_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.349    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/bus2ip_BE_reg[3]_i_1_n_0
    SLICE_X51Y121        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/bus2ip_BE_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.894     1.260    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
    SLICE_X51Y121        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/bus2ip_BE_reg_reg[3]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X51Y121        FDRE (Hold_fdre_C_D)         0.092     1.313    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/bus2ip_BE_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.059%)  route 0.220ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.636     0.972    top_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X47Y110        FDRE                                         r  top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.220     1.333    top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[13]
    SLICE_X50Y110        FDRE                                         r  top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.904     1.270    top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y110        FDRE                                         r  top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X50Y110        FDRE (Hold_fdre_C_D)         0.063     1.294    top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.565%)  route 0.221ns (51.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.625     0.961    <hidden>
    SLICE_X50Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.164     1.125 r  <hidden>
                         net (fo=1, routed)           0.221     1.346    <hidden>
    SLICE_X42Y130        LUT6 (Prop_lut6_I5_O)        0.045     1.391 r  <hidden>
                         net (fo=1, routed)           0.000     1.391    <hidden>
    SLICE_X42Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.900     1.266    <hidden>
    SLICE_X42Y130        FDRE                                         r  <hidden>
                         clock pessimism             -0.039     1.227    
    SLICE_X42Y130        FDRE (Hold_fdre_C_D)         0.120     1.347    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.501%)  route 0.196ns (60.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.584     0.920    <hidden>
    SLICE_X80Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.128     1.048 r  <hidden>
                         net (fo=27, routed)          0.196     1.244    <hidden>
    SLICE_X80Y100        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.939     1.305    <hidden>
    SLICE_X80Y100        FDSE                                         r  <hidden>
                         clock pessimism             -0.035     1.270    
    SLICE_X80Y100        FDSE (Hold_fdse_C_S)        -0.072     1.198    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.501%)  route 0.196ns (60.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.584     0.920    <hidden>
    SLICE_X80Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.128     1.048 r  <hidden>
                         net (fo=27, routed)          0.196     1.244    <hidden>
    SLICE_X80Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.939     1.305    <hidden>
    SLICE_X80Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.270    
    SLICE_X80Y100        FDRE (Hold_fdre_C_R)        -0.072     1.198    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.659     0.995    <hidden>
    SLICE_X63Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  <hidden>
                         net (fo=2, routed)           0.067     1.203    <hidden>
    SLICE_X62Y110        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.932     1.298    <hidden>
    SLICE_X62Y110        RAMD32                                       r  <hidden>
                         clock pessimism             -0.290     1.008    
    SLICE_X62Y110        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.155    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.042%)  route 0.200ns (60.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.633     0.969    <hidden>
    SLICE_X47Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.128     1.097 r  <hidden>
                         net (fo=2, routed)           0.200     1.297    top_i/axi_gpio_2/U0/gpio_core_1/s_axi_wdata[11]
    SLICE_X52Y116        FDSE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.899     1.265    top_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y116        FDSE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X52Y116        FDSE (Hold_fdse_C_D)         0.022     1.248    top_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_OE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      ILOGIC_X1Y116   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      ILOGIC_X1Y77    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      OLOGIC_X1Y115   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X50Y112   top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y110   top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y110   top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y111   top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y111   top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y112   top_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y125   top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  diff_clk_in_0_clk_p
  To Clock:  diff_clk_in_0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clk_in_0_clk_p
Waveform(ns):       { 0.000 3.572 }
Period(ns):         7.143
Sources:            { diff_clk_in_0_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         7.143       5.894      MMCME2_ADV_X1Y2  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       7.143       92.857     MMCME2_ADV_X1Y2  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.571       1.571      MMCME2_ADV_X1Y2  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.572       1.572      MMCME2_ADV_X1Y2  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.572       1.572      MMCME2_ADV_X1Y2  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.571       1.572      MMCME2_ADV_X1Y2  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_clk_wiz_0_0
  To Clock:  clk_out1_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_clk_wiz_0_0
Waveform(ns):       { 0.000 3.572 }
Period(ns):         7.143
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         7.143       4.988      BUFGCTRL_X0Y17   top_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         7.143       5.476      ILOGIC_X1Y68     top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         7.143       5.476      ILOGIC_X1Y68     top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         7.143       5.476      ILOGIC_X1Y67     top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         7.143       5.476      ILOGIC_X1Y67     top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         7.143       5.476      ILOGIC_X1Y64     top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         7.143       5.476      ILOGIC_X1Y64     top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         7.143       5.476      ILOGIC_X1Y63     top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         7.143       5.476      ILOGIC_X1Y63     top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         7.143       5.476      ILOGIC_X1Y110    top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y2  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_top_clk_wiz_0_0
  To Clock:  clk_out2_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.846ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_top_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.001
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.001      47.846     BUFGCTRL_X0Y18   top_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.667         50.001      48.334     ILOGIC_X1Y68     top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.667         50.001      48.334     ILOGIC_X1Y67     top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.667         50.001      48.334     ILOGIC_X1Y64     top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.667         50.001      48.334     ILOGIC_X1Y63     top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.667         50.001      48.334     ILOGIC_X1Y110    top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.667         50.001      48.334     ILOGIC_X1Y109    top_i/selectio_wiz_0/inst/pins[2].iserdese2_slave/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.667         50.001      48.334     ILOGIC_X1Y128    top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
Min Period  n/a     ISERDESE2/CLKDIV    n/a            1.667         50.001      48.334     ILOGIC_X1Y127    top_i/selectio_wiz_0/inst/pins[3].iserdese2_slave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.001      48.752     MMCME2_ADV_X1Y2  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.001      163.359    MMCME2_ADV_X1Y2  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_clk_wiz_0_0
  To Clock:  clkfbout_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_clk_wiz_0_0
Waveform(ns):       { 0.000 3.572 }
Period(ns):         7.143
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         7.143       4.988      BUFGCTRL_X0Y19   top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         7.143       5.894      MMCME2_ADV_X1Y2  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         7.143       5.894      MMCME2_ADV_X1Y2  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       7.143       92.857     MMCME2_ADV_X1Y2  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y2  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_top_clk_wiz_0_0 rise@50.001ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.400ns  (logic 0.419ns (12.322%)  route 2.981ns (87.678%))
  Logic Levels:           0  
  Clock Path Skew:        -5.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 48.032 - 50.001 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 43.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.842    43.136    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.419    43.555 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           2.981    46.536    top_i/selectio_wiz_0/inst/bitslip[0]
    ILOGIC_X1Y67         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                     50.001    50.001 r  
    B19                                               0.000    50.001 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000    50.001    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902    50.903 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.065    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    44.251 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    46.263    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    46.354 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.679    48.032    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y67         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
                         clock pessimism              0.000    48.032    
                         clock uncertainty           -0.263    47.769    
    ILOGIC_X1Y67         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.194    47.575    top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave
  -------------------------------------------------------------------
                         required time                         47.575    
                         arrival time                         -46.536    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_top_clk_wiz_0_0 rise@50.001ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.260ns  (logic 0.419ns (12.851%)  route 2.841ns (87.149%))
  Logic Levels:           0  
  Clock Path Skew:        -5.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 48.030 - 50.001 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 43.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.842    43.136    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.419    43.555 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           2.841    46.396    top_i/selectio_wiz_0/inst/bitslip[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                     50.001    50.001 r  
    B19                                               0.000    50.001 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000    50.001    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902    50.903 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.065    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    44.251 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    46.263    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    46.354 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.677    48.030    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y68         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000    48.030    
                         clock uncertainty           -0.263    47.767    
    ILOGIC_X1Y68         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.194    47.573    top_i/selectio_wiz_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         47.573    
                         arrival time                         -46.396    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_top_clk_wiz_0_0 rise@50.001ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.437ns  (logic 0.456ns (13.268%)  route 2.981ns (86.732%))
  Logic Levels:           0  
  Clock Path Skew:        -5.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.966ns = ( 48.035 - 50.001 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 43.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.842    43.136    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456    43.592 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           2.981    46.573    top_i/selectio_wiz_0/inst/bitslip[1]
    ILOGIC_X1Y64         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                     50.001    50.001 r  
    B19                                               0.000    50.001 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000    50.001    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902    50.903 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.065    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    44.251 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    46.263    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    46.354 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.682    48.035    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y64         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    48.035    
                         clock uncertainty           -0.263    47.772    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019    47.753    top_i/selectio_wiz_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         47.753    
                         arrival time                         -46.573    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_top_clk_wiz_0_0 rise@50.001ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.420ns  (logic 0.456ns (13.332%)  route 2.964ns (86.668%))
  Logic Levels:           0  
  Clock Path Skew:        -5.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.966ns = ( 48.035 - 50.001 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 43.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.842    43.136    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456    43.592 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           2.964    46.556    top_i/selectio_wiz_0/inst/bitslip[1]
    ILOGIC_X1Y63         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                     50.001    50.001 r  
    B19                                               0.000    50.001 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000    50.001    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902    50.903 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.065    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    44.251 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    46.263    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    46.354 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.682    48.035    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y63         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKDIV
                         clock pessimism              0.000    48.035    
                         clock uncertainty           -0.263    47.772    
    ILOGIC_X1Y63         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019    47.753    top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave
  -------------------------------------------------------------------
                         required time                         47.753    
                         arrival time                         -46.556    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_slave/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_top_clk_wiz_0_0 rise@50.001ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.440ns  (logic 0.456ns (13.255%)  route 2.984ns (86.745%))
  Logic Levels:           0  
  Clock Path Skew:        -4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 48.201 - 50.001 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 43.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.842    43.136    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456    43.592 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           2.984    46.576    top_i/selectio_wiz_0/inst/bitslip[3]
    ILOGIC_X1Y127        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_slave/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                     50.001    50.001 r  
    B19                                               0.000    50.001 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000    50.001    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902    50.903 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.065    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    44.251 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    46.263    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    46.354 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.847    48.201    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y127        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_slave/CLKDIV
                         clock pessimism              0.000    48.201    
                         clock uncertainty           -0.263    47.938    
    ILOGIC_X1Y127        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019    47.919    top_i/selectio_wiz_0/inst/pins[3].iserdese2_slave
  -------------------------------------------------------------------
                         required time                         47.919    
                         arrival time                         -46.576    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_top_clk_wiz_0_0 rise@50.001ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        3.287ns  (logic 0.456ns (13.872%)  route 2.831ns (86.128%))
  Logic Levels:           0  
  Clock Path Skew:        -4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 48.203 - 50.001 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 43.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.842    43.136    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456    43.592 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           2.831    46.423    top_i/selectio_wiz_0/inst/bitslip[3]
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                     50.001    50.001 r  
    B19                                               0.000    50.001 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000    50.001    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902    50.903 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.065    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    44.251 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    46.263    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    46.354 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.849    48.203    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    48.203    
                         clock uncertainty           -0.263    47.940    
    ILOGIC_X1Y128        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019    47.921    top_i/selectio_wiz_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         47.921    
                         arrival time                         -46.423    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_top_clk_wiz_0_0 rise@50.001ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        2.971ns  (logic 0.456ns (15.351%)  route 2.515ns (84.649%))
  Logic Levels:           0  
  Clock Path Skew:        -4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 48.213 - 50.001 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 43.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.842    43.136    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456    43.592 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           2.515    46.107    top_i/selectio_wiz_0/inst/bitslip[2]
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                     50.001    50.001 r  
    B19                                               0.000    50.001 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000    50.001    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902    50.903 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.065    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    44.251 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    46.263    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    46.354 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.859    48.213    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    48.213    
                         clock uncertainty           -0.263    47.950    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019    47.931    top_i/selectio_wiz_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         47.931    
                         arrival time                         -46.107    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_slave/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_top_clk_wiz_0_0 rise@50.001ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        2.829ns  (logic 0.456ns (16.116%)  route 2.373ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        -4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 48.213 - 50.001 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 43.136 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.842    43.136    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.456    43.592 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           2.373    45.965    top_i/selectio_wiz_0/inst/bitslip[2]
    ILOGIC_X1Y109        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_slave/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                     50.001    50.001 r  
    B19                                               0.000    50.001 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000    50.001    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902    50.903 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.065    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    44.251 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    46.263    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    46.354 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.859    48.213    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y109        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_slave/CLKDIV
                         clock pessimism              0.000    48.213    
                         clock uncertainty           -0.263    47.950    
    ILOGIC_X1Y109        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.019    47.931    top_i/selectio_wiz_0/inst/pins[2].iserdese2_slave
  -------------------------------------------------------------------
                         required time                         47.931    
                         arrival time                         -45.965    
  -------------------------------------------------------------------
                         slack                                  1.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.662ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_slave/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.141ns (11.089%)  route 1.130ns (88.911%))
  Logic Levels:           0  
  Clock Path Skew:        -1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.637     0.973    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.130     2.244    top_i/selectio_wiz_0/inst/bitslip[2]
    ILOGIC_X1Y109        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_slave/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.995    -0.743    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y109        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_slave/CLKDIV
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            0.263    -0.480    
    ILOGIC_X1Y109        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062    -0.418    top_i/selectio_wiz_0/inst/pins[2].iserdese2_slave
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.718ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.141ns (10.629%)  route 1.186ns (89.371%))
  Logic Levels:           0  
  Clock Path Skew:        -1.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.637     0.973    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.186     2.300    top_i/selectio_wiz_0/inst/bitslip[2]
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.994    -0.744    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    -0.744    
                         clock uncertainty            0.263    -0.481    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062    -0.419    top_i/selectio_wiz_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.904ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.141ns (9.386%)  route 1.361ns (90.614%))
  Logic Levels:           0  
  Clock Path Skew:        -1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.637     0.973    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.361     2.475    top_i/selectio_wiz_0/inst/bitslip[3]
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.984    -0.754    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    -0.754    
                         clock uncertainty            0.263    -0.491    
    ILOGIC_X1Y128        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062    -0.429    top_i/selectio_wiz_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.927ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.128ns (9.219%)  route 1.260ns (90.781%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.637     0.973    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           1.260     2.361    top_i/selectio_wiz_0/inst/bitslip[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.901    -0.837    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y68         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000    -0.837    
                         clock uncertainty            0.263    -0.574    
    ILOGIC_X1Y68         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.008    -0.566    top_i/selectio_wiz_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.930ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.141ns (9.728%)  route 1.308ns (90.272%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.637     0.973    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           1.308     2.422    top_i/selectio_wiz_0/inst/bitslip[1]
    ILOGIC_X1Y63         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.905    -0.833    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y63         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKDIV
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.263    -0.570    
    ILOGIC_X1Y63         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062    -0.508    top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.944ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.141ns (9.633%)  route 1.323ns (90.367%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.637     0.973    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           1.323     2.437    top_i/selectio_wiz_0/inst/bitslip[1]
    ILOGIC_X1Y64         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.905    -0.833    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y64         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.263    -0.570    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062    -0.508    top_i/selectio_wiz_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             2.954ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_slave/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.141ns (9.090%)  route 1.410ns (90.910%))
  Logic Levels:           0  
  Clock Path Skew:        -1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.637     0.973    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.410     2.524    top_i/selectio_wiz_0/inst/bitslip[3]
    ILOGIC_X1Y127        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_slave/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.983    -0.755    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y127        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_slave/CLKDIV
                         clock pessimism              0.000    -0.755    
                         clock uncertainty            0.263    -0.492    
    ILOGIC_X1Y127        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062    -0.430    top_i/selectio_wiz_0/inst/pins[3].iserdese2_slave
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.979ns  (arrival time - required time)
  Source:                 top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Path Group:             clk_out2_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.128ns (8.880%)  route 1.313ns (91.120%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.637     0.973    top_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y108        FDRE                                         r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  top_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           1.313     2.414    top_i/selectio_wiz_0/inst/bitslip[0]
    ILOGIC_X1Y67         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.888    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.519 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.767    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.738 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.902    -0.836    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y67         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
                         clock pessimism              0.000    -0.836    
                         clock uncertainty            0.263    -0.573    
    ILOGIC_X1Y67         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.008    -0.565    top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  2.979    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.176ns  (logic 0.124ns (5.699%)  route 2.052ns (94.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.052     2.052    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.124     2.176 r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.176    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y84         FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.534     2.713    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y84         FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.045ns (5.062%)  route 0.844ns (94.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.844     0.844    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.889 r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.889    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y84         FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.842     1.208    top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y84         FDRE                                         r  top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           101 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.378ns  (logic 0.671ns (9.094%)  route 6.707ns (90.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.710     3.004    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y85         FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          5.911     9.433    <hidden>
    SLICE_X54Y133        LUT1 (Prop_lut1_I0_O)        0.153     9.586 f  <hidden>
                         net (fo=3, routed)           0.797    10.382    <hidden>
    SLICE_X55Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.703     2.882    <hidden>
    SLICE_X55Y133        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.378ns  (logic 0.671ns (9.094%)  route 6.707ns (90.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.710     3.004    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y85         FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          5.911     9.433    <hidden>
    SLICE_X54Y133        LUT1 (Prop_lut1_I0_O)        0.153     9.586 f  <hidden>
                         net (fo=3, routed)           0.797    10.382    <hidden>
    SLICE_X55Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.703     2.882    <hidden>
    SLICE_X55Y133        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.378ns  (logic 0.671ns (9.094%)  route 6.707ns (90.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.710     3.004    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y85         FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          5.911     9.433    <hidden>
    SLICE_X54Y133        LUT1 (Prop_lut1_I0_O)        0.153     9.586 f  <hidden>
                         net (fo=3, routed)           0.797    10.382    <hidden>
    SLICE_X55Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.703     2.882    <hidden>
    SLICE_X55Y133        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.216ns  (logic 0.672ns (9.313%)  route 6.544ns (90.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.710     3.004    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y85         FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          5.911     9.433    <hidden>
    SLICE_X53Y135        LUT1 (Prop_lut1_I0_O)        0.154     9.587 f  <hidden>
                         net (fo=3, routed)           0.632    10.220    <hidden>
    SLICE_X53Y135        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.635     2.814    <hidden>
    SLICE_X53Y135        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.216ns  (logic 0.672ns (9.313%)  route 6.544ns (90.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.710     3.004    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y85         FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          5.911     9.433    <hidden>
    SLICE_X53Y135        LUT1 (Prop_lut1_I0_O)        0.154     9.587 f  <hidden>
                         net (fo=3, routed)           0.632    10.220    <hidden>
    SLICE_X53Y135        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.635     2.814    <hidden>
    SLICE_X53Y135        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.216ns  (logic 0.672ns (9.313%)  route 6.544ns (90.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.710     3.004    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y85         FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          5.911     9.433    <hidden>
    SLICE_X53Y135        LUT1 (Prop_lut1_I0_O)        0.154     9.587 f  <hidden>
                         net (fo=3, routed)           0.632    10.220    <hidden>
    SLICE_X53Y135        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.635     2.814    <hidden>
    SLICE_X53Y135        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 0.642ns (9.006%)  route 6.487ns (90.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.710     3.004    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y85         FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          5.911     9.433    <hidden>
    SLICE_X54Y133        LUT1 (Prop_lut1_I0_O)        0.124     9.557 f  <hidden>
                         net (fo=3, routed)           0.576    10.133    <hidden>
    SLICE_X54Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.703     2.882    <hidden>
    SLICE_X54Y133        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 0.642ns (9.006%)  route 6.487ns (90.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.710     3.004    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y85         FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          5.911     9.433    <hidden>
    SLICE_X54Y133        LUT1 (Prop_lut1_I0_O)        0.124     9.557 f  <hidden>
                         net (fo=3, routed)           0.576    10.133    <hidden>
    SLICE_X54Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.703     2.882    <hidden>
    SLICE_X54Y133        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 0.642ns (9.006%)  route 6.487ns (90.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.710     3.004    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y85         FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          5.911     9.433    <hidden>
    SLICE_X54Y133        LUT1 (Prop_lut1_I0_O)        0.124     9.557 f  <hidden>
                         net (fo=3, routed)           0.576    10.133    <hidden>
    SLICE_X54Y133        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.703     2.882    <hidden>
    SLICE_X54Y133        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.084ns  (logic 0.642ns (9.063%)  route 6.442ns (90.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.710     3.004    top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y85         FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          5.911     9.433    <hidden>
    SLICE_X53Y135        LUT1 (Prop_lut1_I0_O)        0.124     9.557 f  <hidden>
                         net (fo=3, routed)           0.531    10.088    <hidden>
    SLICE_X49Y135        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.646     2.825    <hidden>
    SLICE_X49Y135        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.940%)  route 0.080ns (36.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.657     0.993    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X64Y134        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=35, routed)          0.080     1.214    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X65Y134        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.928     1.294    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X65Y134        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.386%)  route 0.177ns (55.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.653     0.989    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X57Y132        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y132        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.177     1.307    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X60Y132        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.926     1.292    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X60Y132        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.876%)  route 0.219ns (54.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.574     0.910    top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y83         FDRE                                         r  top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=15, routed)          0.219     1.270    top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X64Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.315 r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.315    top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X64Y89         FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.846     1.212    top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X64Y89         FDRE                                         r  top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.657     0.993    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X65Y134        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y134        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.181     1.315    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X65Y134        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.928     1.294    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X65Y134        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.761%)  route 0.197ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.655     0.991    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X60Y132        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y132        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.197     1.329    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X58Y131        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.924     1.290    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X58Y131        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.648     0.984    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X66Y125        RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.370 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     1.370    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X66Y125        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.918     1.284    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X66Y125        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.648     0.984    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X62Y124        RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y124        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.370 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     1.370    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X62Y124        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.918     1.284    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X62Y124        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.648     0.984    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X62Y125        RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y125        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.370 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     1.370    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X62Y125        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.918     1.284    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X62Y125        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.649     0.985    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X66Y126        RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.371 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     1.371    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X66Y126        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.919     1.285    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X66Y126        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.648     0.984    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X66Y125        RAMD32                                       r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y125        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.372 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     1.372    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X66Y125        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.918     1.284    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X66Y125        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_top_clk_wiz_0_0
  To Clock:  clk_fpga_0

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.846ns  (logic 0.653ns (13.475%)  route 4.193ns (86.525%))
  Logic Levels:           0  
  Clock Path Skew:        4.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.230    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.861    -1.361    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y63         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y63         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653    -0.708 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/Q3
                         net (fo=1, routed)           4.193     3.485    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X43Y111        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.650     2.829    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X43Y111        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.843ns  (logic 0.653ns (13.484%)  route 4.190ns (86.516%))
  Logic Levels:           0  
  Clock Path Skew:        4.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.230    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.861    -1.361    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y63         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y63         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653    -0.708 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/Q4
                         net (fo=1, routed)           4.190     3.482    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X40Y111        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.650     2.829    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X40Y111        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 0.653ns (14.114%)  route 3.974ns (85.886%))
  Logic Levels:           0  
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.230    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.861    -1.361    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y63         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y63         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653    -0.708 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/Q6
                         net (fo=1, routed)           3.974     3.266    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X45Y113        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.647     2.826    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y113        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.622ns  (logic 0.653ns (14.127%)  route 3.969ns (85.873%))
  Logic Levels:           0  
  Clock Path Skew:        4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.230    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.855    -1.367    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y68         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y68         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653    -0.714 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=1, routed)           3.969     3.256    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[13]
    SLICE_X52Y114        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.635     2.814    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X52Y114        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 0.653ns (14.162%)  route 3.958ns (85.838%))
  Logic Levels:           0  
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    -1.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.230    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.855    -1.367    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y68         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y68         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653    -0.714 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           3.958     3.244    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[11]
    SLICE_X51Y115        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.634     2.813    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y115        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 0.653ns (14.193%)  route 3.948ns (85.807%))
  Logic Levels:           0  
  Clock Path Skew:        4.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.230    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.861    -1.361    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y63         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y63         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653    -0.708 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/Q7
                         net (fo=1, routed)           3.948     3.240    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X42Y110        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.651     2.830    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X42Y110        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.580ns  (logic 0.653ns (14.257%)  route 3.927ns (85.743%))
  Logic Levels:           0  
  Clock Path Skew:        4.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.230    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.861    -1.361    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y63         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y63         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653    -0.708 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_slave/Q8
                         net (fo=1, routed)           3.927     3.220    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[12]
    SLICE_X44Y108        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.651     2.830    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X44Y108        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.575ns  (logic 0.653ns (14.273%)  route 3.922ns (85.727%))
  Logic Levels:           0  
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.230    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.861    -1.361    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y64         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y64         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653    -0.708 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q8
                         net (fo=1, routed)           3.922     3.215    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X47Y113        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.647     2.826    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X47Y113        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.568ns  (logic 0.653ns (14.295%)  route 3.915ns (85.705%))
  Logic Levels:           0  
  Clock Path Skew:        4.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.230    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.861    -1.361    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y64         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y64         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653    -0.708 r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/Q4
                         net (fo=1, routed)           3.915     3.207    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X59Y117        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.703     2.882    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X59Y117        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.543ns  (logic 0.653ns (14.375%)  route 3.890ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        4.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    -1.365ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.230    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.529 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -3.323    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.222 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.857    -1.365    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y67         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y67         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653    -0.712 r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/Q4
                         net (fo=1, routed)           3.890     3.178    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[11]
    SLICE_X44Y107        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.651     2.830    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y107        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        2.000ns  (logic 0.568ns (28.394%)  route 1.432ns (71.606%))
  Logic Levels:           0  
  Clock Path Skew:        4.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.186ns
    Source Clock Delay      (SCD):    -1.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.064    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.750 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.738    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.647 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.849    -1.798    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.568    -1.230 r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/Q7
                         net (fo=1, routed)           1.432     0.202    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X58Y119        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.892     3.186    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X58Y119        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        2.220ns  (logic 0.568ns (25.591%)  route 1.652ns (74.409%))
  Logic Levels:           0  
  Clock Path Skew:        4.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    -1.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.064    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.750 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.738    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.647 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.849    -1.798    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.568    -1.230 r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/Q6
                         net (fo=1, routed)           1.652     0.421    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X58Y118        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.893     3.187    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X58Y118        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[3].iserdese2_slave/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        2.370ns  (logic 0.568ns (23.962%)  route 1.802ns (76.038%))
  Logic Levels:           0  
  Clock Path Skew:        4.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    -1.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.064    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.750 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.738    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.647 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.847    -1.800    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y127        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_slave/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y127        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.568    -1.232 r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_slave/Q7
                         net (fo=1, routed)           1.802     0.570    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X49Y114        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.837     3.131    top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X49Y114        FDRE                                         r  top_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        2.406ns  (logic 0.568ns (23.603%)  route 1.838ns (76.397%))
  Logic Levels:           0  
  Clock Path Skew:        4.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.064    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.750 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.738    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.647 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.859    -1.788    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.568    -1.220 r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/Q6
                         net (fo=1, routed)           1.838     0.618    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X60Y114        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.901     3.195    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X60Y114        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        2.470ns  (logic 0.568ns (22.994%)  route 1.902ns (77.006%))
  Logic Levels:           0  
  Clock Path Skew:        4.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.064    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.750 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.738    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.647 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.859    -1.788    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.568    -1.220 r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/Q2
                         net (fo=1, routed)           1.902     0.682    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X63Y116        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.898     3.192    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X63Y116        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        2.554ns  (logic 0.568ns (22.238%)  route 1.986ns (77.762%))
  Logic Levels:           0  
  Clock Path Skew:        4.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    -1.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.064    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.750 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.738    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.647 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.849    -1.798    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.568    -1.230 r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/Q2
                         net (fo=1, routed)           1.986     0.756    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X59Y120        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.891     3.185    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X59Y120        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        2.559ns  (logic 0.568ns (22.200%)  route 1.991ns (77.800%))
  Logic Levels:           0  
  Clock Path Skew:        4.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.064    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.750 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.738    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.647 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.859    -1.788    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.568    -1.220 r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/Q4
                         net (fo=1, routed)           1.991     0.770    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X55Y113        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.898     3.192    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X55Y113        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        2.610ns  (logic 0.568ns (21.760%)  route 2.042ns (78.240%))
  Logic Levels:           0  
  Clock Path Skew:        4.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.064    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.750 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.738    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.647 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.859    -1.788    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.568    -1.220 r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/Q5
                         net (fo=1, routed)           2.042     0.822    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X60Y118        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.895     3.189    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X60Y118        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        2.641ns  (logic 0.568ns (21.510%)  route 2.073ns (78.490%))
  Logic Levels:           0  
  Clock Path Skew:        4.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.186ns
    Source Clock Delay      (SCD):    -1.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.064    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.750 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.738    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.647 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.849    -1.798    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.568    -1.230 r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/Q5
                         net (fo=1, routed)           2.073     0.842    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X55Y118        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.892     3.186    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X55Y118        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_top_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.001ns})
  Destination:            top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        2.692ns  (logic 0.568ns (21.100%)  route 2.124ns (78.900%))
  Logic Levels:           0  
  Clock Path Skew:        4.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.064    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.750 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.738    top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.647 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.859    -1.788    top_i/selectio_wiz_0/inst/clk_div_in
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y110        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.568    -1.220 r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/Q1
                         net (fo=1, routed)           2.124     0.904    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X58Y117        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.895     3.189    top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X58Y117        FDRE                                         r  top_i/axi_gpio_2/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_io1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 3.349ns (43.709%)  route 4.313ns (56.291%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.889     3.183    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X67Y123        FDSE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y123        FDSE (Prop_fdse_C_Q)         0.456     3.639 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=4, routed)           4.313     7.952    spi_rtl_io1_iobuf/I
    K20                  OBUFT (Prop_obuft_I_O)       2.893    10.844 r  spi_rtl_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    10.844    spi_rtl_io1_io
    K20                                                               r  spi_rtl_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_ss_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.346ns  (logic 3.353ns (45.651%)  route 3.992ns (54.349%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.899     3.193    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X84Y121        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.456     3.649 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           3.992     7.641    spi_rtl_ss_iobuf_0/I
    K19                  OBUFT (Prop_obuft_I_O)       2.897    10.539 r  spi_rtl_ss_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    10.539    spi_rtl_ss_io[0]
    K19                                                               r  spi_rtl_ss_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_io0_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.653ns  (logic 3.380ns (50.801%)  route 3.273ns (49.199%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.889     3.183    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X67Y123        FDSE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y123        FDSE (Prop_fdse_C_Q)         0.456     3.639 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=4, routed)           3.273     6.912    spi_rtl_io0_iobuf/I
    E21                  OBUFT (Prop_obuft_I_O)       2.924     9.836 r  spi_rtl_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     9.836    spi_rtl_io0_io
    E21                                                               r  spi_rtl_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_II/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.115ns  (logic 3.402ns (55.635%)  route 2.713ns (44.365%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.901     3.195    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X85Y119        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_II/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.456     3.651 f  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_II/Q
                         net (fo=1, routed)           2.713     6.364    spi_rtl_sck_iobuf/T
    D21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.946     9.310 r  spi_rtl_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     9.310    spi_rtl_sck_io
    D21                                                               r  spi_rtl_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.372ns  (logic 1.371ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.707     1.043    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y115        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y115        FDRE (Prop_fdre_C_Q)         0.177     1.220 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001     1.221    spi_rtl_sck_iobuf/I
    D21                  OBUFT (Prop_obuft_I_O)       1.194     2.415 r  spi_rtl_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.415    spi_rtl_sck_io
    D21                                                               r  spi_rtl_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_io1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.540ns  (logic 0.965ns (62.652%)  route 0.575ns (37.348%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.626     0.962    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X113Y77        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/Q
                         net (fo=1, routed)           0.575     1.678    spi_rtl_io1_iobuf/T
    K20                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.502 r  spi_rtl_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.502    spi_rtl_io1_io
    K20                                                               r  spi_rtl_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_io0_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 0.965ns (44.410%)  route 1.208ns (55.590%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.657     0.993    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X85Y119        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/Q
                         net (fo=1, routed)           1.208     2.342    spi_rtl_io0_iobuf/T
    E21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.166 r  spi_rtl_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.166    spi_rtl_io0_io
    E21                                                               r  spi_rtl_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_rtl_ss_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 0.965ns (37.297%)  route 1.622ns (62.703%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.657     0.993    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X85Y119        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/Q
                         net (fo=1, routed)           1.622     2.756    spi_rtl_ss_iobuf_0/T
    K19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.580 r  spi_rtl_ss_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.580    spi_rtl_ss_io[0]
    K19                                                               r  spi_rtl_ss_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_top_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_0_0'  {rise@0.000ns fall@3.572ns period=7.143ns})
  Destination:            top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 0.029ns (1.680%)  route 1.697ns (98.320%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_0_0 fall edge)
                                                      3.572     3.572 f  
    B19                                               0.000     3.572 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.572    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     3.980 f  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     4.460    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.407     1.053 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.752     1.805    top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.834 f  top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.945     2.779    top_i/clk_wiz_0/inst/clkfbout_buf_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_0_0'  {rise@0.000ns fall@3.572ns period=7.143ns})
  Destination:            top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.064    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.750 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.738    top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.647 r  top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.877    top_i/clk_wiz_0/inst/clkfbout_buf_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_rtl_io0_io
                            (input port)
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.339ns  (logic 1.339ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E21                                               0.000     0.000 r  spi_rtl_io0_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_rtl_io0_iobuf/IO
    E21                  IBUF (Prop_ibuf_I_O)         1.339     1.339 r  spi_rtl_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     1.339    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X1Y116        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.832     3.011    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y116        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C

Slack:                    inf
  Source:                 spi_rtl_io1_io
                            (input port)
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.308ns  (logic 1.308ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K20                                               0.000     0.000 r  spi_rtl_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_rtl_io1_iobuf/IO
    K20                  IBUF (Prop_ibuf_I_O)         1.308     1.308 r  spi_rtl_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     1.308    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X1Y77         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        1.652     2.831    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y77         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_rtl_io1_io
                            (input port)
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.385ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K20                                               0.000     0.000 r  spi_rtl_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_rtl_io1_iobuf/IO
    K20                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  spi_rtl_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.385    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X1Y77         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.893     1.259    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y77         FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 spi_rtl_io0_io
                            (input port)
  Destination:            top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.416ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E21                                               0.000     0.000 r  spi_rtl_io0_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_rtl_io0_iobuf/IO
    E21                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  spi_rtl_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.416    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X1Y116        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7775, routed)        0.984     1.350    top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y116        FDRE                                         r  top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_top_clk_wiz_0_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_from_pins_n_0[3]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/D
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@3.572ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.953ns  (logic 0.953ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 1.751 - 3.572 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 f  data_in_from_pins_n_0[3] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_n[3]
    C17                  IBUFDS (Prop_ibufds_IB_O)    0.953     0.953 r  top_i/selectio_wiz_0/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.953    top_i/selectio_wiz_0/inst/data_in_from_pins_int_3
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 fall edge)
                                                      3.572     3.572 f  
    B19                                               0.000     3.572 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.572    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     4.473 f  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.635    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.179 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.167    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.076 f  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.827     1.751    top_i/selectio_wiz_0/inst/clk_in
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 data_in_from_pins_n_0[1]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/D
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@3.572ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 1.582 - 3.572 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 f  data_in_from_pins_n_0[1] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_n[1]
    P20                  IBUFDS (Prop_ibufds_IB_O)    0.951     0.951 r  top_i/selectio_wiz_0/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.951    top_i/selectio_wiz_0/inst/data_in_from_pins_int_1
    ILOGIC_X1Y64         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 fall edge)
                                                      3.572     3.572 f  
    B19                                               0.000     3.572 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.572    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     4.473 f  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.635    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.179 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.167    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.076 f  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.658     1.582    top_i/selectio_wiz_0/inst/clk_in
    ILOGIC_X1Y64         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 data_in_from_pins_n_0[0]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/D
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@3.572ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.936ns  (logic 0.936ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 1.580 - 3.572 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P22                                               0.000     0.000 f  data_in_from_pins_n_0[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_n[0]
    N22                  IBUFDS (Prop_ibufds_IB_O)    0.936     0.936 r  top_i/selectio_wiz_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.936    top_i/selectio_wiz_0/inst/data_in_from_pins_int_0
    ILOGIC_X1Y68         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 fall edge)
                                                      3.572     3.572 f  
    B19                                               0.000     3.572 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.572    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     4.473 f  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.635    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.179 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.167    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.076 f  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.656     1.580    top_i/selectio_wiz_0/inst/clk_in
    ILOGIC_X1Y68         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 data_in_from_pins_n_0[2]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/D
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@3.572ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.915ns  (logic 0.915ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 1.760 - 3.572 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 f  data_in_from_pins_n_0[2] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_n[2]
    G19                  IBUFDS (Prop_ibufds_IB_O)    0.915     0.915 r  top_i/selectio_wiz_0/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.915    top_i/selectio_wiz_0/inst/data_in_from_pins_int_2
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 fall edge)
                                                      3.572     3.572 f  
    B19                                               0.000     3.572 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.572    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     4.473 f  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.635    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -2.179 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.167    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.076 f  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          1.836     1.760    top_i/selectio_wiz_0/inst/clk_in
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_from_pins_p_0[2]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/D
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@3.572ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.341ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 2.820 - 3.572 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  data_in_from_pins_p_0[2] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_p[2]
    G19                  IBUFDS (Prop_ibufds_I_O)     0.341     0.341 r  top_i/selectio_wiz_0/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.341    top_i/selectio_wiz_0/inst/data_in_from_pins_int_2
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 fall edge)
                                                      3.572     3.572 f  
    B19                                               0.000     3.572 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.572    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     3.980 f  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     4.460    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     1.053 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.805    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.834 f  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.986     2.820    top_i/selectio_wiz_0/inst/clk_in
    ILOGIC_X1Y110        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[2].iserdese2_master/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 data_in_from_pins_p_0[0]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/D
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@3.572ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.362ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 2.730 - 3.572 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  data_in_from_pins_p_0[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_p[0]
    N22                  IBUFDS (Prop_ibufds_I_O)     0.362     0.362 r  top_i/selectio_wiz_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.362    top_i/selectio_wiz_0/inst/data_in_from_pins_int_0
    ILOGIC_X1Y68         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 fall edge)
                                                      3.572     3.572 f  
    B19                                               0.000     3.572 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.572    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     3.980 f  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     4.460    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     1.053 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.805    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.834 f  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.896     2.730    top_i/selectio_wiz_0/inst/clk_in
    ILOGIC_X1Y68         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 data_in_from_pins_p_0[1]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/D
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@3.572ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.377ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 2.732 - 3.572 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  data_in_from_pins_p_0[1] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_p[1]
    P20                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  top_i/selectio_wiz_0/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.377    top_i/selectio_wiz_0/inst/data_in_from_pins_int_1
    ILOGIC_X1Y64         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 fall edge)
                                                      3.572     3.572 f  
    B19                                               0.000     3.572 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.572    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     3.980 f  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     4.460    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     1.053 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.805    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.834 f  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.898     2.732    top_i/selectio_wiz_0/inst/clk_in
    ILOGIC_X1Y64         ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[1].iserdese2_master/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 data_in_from_pins_p_0[3]
                            (input port)
  Destination:            top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/D
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@3.572ns period=7.143ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.379ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 2.813 - 3.572 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  data_in_from_pins_p_0[3] (IN)
                         net (fo=0)                   0.000     0.000    top_i/selectio_wiz_0/inst/data_in_from_pins_p[3]
    C17                  IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  top_i/selectio_wiz_0/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    top_i/selectio_wiz_0/inst/data_in_from_pins_int_3
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 fall edge)
                                                      3.572     3.572 f  
    B19                                               0.000     3.572 f  diff_clk_in_0_clk_p (IN)
                         net (fo=0)                   0.000     3.572    top_i/clk_wiz_0/inst/clk_in1_p
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     3.980 f  top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     4.460    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     1.053 f  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.805    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.834 f  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16, routed)          0.979     2.813    top_i/selectio_wiz_0/inst/clk_in
    ILOGIC_X1Y128        ISERDESE2                                    r  top_i/selectio_wiz_0/inst/pins[3].iserdese2_master/CLKB  (IS_INVERTED)





