/js1/songch/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v
/bks2/PB17061127/DA_VLSI_Lab4/results/gcd_map.v
/bks2/PB17061127/DA_VLSI_Lab4/verilog/gcd_gate_test.v
