###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID M66-080-2)
#  Generated on:      Sat Nov  2 17:23:09 2019
#  Design:            mpadd32_shift
#  Command:           report_timing -net -max_paths 200 > postroute_hold_timing.rpt
###############################################################
Path 1: MET Hold Check with Pin b6_reg[30]/CK 
Endpoint:   b6_reg[30]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[30]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[30]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.059 | 
     | b7_reg[30]/Q     |  v   | b7[30] | DFFHQX1   | 0.042 |   0.041 |   -0.017 | 
     | g33633__2703/A0N |  v   | b7[30] | OAI2BB1X1 | 0.000 |   0.041 |   -0.017 | 
     | g33633__2703/Y   |  v   | n_1304 | OAI2BB1X1 | 0.018 |   0.060 |    0.001 | 
     | b6_reg[30]/D     |  v   | n_1304 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin a4_reg[30]/CK 
Endpoint:   a4_reg[30]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[30]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a5_reg[30]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | a5_reg[30]/Q     |  v   | a5[30] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34116__7114/A0N |  v   | a5[30] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34116__7114/Y   |  v   | n_888  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a4_reg[30]/D     |  v   | n_888  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin b0_reg[2]/CK 
Endpoint:   b0_reg[2]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[2]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b1_reg[2]/CK     |  ^   | CTS_3  |           |       |  -0.001 |   -0.060 | 
     | b1_reg[2]/Q      |  v   | b1[2]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33734__2391/A0N |  v   | b1[2]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33734__2391/Y   |  v   | n_1203 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b0_reg[2]/D      |  v   | n_1203 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin b5_reg[6]/CK 
Endpoint:   b5_reg[6]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[6]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.059
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b6_reg[6]/CK     |  ^   | CTS_2 |           |       |  -0.001 |   -0.060 | 
     | b6_reg[6]/Q      |  v   | b6[6] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34047__4547/A0N |  v   | b6[6] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34047__4547/Y   |  v   | n_957 | OAI2BB1X1 | 0.019 |   0.059 |    0.000 | 
     | b5_reg[6]/D      |  v   | n_957 | DFFHQX1   | 0.000 |   0.059 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin a2_reg[30]/CK 
Endpoint:   a2_reg[30]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[30]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a3_reg[30]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | a3_reg[30]/Q     |  v   | a3[30] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33910__1309/A0N |  v   | a3[30] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33910__1309/Y   |  v   | n_1094 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a2_reg[30]/D     |  v   | n_1094 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin b7_reg[9]/CK 
Endpoint:   b7_reg[9]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[9]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b7_reg[9]/CK     |  ^   | CTS_5 |           |       |  -0.001 |   -0.060 | 
     | b7_reg[9]/Q      |  v   | b7[9] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34163__6877/A0N |  v   | b7[9] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34163__6877/Y   |  v   | n_841 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b7_reg[9]/D      |  v   | n_841 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin b6_reg[9]/CK 
Endpoint:   b6_reg[9]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[9]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b7_reg[9]/CK     |  ^   | CTS_5 |           |       |  -0.001 |   -0.060 | 
     | b7_reg[9]/Q      |  v   | b7[9] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34109__2391/A0N |  v   | b7[9] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34109__2391/Y   |  v   | n_895 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b6_reg[9]/D      |  v   | n_895 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin b4_reg[9]/CK 
Endpoint:   b4_reg[9]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[9]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[9]/CK     |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | b5_reg[9]/Q      |  v   | b5[9]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34000__8757/A0N |  v   | b5[9]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34000__8757/Y   |  v   | n_1004 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b4_reg[9]/D      |  v   | n_1004 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin a3_reg[3]/CK 
Endpoint:   a3_reg[3]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[3]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a4_reg[3]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.060 | 
     | a4_reg[3]/Q      |  v   | a4[3]  | DFFHQX1   | 0.042 |   0.041 |   -0.017 | 
     | g33924__2703/A0N |  v   | a4[3]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.017 | 
     | g33924__2703/Y   |  v   | n_1080 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a3_reg[3]/D      |  v   | n_1080 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin b3_reg[2]/CK 
Endpoint:   b3_reg[2]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[2]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[2]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.060 | 
     | b4_reg[2]/Q      |  v   | b4[2]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33942__7675/A0N |  v   | b4[2]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33942__7675/Y   |  v   | n_1062 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b3_reg[2]/D      |  v   | n_1062 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin a4_reg[9]/CK 
Endpoint:   a4_reg[9]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[9]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a5_reg[9]/CK     |  ^   | CTS_5 |           |       |  -0.001 |   -0.060 | 
     | a5_reg[9]/Q      |  v   | a5[9] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34041__1857/A0N |  v   | a5[9] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34041__1857/Y   |  v   | n_963 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a4_reg[9]/D      |  v   | n_963 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin a1_reg[7]/CK 
Endpoint:   a1_reg[7]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[7]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a2_reg[7]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.060 | 
     | a2_reg[7]/Q      |  v   | a2[7]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33699__1474/A0N |  v   | a2[7]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33699__1474/Y   |  v   | n_1238 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a1_reg[7]/D      |  v   | n_1238 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin b6_reg[5]/CK 
Endpoint:   b6_reg[5]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[5]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b7_reg[5]/CK     |  ^   | CTS_2 |           |       |  -0.001 |   -0.060 | 
     | b7_reg[5]/Q      |  v   | b7[5] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34102__1474/A0N |  v   | b7[5] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34102__1474/Y   |  v   | n_902 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b6_reg[5]/D      |  v   | n_902 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin a6_reg[9]/CK 
Endpoint:   a6_reg[9]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[9]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[9]/CK     |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | a7_reg[9]/Q      |  v   | a7[9]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33687__2250/A0N |  v   | a7[9]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33687__2250/Y   |  v   | n_1250 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a6_reg[9]/D      |  v   | n_1250 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin b3_reg[1]/CK 
Endpoint:   b3_reg[1]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[1]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[1]/CK     |  ^   | CTS_3  |           |       |  -0.001 |   -0.060 | 
     | b4_reg[1]/Q      |  v   | b4[1]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33940__2900/A0N |  v   | b4[1]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33940__2900/Y   |  v   | n_1064 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b3_reg[1]/D      |  v   | n_1064 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin a1_reg[2]/CK 
Endpoint:   a1_reg[2]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[2]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a2_reg[2]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.060 | 
     | a2_reg[2]/Q      |  v   | a2[2]  | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33692__1840/A0N |  v   | a2[2]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33692__1840/Y   |  v   | n_1245 | OAI2BB1X1 | 0.018 |   0.060 |    0.001 | 
     | a1_reg[2]/D      |  v   | n_1245 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin b6_reg[1]/CK 
Endpoint:   b6_reg[1]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[1]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b7_reg[1]/CK     |  ^   | CTS_3 |           |       |  -0.001 |   -0.060 | 
     | b7_reg[1]/Q      |  v   | b7[1] | DFFHQX1   | 0.042 |   0.042 |   -0.018 | 
     | g34095__1840/A0N |  v   | b7[1] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34095__1840/Y   |  v   | n_909 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b6_reg[1]/D      |  v   | n_909 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin b1_reg[20]/CK 
Endpoint:   b1_reg[20]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[20]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b2_reg[20]/CK    |  ^   | CTS_6  |           |       |  -0.002 |   -0.061 | 
     | b2_reg[20]/Q     |  v   | b2[20] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33874__9906/A0N |  v   | b2[20] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33874__9906/Y   |  v   | n_1130 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b1_reg[20]/D     |  v   | n_1130 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin a7_reg[9]/CK 
Endpoint:   a7_reg[9]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[9]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a7_reg[9]/CK     |  ^   | CTS_5 |           |       |  -0.001 |   -0.060 | 
     | a7_reg[9]/Q      |  v   | a7[9] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34281__1786/A0N |  v   | a7[9] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34281__1786/Y   |  v   | n_723 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a7_reg[9]/D      |  v   | n_723 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin a6_reg[13]/CK 
Endpoint:   a6_reg[13]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[13]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[13]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.060 | 
     | a7_reg[13]/Q     |  v   | a7[13] | DFFHQX1   | 0.042 |   0.042 |   -0.018 | 
     | g33694__1857/A0N |  v   | a7[13] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33694__1857/Y   |  v   | n_1243 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a6_reg[13]/D     |  v   | n_1243 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin b0_reg[1]/CK 
Endpoint:   b0_reg[1]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[1]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b1_reg[1]/CK     |  ^   | CTS_3  |           |       |  -0.001 |   -0.060 | 
     | b1_reg[1]/Q      |  v   | b1[1]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33732__6877/A0N |  v   | b1[1]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33732__6877/Y   |  v   | n_1205 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b0_reg[1]/D      |  v   | n_1205 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin a6_reg[28]/CK 
Endpoint:   a6_reg[28]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[28]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[28]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.060 | 
     | a7_reg[28]/Q     |  v   | a7[28] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33716__6083/A0N |  v   | a7[28] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33716__6083/Y   |  v   | n_1221 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a6_reg[28]/D     |  v   | n_1221 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin a7_reg[8]/CK 
Endpoint:   a7_reg[8]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[8]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a7_reg[8]/CK     |  ^   | CTS_4 |           |       |  -0.001 |   -0.060 | 
     | a7_reg[8]/Q      |  v   | a7[8] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g34280__8757/A0N |  v   | a7[8] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34280__8757/Y   |  v   | n_724 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a7_reg[8]/D      |  v   | n_724 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin b2_reg[4]/CK 
Endpoint:   b2_reg[4]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[4]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b3_reg[4]/CK     |  ^   | CTS_2  |           |       |  -0.000 |   -0.060 | 
     | b3_reg[4]/Q      |  v   | b3[4]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33896__2703/A0N |  v   | b3[4]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33896__2703/Y   |  v   | n_1108 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b2_reg[4]/D      |  v   | n_1108 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin b1_reg[5]/CK 
Endpoint:   b1_reg[5]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[5]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b2_reg[5]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.060 | 
     | b2_reg[5]/Q      |  v   | b2[5]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33787__1309/A0N |  v   | b2[5]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33787__1309/Y   |  v   | n_1150 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b1_reg[5]/D      |  v   | n_1150 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin a1_reg[31]/CK 
Endpoint:   a1_reg[31]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[31]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a2_reg[31]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | a2_reg[31]/Q     |  v   | a2[31] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33755__1474/A0N |  v   | a2[31] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33755__1474/Y   |  v   | n_1182 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a1_reg[31]/D     |  v   | n_1182 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin a2_reg[12]/CK 
Endpoint:   a2_reg[12]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[12]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a3_reg[12]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | a3_reg[12]/Q     |  v   | a3[12] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g33793__8757/A0N |  v   | a3[12] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33793__8757/Y   |  v   | n_1144 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a2_reg[12]/D     |  v   | n_1144 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin a6_reg[17]/CK 
Endpoint:   a6_reg[17]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[17]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[17]/CK    |  ^   | CTS_6  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[17]/Q     |  v   | a7[17] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33698__3772/A0N |  v   | a7[17] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33698__3772/Y   |  v   | n_1239 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a6_reg[17]/D     |  v   | n_1239 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin b2_reg[18]/CK 
Endpoint:   b2_reg[18]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[18]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b3_reg[18]/CK    |  ^   | CTS_6  |           |       |  -0.001 |   -0.061 | 
     | b3_reg[18]/Q     |  v   | b3[18] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33917__1786/A0N |  v   | b3[18] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33917__1786/Y   |  v   | n_1087 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b2_reg[18]/D     |  v   | n_1087 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin a6_reg[23]/CK 
Endpoint:   a6_reg[23]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[23]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[23]/CK    |  ^   | CTS_9  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[23]/Q     |  v   | a7[23] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33709__8757/A0N |  v   | a7[23] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33709__8757/Y   |  v   | n_1228 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | a6_reg[23]/D     |  v   | n_1228 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin a4_reg[2]/CK 
Endpoint:   a4_reg[2]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[2]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a5_reg[2]/CK     |  ^   | CTS_2 |           |       |  -0.001 |   -0.060 | 
     | a5_reg[2]/Q      |  v   | a5[2] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34019__4547/A0N |  v   | a5[2] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34019__4547/Y   |  v   | n_985 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a4_reg[2]/D      |  v   | n_985 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin a6_reg[22]/CK 
Endpoint:   a6_reg[22]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[22]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[22]/CK    |  ^   | CTS_6  |           |       |  -0.002 |   -0.061 | 
     | a7_reg[22]/Q     |  v   | a7[22] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33707__7675/A0N |  v   | a7[22] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33707__7675/Y   |  v   | n_1230 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | a6_reg[22]/D     |  v   | n_1230 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin a6_reg[11]/CK 
Endpoint:   a6_reg[11]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[11]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[11]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | a7_reg[11]/Q     |  v   | a7[11] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33690__5795/A0N |  v   | a7[11] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33690__5795/Y   |  v   | n_1247 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a6_reg[11]/D     |  v   | n_1247 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin a5_reg[14]/CK 
Endpoint:   a5_reg[14]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[14]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a6_reg[14]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.060 | 
     | a6_reg[14]/Q     |  v   | a6[14] | DFFHQX1   | 0.042 |   0.042 |   -0.018 | 
     | g33647__1309/A0N |  v   | a6[14] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33647__1309/Y   |  v   | n_1290 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a5_reg[14]/D     |  v   | n_1290 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin b2_reg[9]/CK 
Endpoint:   b2_reg[9]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[9]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b3_reg[9]/CK     |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | b3_reg[9]/Q      |  v   | b3[9]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33904__4296/A0N |  v   | b3[9]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33904__4296/Y   |  v   | n_1100 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b2_reg[9]/D      |  v   | n_1100 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin b4_reg[28]/CK 
Endpoint:   b4_reg[28]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[28]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[28]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b5_reg[28]/Q     |  v   | b5[28] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34029__1786/A0N |  v   | b5[28] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34029__1786/Y   |  v   | n_975  | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b4_reg[28]/D     |  v   | n_975  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin a3_reg[28]/CK 
Endpoint:   a3_reg[28]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[28]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a4_reg[28]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.060 | 
     | a4_reg[28]/Q     |  v   | a4[28] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34001__1786/A0N |  v   | a4[28] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34001__1786/Y   |  v   | n_1003 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a3_reg[28]/D     |  v   | n_1003 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin b6_reg[28]/CK 
Endpoint:   b6_reg[28]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[28]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[28]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.060 | 
     | b7_reg[28]/Q     |  v   | b7[28] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33629__7114/A0N |  v   | b7[28] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33629__7114/Y   |  v   | n_1308 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b6_reg[28]/D     |  v   | n_1308 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin a5_reg[8]/CK 
Endpoint:   a5_reg[8]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[8]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a6_reg[8]/CK     |  ^   | CTS_4  |           |       |  -0.001 |   -0.060 | 
     | a6_reg[8]/Q      |  v   | a6[8]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33638__1857/A0N |  v   | a6[8]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33638__1857/Y   |  v   | n_1299 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a5_reg[8]/D      |  v   | n_1299 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin b4_reg[29]/CK 
Endpoint:   b4_reg[29]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[29]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[29]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b5_reg[29]/Q     |  v   | b5[29] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34031__5703/A0N |  v   | b5[29] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34031__5703/Y   |  v   | n_973  | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b4_reg[29]/D     |  v   | n_973  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin a1_reg[6]/CK 
Endpoint:   a1_reg[6]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[6]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a2_reg[6]/CK     |  ^   | CTS_2  |           |       |  -0.002 |   -0.061 | 
     | a2_reg[6]/Q      |  v   | a2[6]  | DFFHQX1   | 0.042 |   0.040 |   -0.019 | 
     | g33701__9682/A0N |  v   | a2[6]  | OAI2BB1X1 | 0.000 |   0.040 |   -0.019 | 
     | g33701__9682/Y   |  v   | n_1236 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | a1_reg[6]/D      |  v   | n_1236 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin b4_reg[10]/CK 
Endpoint:   b4_reg[10]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[10]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[10]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | b5_reg[10]/Q     |  v   | b5[10] | DFFHQX1   | 0.042 |   0.042 |   -0.018 | 
     | g34002__5953/A0N |  v   | b5[10] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34002__5953/Y   |  v   | n_1002 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b4_reg[10]/D     |  v   | n_1002 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin a7_reg[29]/CK 
Endpoint:   a7_reg[29]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[29]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[29]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.060 | 
     | a7_reg[29]/Q     |  v   | a7[29] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34307__7118/A0N |  v   | a7[29] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34307__7118/Y   |  v   | n_697  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a7_reg[29]/D     |  v   | n_697  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin b7_reg[31]/CK 
Endpoint:   b7_reg[31]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[31]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[31]/CK    |  ^   | CTS_3  |           |       |  -0.001 |   -0.060 | 
     | b7_reg[31]/Q     |  v   | b7[31] | DFFHQX1   | 0.043 |   0.042 |   -0.017 | 
     | g34195__7118/A0N |  v   | b7[31] | OAI2BB1X1 | 0.000 |   0.042 |   -0.017 | 
     | g34195__7118/Y   |  v   | n_809  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b7_reg[31]/D     |  v   | n_809  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin b6_reg[31]/CK 
Endpoint:   b6_reg[31]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[31]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[31]/CK    |  ^   | CTS_3  |           |       |  -0.001 |   -0.060 | 
     | b7_reg[31]/Q     |  v   | b7[31] | DFFHQX1   | 0.043 |   0.042 |   -0.017 | 
     | g33635__7344/A0N |  v   | b7[31] | OAI2BB1X1 | 0.000 |   0.042 |   -0.017 | 
     | g33635__7344/Y   |  v   | n_1302 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b6_reg[31]/D     |  v   | n_1302 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin a0_reg[1]/CK 
Endpoint:   a0_reg[1]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[1]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a1_reg[1]/CK     |  ^   | CTS_3 |           |       |  -0.001 |   -0.060 | 
     | a1_reg[1]/Q      |  v   | a1[1] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34055__7118/A0N |  v   | a1[1] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34055__7118/Y   |  v   | n_949 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a0_reg[1]/D      |  v   | n_949 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin a3_reg[9]/CK 
Endpoint:   a3_reg[9]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[9]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a4_reg[9]/CK     |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | a4_reg[9]/Q      |  v   | a4[9]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33943__7118/A0N |  v   | a4[9]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33943__7118/Y   |  v   | n_1061 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a3_reg[9]/D      |  v   | n_1061 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin b4_reg[16]/CK 
Endpoint:   b4_reg[16]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[16]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[16]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.060 | 
     | b5_reg[16]/Q     |  v   | b5[16] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34010__7344/A0N |  v   | b5[16] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34010__7344/Y   |  v   | n_994  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b4_reg[16]/D     |  v   | n_994  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin a7_reg[2]/CK 
Endpoint:   a7_reg[2]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[2]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a7_reg[2]/CK     |  ^   | CTS_2 |           |       |  -0.001 |   -0.060 | 
     | a7_reg[2]/Q      |  v   | a7[2] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34272__9682/A0N |  v   | a7[2] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34272__9682/Y   |  v   | n_732 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a7_reg[2]/D      |  v   | n_732 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin a6_reg[3]/CK 
Endpoint:   a6_reg[3]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[3]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[3]/CK     |  ^   | CTS_2  |           |       |  -0.000 |   -0.060 | 
     | a7_reg[3]/Q      |  v   | a7[3]  | DFFHQX1   | 0.042 |   0.042 |   -0.017 | 
     | g33678__2391/A0N |  v   | a7[3]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.017 | 
     | g33678__2391/Y   |  v   | n_1259 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a6_reg[3]/D      |  v   | n_1259 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 51: MET Hold Check with Pin b5_reg[16]/CK 
Endpoint:   b5_reg[16]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[16]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b6_reg[16]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.060 | 
     | b6_reg[16]/Q     |  v   | b6[16] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34064__2703/A0N |  v   | b6[16] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34064__2703/Y   |  v   | n_940  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b5_reg[16]/D     |  v   | n_940  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 52: MET Hold Check with Pin a2_reg[1]/CK 
Endpoint:   a2_reg[1]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[1]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a3_reg[1]/CK     |  ^   | CTS_3  |           |       |  -0.001 |   -0.060 | 
     | a3_reg[1]/Q      |  v   | a3[1]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33759__1309/A0N |  v   | a3[1]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33759__1309/Y   |  v   | n_1178 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a2_reg[1]/D      |  v   | n_1178 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 53: MET Hold Check with Pin b0_reg[30]/CK 
Endpoint:   b0_reg[30]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[30]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b1_reg[30]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | b1_reg[30]/Q     |  v   | b1[30] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33776__1840/A0N |  v   | b1[30] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33776__1840/Y   |  v   | n_1161 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b0_reg[30]/D     |  v   | n_1161 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 54: MET Hold Check with Pin b2_reg[25]/CK 
Endpoint:   b2_reg[25]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[25]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b3_reg[25]/CK    |  ^   | CTS_8  |           |       |  -0.002 |   -0.061 | 
     | b3_reg[25]/Q     |  v   | b3[25] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33929__1857/A0N |  v   | b3[25] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33929__1857/Y   |  v   | n_1075 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b2_reg[25]/D     |  v   | n_1075 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 55: MET Hold Check with Pin b3_reg[10]/CK 
Endpoint:   b3_reg[10]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[10]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[10]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | b4_reg[10]/Q     |  v   | b4[10] | DFFHQX1   | 0.042 |   0.042 |   -0.018 | 
     | g33953__5795/A0N |  v   | b4[10] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33953__5795/Y   |  v   | n_1051 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b3_reg[10]/D     |  v   | n_1051 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 56: MET Hold Check with Pin a2_reg[10]/CK 
Endpoint:   a2_reg[10]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[10]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a3_reg[10]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | a3_reg[10]/Q     |  v   | a3[10] | DFFHQX1   | 0.042 |   0.042 |   -0.018 | 
     | g33786__2683/A0N |  v   | a3[10] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33786__2683/Y   |  v   | n_1151 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a2_reg[10]/D     |  v   | n_1151 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 57: MET Hold Check with Pin a6_reg[31]/CK 
Endpoint:   a6_reg[31]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[31]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[31]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | a7_reg[31]/Q     |  v   | a7[31] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33721__5019/A0N |  v   | a7[31] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33721__5019/Y   |  v   | n_1216 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a6_reg[31]/D     |  v   | n_1216 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 58: MET Hold Check with Pin b6_reg[11]/CK 
Endpoint:   b6_reg[11]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[11]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[11]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | b7_reg[11]/Q     |  v   | b7[11] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34114__5953/A0N |  v   | b7[11] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34114__5953/Y   |  v   | n_890  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b6_reg[11]/D     |  v   | n_890  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 59: MET Hold Check with Pin a7_reg[31]/CK 
Endpoint:   a7_reg[31]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[31]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[31]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | a7_reg[31]/Q     |  v   | a7[31] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34309__1786/A0N |  v   | a7[31] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34309__1786/Y   |  v   | n_695  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a7_reg[31]/D     |  v   | n_695  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 60: MET Hold Check with Pin a5_reg[30]/CK 
Endpoint:   a5_reg[30]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[30]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a6_reg[30]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | a6_reg[30]/Q     |  v   | a6[30] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33670__3772/A0N |  v   | a6[30] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33670__3772/Y   |  v   | n_1267 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a5_reg[30]/D     |  v   | n_1267 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 61: MET Hold Check with Pin b6_reg[18]/CK 
Endpoint:   b6_reg[18]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[18]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[18]/CK    |  ^   | CTS_6  |           |       |  -0.001 |   -0.061 | 
     | b7_reg[18]/Q     |  v   | b7[18] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34124__5019/A0N |  v   | b7[18] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34124__5019/Y   |  v   | n_880  | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b6_reg[18]/D     |  v   | n_880  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 62: MET Hold Check with Pin b7_reg[5]/CK 
Endpoint:   b7_reg[5]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[5]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b7_reg[5]/CK     |  ^   | CTS_2 |           |       |  -0.001 |   -0.060 | 
     | b7_reg[5]/Q      |  v   | b7[5] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34157__3772/A0N |  v   | b7[5] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34157__3772/Y   |  v   | n_847 | OAI2BB1X1 | 0.020 |   0.061 |    0.001 | 
     | b7_reg[5]/D      |  v   | n_847 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 63: MET Hold Check with Pin a7_reg[17]/CK 
Endpoint:   a7_reg[17]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[17]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[17]/CK    |  ^   | CTS_6  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[17]/Q     |  v   | a7[17] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34291__1840/A0N |  v   | a7[17] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34291__1840/Y   |  v   | n_713  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a7_reg[17]/D     |  v   | n_713  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 64: MET Hold Check with Pin a5_reg[11]/CK 
Endpoint:   a5_reg[11]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[11]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a6_reg[11]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | a6_reg[11]/Q     |  v   | a6[11] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33642__3772/A0N |  v   | a6[11] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33642__3772/Y   |  v   | n_1295 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a5_reg[11]/D     |  v   | n_1295 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 65: MET Hold Check with Pin a7_reg[3]/CK 
Endpoint:   a7_reg[3]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[3]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a7_reg[3]/CK     |  ^   | CTS_2 |           |       |  -0.000 |   -0.060 | 
     | a7_reg[3]/Q      |  v   | a7[3] | DFFHQX1   | 0.042 |   0.042 |   -0.018 | 
     | g34273__2683/A0N |  v   | a7[3] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34273__2683/Y   |  v   | n_731 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a7_reg[3]/D      |  v   | n_731 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 66: MET Hold Check with Pin b2_reg[7]/CK 
Endpoint:   b2_reg[7]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[7]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b3_reg[7]/CK     |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b3_reg[7]/Q      |  v   | b3[7]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33900__5019/A0N |  v   | b3[7]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33900__5019/Y   |  v   | n_1104 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b2_reg[7]/D      |  v   | n_1104 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 67: MET Hold Check with Pin b3_reg[12]/CK 
Endpoint:   b3_reg[12]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[12]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[12]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | b4_reg[12]/Q     |  v   | b4[12] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33956__5019/A0N |  v   | b4[12] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33956__5019/Y   |  v   | n_1048 | OAI2BB1X1 | 0.020 |   0.061 |    0.001 | 
     | b3_reg[12]/D     |  v   | n_1048 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 68: MET Hold Check with Pin a5_reg[26]/CK 
Endpoint:   a5_reg[26]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[26]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a6_reg[26]/CK    |  ^   | CTS_8  |           |       |  -0.002 |   -0.061 | 
     | a6_reg[26]/Q     |  v   | a6[26] | DFFHQX1   | 0.043 |   0.041 |   -0.019 | 
     | g33665__5019/A0N |  v   | a6[26] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33665__5019/Y   |  v   | n_1272 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | a5_reg[26]/D     |  v   | n_1272 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 69: MET Hold Check with Pin a5_reg[16]/CK 
Endpoint:   a5_reg[16]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[16]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a6_reg[16]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | a6_reg[16]/Q     |  v   | a6[16] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33650__2391/A0N |  v   | a6[16] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33650__2391/Y   |  v   | n_1287 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a5_reg[16]/D     |  v   | n_1287 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 70: MET Hold Check with Pin b4_reg[17]/CK 
Endpoint:   b4_reg[17]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[17]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.059
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[17]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b5_reg[17]/Q     |  v   | b5[17] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34012__5019/A0N |  v   | b5[17] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34012__5019/Y   |  v   | n_992  | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b4_reg[17]/D     |  v   | n_992  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 71: MET Hold Check with Pin b2_reg[17]/CK 
Endpoint:   b2_reg[17]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[17]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b3_reg[17]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b3_reg[17]/Q     |  v   | b3[17] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g33916__8757/A0N |  v   | b3[17] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33916__8757/Y   |  v   | n_1088 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b2_reg[17]/D     |  v   | n_1088 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 72: MET Hold Check with Pin b5_reg[21]/CK 
Endpoint:   b5_reg[21]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[21]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b6_reg[21]/CK    |  ^   | CTS_6  |           |       |  -0.002 |   -0.061 | 
     | b6_reg[21]/Q     |  v   | b6[21] | DFFHQX1   | 0.042 |   0.040 |   -0.019 | 
     | g34074__1474/A0N |  v   | b6[21] | OAI2BB1X1 | 0.000 |   0.040 |   -0.019 | 
     | g34074__1474/Y   |  v   | n_930  | OAI2BB1X1 | 0.020 |   0.060 |    0.000 | 
     | b5_reg[21]/D     |  v   | n_930  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 73: MET Hold Check with Pin b2_reg[30]/CK 
Endpoint:   b2_reg[30]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[30]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b3_reg[30]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | b3_reg[30]/Q     |  v   | b3[30] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g33935__4547/A0N |  v   | b3[30] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33935__4547/Y   |  v   | n_1069 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b2_reg[30]/D     |  v   | n_1069 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 74: MET Hold Check with Pin a7_reg[1]/CK 
Endpoint:   a7_reg[1]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[1]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a7_reg[1]/CK     |  ^   | CTS_3 |           |       |  -0.001 |   -0.060 | 
     | a7_reg[1]/Q      |  v   | a7[1] | DFFHQX1   | 0.043 |   0.042 |   -0.017 | 
     | g34271__4547/A0N |  v   | a7[1] | OAI2BB1X1 | 0.000 |   0.042 |   -0.017 | 
     | g34271__4547/Y   |  v   | n_733 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a7_reg[1]/D      |  v   | n_733 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 75: MET Hold Check with Pin a6_reg[4]/CK 
Endpoint:   a6_reg[4]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[4]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[4]/CK     |  ^   | CTS_2  |           |       |  -0.000 |   -0.060 | 
     | a7_reg[4]/Q      |  v   | a7[4]  | DFFHQX1   | 0.043 |   0.042 |   -0.017 | 
     | g33679__7675/A0N |  v   | a7[4]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.017 | 
     | g33679__7675/Y   |  v   | n_1258 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a6_reg[4]/D      |  v   | n_1258 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 76: MET Hold Check with Pin b2_reg[14]/CK 
Endpoint:   b2_reg[14]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[14]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b3_reg[14]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.060 | 
     | b3_reg[14]/Q     |  v   | b3[14] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33912__2900/A0N |  v   | b3[14] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33912__2900/Y   |  v   | n_1092 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b2_reg[14]/D     |  v   | n_1092 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 77: MET Hold Check with Pin b1_reg[11]/CK 
Endpoint:   b1_reg[11]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[11]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b2_reg[11]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | b2_reg[11]/Q     |  v   | b2[11] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33796__5703/A0N |  v   | b2[11] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33796__5703/Y   |  v   | n_1141 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b1_reg[11]/D     |  v   | n_1141 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 78: MET Hold Check with Pin b5_reg[31]/CK 
Endpoint:   b5_reg[31]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[31]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b6_reg[31]/CK    |  ^   | CTS_3  |           |       |  -0.001 |   -0.060 | 
     | b6_reg[31]/Q     |  v   | b6[31] | DFFHQX1   | 0.043 |   0.042 |   -0.017 | 
     | g34093__5795/A0N |  v   | b6[31] | OAI2BB1X1 | 0.000 |   0.042 |   -0.017 | 
     | g34093__5795/Y   |  v   | n_911  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b5_reg[31]/D     |  v   | n_911  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 79: MET Hold Check with Pin a6_reg[27]/CK 
Endpoint:   a6_reg[27]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[27]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[27]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[27]/Q     |  v   | a7[27] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33715__2250/A0N |  v   | a7[27] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33715__2250/Y   |  v   | n_1222 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a6_reg[27]/D     |  v   | n_1222 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 80: MET Hold Check with Pin a4_reg[13]/CK 
Endpoint:   a4_reg[13]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[13]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a5_reg[13]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.060 | 
     | a5_reg[13]/Q     |  v   | a5[13] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34057__1786/A0N |  v   | a5[13] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34057__1786/Y   |  v   | n_947  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a4_reg[13]/D     |  v   | n_947  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 81: MET Hold Check with Pin b3_reg[26]/CK 
Endpoint:   b3_reg[26]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[26]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[26]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | b4_reg[26]/Q     |  v   | b4[26] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33978__2250/A0N |  v   | b4[26] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33978__2250/Y   |  v   | n_1026 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b3_reg[26]/D     |  v   | n_1026 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 82: MET Hold Check with Pin b2_reg[31]/CK 
Endpoint:   b2_reg[31]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[31]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b3_reg[31]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | b3_reg[31]/Q     |  v   | b3[31] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33937__2683/A0N |  v   | b3[31] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33937__2683/Y   |  v   | n_1067 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b2_reg[31]/D     |  v   | n_1067 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 83: MET Hold Check with Pin a3_reg[2]/CK 
Endpoint:   a3_reg[2]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[2]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a4_reg[2]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.060 | 
     | a4_reg[2]/Q      |  v   | a4[2]  | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33922__2250/A0N |  v   | a4[2]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33922__2250/Y   |  v   | n_1082 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a3_reg[2]/D      |  v   | n_1082 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 84: MET Hold Check with Pin a6_reg[29]/CK 
Endpoint:   a6_reg[29]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[29]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[29]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[29]/Q     |  v   | a7[29] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33718__5795/A0N |  v   | a7[29] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33718__5795/Y   |  v   | n_1219 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a6_reg[29]/D     |  v   | n_1219 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 85: MET Hold Check with Pin a7_reg[27]/CK 
Endpoint:   a7_reg[27]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[27]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[27]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[27]/Q     |  v   | a7[27] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34304__2900/A0N |  v   | a7[27] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34304__2900/Y   |  v   | n_700  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a7_reg[27]/D     |  v   | n_700  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 86: MET Hold Check with Pin a7_reg[0]/CK 
Endpoint:   a7_reg[0]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[0]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a7_reg[0]/CK     |  ^   | CTS_5 |           |       |  -0.001 |   -0.060 | 
     | a7_reg[0]/Q      |  v   | a7[0] | DFFHQX1   | 0.043 |   0.042 |   -0.017 | 
     | g34270__1474/A0N |  v   | a7[0] | OAI2BB1X1 | 0.000 |   0.042 |   -0.017 | 
     | g34270__1474/Y   |  v   | n_734 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a7_reg[0]/D      |  v   | n_734 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 87: MET Hold Check with Pin a6_reg[0]/CK 
Endpoint:   a6_reg[0]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[0]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[0]/CK     |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | a7_reg[0]/Q      |  v   | a7[0]  | DFFHQX1   | 0.043 |   0.042 |   -0.017 | 
     | g33674__2683/A0N |  v   | a7[0]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.017 | 
     | g33674__2683/Y   |  v   | n_1263 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a6_reg[0]/D      |  v   | n_1263 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 88: MET Hold Check with Pin a2_reg[11]/CK 
Endpoint:   a2_reg[11]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[11]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a3_reg[11]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | a3_reg[11]/Q     |  v   | a3[11] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33790__2391/A0N |  v   | a3[11] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33790__2391/Y   |  v   | n_1147 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a2_reg[11]/D     |  v   | n_1147 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 89: MET Hold Check with Pin a2_reg[15]/CK 
Endpoint:   a2_reg[15]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[15]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a3_reg[15]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | a3_reg[15]/Q     |  v   | a3[15] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33613__3772/A0N |  v   | a3[15] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33613__3772/Y   |  v   | n_1323 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a2_reg[15]/D     |  v   | n_1323 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 90: MET Hold Check with Pin a0_reg[11]/CK 
Endpoint:   a0_reg[11]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[11]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a1_reg[11]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | a1_reg[11]/Q     |  v   | a1[11] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34103__4547/A0N |  v   | a1[11] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34103__4547/Y   |  v   | n_901  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a0_reg[11]/D     |  v   | n_901  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 91: MET Hold Check with Pin b4_reg[2]/CK 
Endpoint:   b4_reg[2]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[2]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[2]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.061 | 
     | b5_reg[2]/Q      |  v   | b5[2]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33990__1474/A0N |  v   | b5[2]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33990__1474/Y   |  v   | n_1014 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b4_reg[2]/D      |  v   | n_1014 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 92: MET Hold Check with Pin a6_reg[2]/CK 
Endpoint:   a6_reg[2]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[2]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[2]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[2]/Q      |  v   | a7[2]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33676__6877/A0N |  v   | a7[2]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33676__6877/Y   |  v   | n_1261 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a6_reg[2]/D      |  v   | n_1261 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 93: MET Hold Check with Pin b1_reg[1]/CK 
Endpoint:   b1_reg[1]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[1]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b2_reg[1]/CK     |  ^   | CTS_3  |           |       |  -0.001 |   -0.060 | 
     | b2_reg[1]/Q      |  v   | b2[1]  | DFFHQX1   | 0.042 |   0.042 |   -0.018 | 
     | g33780__8780/A0N |  v   | b2[1]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33780__8780/Y   |  v   | n_1157 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b1_reg[1]/D      |  v   | n_1157 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 94: MET Hold Check with Pin b0_reg[14]/CK 
Endpoint:   b0_reg[14]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[14]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b1_reg[14]/CK    |  ^   | CTS_1  |           |       |  -0.001 |   -0.061 | 
     | b1_reg[14]/Q     |  v   | b1[14] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33752__8780/A0N |  v   | b1[14] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33752__8780/Y   |  v   | n_1185 | OAI2BB1X1 | 0.020 |   0.060 |    0.001 | 
     | b0_reg[14]/D     |  v   | n_1185 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 95: MET Hold Check with Pin a0_reg[4]/CK 
Endpoint:   a0_reg[4]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[4]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a1_reg[4]/CK     |  ^   | CTS_2 |           |       |  -0.001 |   -0.060 | 
     | a1_reg[4]/Q      |  v   | a1[4] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34046__1474/A0N |  v   | a1[4] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34046__1474/Y   |  v   | n_958 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a0_reg[4]/D      |  v   | n_958 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 96: MET Hold Check with Pin b4_reg[3]/CK 
Endpoint:   b4_reg[3]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[3]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[3]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.060 | 
     | b5_reg[3]/Q      |  v   | b5[3]  | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33991__4547/A0N |  v   | b5[3]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33991__4547/Y   |  v   | n_1013 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b4_reg[3]/D      |  v   | n_1013 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 97: MET Hold Check with Pin b6_reg[14]/CK 
Endpoint:   b6_reg[14]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[14]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[14]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | b7_reg[14]/Q     |  v   | b7[14] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34118__2250/A0N |  v   | b7[14] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34118__2250/Y   |  v   | n_886  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b6_reg[14]/D     |  v   | n_886  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 98: MET Hold Check with Pin a2_reg[28]/CK 
Endpoint:   a2_reg[28]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[28]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a3_reg[28]/CK    |  ^   | CTS_1  |           |       |  -0.001 |   -0.061 | 
     | a3_reg[28]/Q     |  v   | a3[28] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g33905__3772/A0N |  v   | a3[28] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33905__3772/Y   |  v   | n_1099 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a2_reg[28]/D     |  v   | n_1099 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 99: MET Hold Check with Pin b0_reg[6]/CK 
Endpoint:   b0_reg[6]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[6]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b1_reg[6]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.061 | 
     | b1_reg[6]/Q      |  v   | b1[6]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33741__7114/A0N |  v   | b1[6]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33741__7114/Y   |  v   | n_1196 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b0_reg[6]/D      |  v   | n_1196 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 100: MET Hold Check with Pin b4_reg[15]/CK 
Endpoint:   b4_reg[15]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[15]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[15]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | b5_reg[15]/Q     |  v   | b5[15] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34009__5795/A0N |  v   | b5[15] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34009__5795/Y   |  v   | n_995  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b4_reg[15]/D     |  v   | n_995  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 101: MET Hold Check with Pin b2_reg[16]/CK 
Endpoint:   b2_reg[16]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[16]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b3_reg[16]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b3_reg[16]/Q     |  v   | b3[16] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33914__7675/A0N |  v   | b3[16] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33914__7675/Y   |  v   | n_1090 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b2_reg[16]/D     |  v   | n_1090 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 102: MET Hold Check with Pin b3_reg[8]/CK 
Endpoint:   b3_reg[8]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[8]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[8]/CK     |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b4_reg[8]/Q      |  v   | b4[8]  | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33951__6083/A0N |  v   | b4[8]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33951__6083/Y   |  v   | n_1053 | OAI2BB1X1 | 0.020 |   0.060 |    0.001 | 
     | b3_reg[8]/D      |  v   | n_1053 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 103: MET Hold Check with Pin a2_reg[24]/CK 
Endpoint:   a2_reg[24]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[24]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a3_reg[24]/CK    |  ^   | CTS_9  |           |       |  -0.001 |   -0.061 | 
     | a3_reg[24]/Q     |  v   | a3[24] | DFFHQX1   | 0.042 |   0.040 |   -0.019 | 
     | g33901__1857/A0N |  v   | a3[24] | OAI2BB1X1 | 0.000 |   0.040 |   -0.019 | 
     | g33901__1857/Y   |  v   | n_1103 | OAI2BB1X1 | 0.020 |   0.060 |    0.000 | 
     | a2_reg[24]/D     |  v   | n_1103 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 104: MET Hold Check with Pin b3_reg[31]/CK 
Endpoint:   b3_reg[31]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[31]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[31]/CK    |  ^   | CTS_3  |           |       |  -0.001 |   -0.060 | 
     | b4_reg[31]/Q     |  v   | b4[31] | DFFHQX1   | 0.042 |   0.042 |   -0.018 | 
     | g33986__9906/A0N |  v   | b4[31] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33986__9906/Y   |  v   | n_1018 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b3_reg[31]/D     |  v   | n_1018 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 105: MET Hold Check with Pin b3_reg[29]/CK 
Endpoint:   b3_reg[29]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[29]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[29]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b4_reg[29]/Q     |  v   | b4[29] | DFFHQX1   | 0.043 |   0.041 |   -0.019 | 
     | g33983__1840/A0N |  v   | b4[29] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33983__1840/Y   |  v   | n_1021 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b3_reg[29]/D     |  v   | n_1021 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 106: MET Hold Check with Pin b5_reg[8]/CK 
Endpoint:   b5_reg[8]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[8]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b6_reg[8]/CK     |  ^   | CTS_4 |           |       |  -0.001 |   -0.061 | 
     | b6_reg[8]/Q      |  v   | b6[8] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34051__6877/A0N |  v   | b6[8] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34051__6877/Y   |  v   | n_953 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b5_reg[8]/D      |  v   | n_953 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 107: MET Hold Check with Pin b4_reg[20]/CK 
Endpoint:   b4_reg[20]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[20]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[20]/CK    |  ^   | CTS_6  |           |       |  -0.001 |   -0.061 | 
     | b5_reg[20]/Q     |  v   | b5[20] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g34017__3772/A0N |  v   | b5[20] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34017__3772/Y   |  v   | n_987  | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b4_reg[20]/D     |  v   | n_987  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 108: MET Hold Check with Pin a6_reg[1]/CK 
Endpoint:   a6_reg[1]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[1]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[1]/CK     |  ^   | CTS_3  |           |       |  -0.001 |   -0.060 | 
     | a7_reg[1]/Q      |  v   | a7[1]  | DFFHQX1   | 0.043 |   0.042 |   -0.017 | 
     | g33675__1309/A0N |  v   | a7[1]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.017 | 
     | g33675__1309/Y   |  v   | n_1262 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a6_reg[1]/D      |  v   | n_1262 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 109: MET Hold Check with Pin b5_reg[28]/CK 
Endpoint:   b5_reg[28]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[28]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b6_reg[28]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b6_reg[28]/Q     |  v   | b6[28] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g34087__5703/A0N |  v   | b6[28] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34087__5703/Y   |  v   | n_917  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b5_reg[28]/D     |  v   | n_917  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 110: MET Hold Check with Pin a7_reg[30]/CK 
Endpoint:   a7_reg[30]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[30]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[30]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | a7_reg[30]/Q     |  v   | a7[30] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34308__8757/A0N |  v   | a7[30] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34308__8757/Y   |  v   | n_696  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a7_reg[30]/D     |  v   | n_696  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 111: MET Hold Check with Pin a7_reg[15]/CK 
Endpoint:   a7_reg[15]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[15]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[15]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[15]/Q     |  v   | a7[15] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34288__2703/A0N |  v   | a7[15] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34288__2703/Y   |  v   | n_716  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a7_reg[15]/D     |  v   | n_716  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 112: MET Hold Check with Pin b5_reg[30]/CK 
Endpoint:   b5_reg[30]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[30]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b6_reg[30]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | b6_reg[30]/Q     |  v   | b6[30] | DFFHQX1   | 0.042 |   0.042 |   -0.018 | 
     | g34090__2250/A0N |  v   | b6[30] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34090__2250/Y   |  v   | n_914  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b5_reg[30]/D     |  v   | n_914  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 113: MET Hold Check with Pin a2_reg[16]/CK 
Endpoint:   a2_reg[16]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[16]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a3_reg[16]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | a3_reg[16]/Q     |  v   | a3[16] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33870__7344/A0N |  v   | a3[16] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33870__7344/Y   |  v   | n_1134 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a2_reg[16]/D     |  v   | n_1134 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 114: MET Hold Check with Pin b7_reg[18]/CK 
Endpoint:   b7_reg[18]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[18]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[18]/CK    |  ^   | CTS_6  |           |       |  -0.001 |   -0.061 | 
     | b7_reg[18]/Q     |  v   | b7[18] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34177__5795/A0N |  v   | b7[18] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34177__5795/Y   |  v   | n_827  | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b7_reg[18]/D     |  v   | n_827  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 115: MET Hold Check with Pin a1_reg[11]/CK 
Endpoint:   a1_reg[11]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[11]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a2_reg[11]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | a2_reg[11]/Q     |  v   | a2[11] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33712__5703/A0N |  v   | a2[11] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33712__5703/Y   |  v   | n_1225 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a1_reg[11]/D     |  v   | n_1225 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 116: MET Hold Check with Pin b3_reg[17]/CK 
Endpoint:   b3_reg[17]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[17]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[17]/CK    |  ^   | CTS_6  |           |       |  -0.001 |   -0.061 | 
     | b4_reg[17]/Q     |  v   | b4[17] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g33964__9682/A0N |  v   | b4[17] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33964__9682/Y   |  v   | n_1040 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b3_reg[17]/D     |  v   | n_1040 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 117: MET Hold Check with Pin b4_reg[24]/CK 
Endpoint:   b4_reg[24]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[24]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[24]/CK    |  ^   | CTS_8  |           |       |  -0.002 |   -0.061 | 
     | b5_reg[24]/Q     |  v   | b5[24] | DFFHQX1   | 0.042 |   0.040 |   -0.019 | 
     | g34024__2900/A0N |  v   | b5[24] | OAI2BB1X1 | 0.000 |   0.040 |   -0.019 | 
     | g34024__2900/Y   |  v   | n_980  | OAI2BB1X1 | 0.020 |   0.060 |    0.000 | 
     | b4_reg[24]/D     |  v   | n_980  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 118: MET Hold Check with Pin a5_reg[5]/CK 
Endpoint:   a5_reg[5]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[5]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a6_reg[5]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.060 | 
     | a6_reg[5]/Q      |  v   | a6[5]  | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33627__5953/A0N |  v   | a6[5]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33627__5953/Y   |  v   | n_1310 | OAI2BB1X1 | 0.020 |   0.061 |    0.001 | 
     | a5_reg[5]/D      |  v   | n_1310 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 119: MET Hold Check with Pin b3_reg[9]/CK 
Endpoint:   b3_reg[9]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[9]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[9]/CK     |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | b4_reg[9]/Q      |  v   | b4[9]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33952__2703/A0N |  v   | b4[9]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33952__2703/Y   |  v   | n_1052 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b3_reg[9]/D      |  v   | n_1052 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 120: MET Hold Check with Pin a1_reg[27]/CK 
Endpoint:   a1_reg[27]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[27]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a2_reg[27]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | a2_reg[27]/Q     |  v   | a2[27] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33740__5703/A0N |  v   | a2[27] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33740__5703/Y   |  v   | n_1197 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a1_reg[27]/D     |  v   | n_1197 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 121: MET Hold Check with Pin a5_reg[27]/CK 
Endpoint:   a5_reg[27]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[27]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a6_reg[27]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | a6_reg[27]/Q     |  v   | a6[27] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33666__1857/A0N |  v   | a6[27] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33666__1857/Y   |  v   | n_1271 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a5_reg[27]/D     |  v   | n_1271 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 122: MET Hold Check with Pin a4_reg[7]/CK 
Endpoint:   a4_reg[7]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[7]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a5_reg[7]/CK     |  ^   | CTS_4 |           |       |  -0.001 |   -0.061 | 
     | a5_reg[7]/Q      |  v   | a5[7] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34033__5266/A0N |  v   | a5[7] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34033__5266/Y   |  v   | n_971 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a4_reg[7]/D      |  v   | n_971 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 123: MET Hold Check with Pin a0_reg[6]/CK 
Endpoint:   a0_reg[6]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[6]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a1_reg[6]/CK     |  ^   | CTS_2 |           |       |  -0.002 |   -0.061 | 
     | a1_reg[6]/Q      |  v   | a1[6] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34071__8780/A0N |  v   | a1[6] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34071__8780/Y   |  v   | n_933 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a0_reg[6]/D      |  v   | n_933 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 124: MET Hold Check with Pin b7_reg[30]/CK 
Endpoint:   b7_reg[30]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[30]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[30]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.060 | 
     | b7_reg[30]/Q     |  v   | b7[30] | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g34194__7675/A0N |  v   | b7[30] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34194__7675/Y   |  v   | n_810  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b7_reg[30]/D     |  v   | n_810  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 125: MET Hold Check with Pin a3_reg[27]/CK 
Endpoint:   a3_reg[27]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[27]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a4_reg[27]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | a4_reg[27]/Q     |  v   | a4[27] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g33996__2900/A0N |  v   | a4[27] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33996__2900/Y   |  v   | n_1008 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a3_reg[27]/D     |  v   | n_1008 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 126: MET Hold Check with Pin b2_reg[23]/CK 
Endpoint:   b2_reg[23]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[23]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b3_reg[23]/CK    |  ^   | CTS_9  |           |       |  -0.002 |   -0.061 | 
     | b3_reg[23]/Q     |  v   | b3[23] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33926__7344/A0N |  v   | b3[23] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33926__7344/Y   |  v   | n_1078 | OAI2BB1X1 | 0.020 |   0.060 |    0.000 | 
     | b2_reg[23]/D     |  v   | n_1078 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 127: MET Hold Check with Pin b5_reg[12]/CK 
Endpoint:   b5_reg[12]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[12]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b6_reg[12]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | b6_reg[12]/Q     |  v   | b6[12] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34059__5703/A0N |  v   | b6[12] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34059__5703/Y   |  v   | n_945  | OAI2BB1X1 | 0.020 |   0.060 |    0.001 | 
     | b5_reg[12]/D     |  v   | n_945  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 128: MET Hold Check with Pin b1_reg[30]/CK 
Endpoint:   b1_reg[30]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[30]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b2_reg[30]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | b2_reg[30]/Q     |  v   | b2[30] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33888__8757/A0N |  v   | b2[30] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33888__8757/Y   |  v   | n_1116 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b1_reg[30]/D     |  v   | n_1116 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 129: MET Hold Check with Pin a1_reg[30]/CK 
Endpoint:   a1_reg[30]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[30]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a2_reg[30]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | a2_reg[30]/Q     |  v   | a2[30] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33750__1857/A0N |  v   | a2[30] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33750__1857/Y   |  v   | n_1187 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a1_reg[30]/D     |  v   | n_1187 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 130: MET Hold Check with Pin a4_reg[4]/CK 
Endpoint:   a4_reg[4]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[4]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a5_reg[4]/CK     |  ^   | CTS_2 |           |       |  -0.000 |   -0.060 | 
     | a5_reg[4]/Q      |  v   | a5[4] | DFFHQX1   | 0.042 |   0.042 |   -0.018 | 
     | g34023__6877/A0N |  v   | a5[4] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34023__6877/Y   |  v   | n_981 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a4_reg[4]/D      |  v   | n_981 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 131: MET Hold Check with Pin b5_reg[7]/CK 
Endpoint:   b5_reg[7]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[7]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b6_reg[7]/CK     |  ^   | CTS_4 |           |       |  -0.001 |   -0.061 | 
     | b6_reg[7]/Q      |  v   | b6[7] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34049__2683/A0N |  v   | b6[7] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34049__2683/Y   |  v   | n_955 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b5_reg[7]/D      |  v   | n_955 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 132: MET Hold Check with Pin a6_reg[19]/CK 
Endpoint:   a6_reg[19]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[19]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[19]/CK    |  ^   | CTS_6  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[19]/Q     |  v   | a7[19] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g33702__2683/A0N |  v   | a7[19] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33702__2683/Y   |  v   | n_1235 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a6_reg[19]/D     |  v   | n_1235 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 133: MET Hold Check with Pin a7_reg[6]/CK 
Endpoint:   a7_reg[6]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[6]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a7_reg[6]/CK     |  ^   | CTS_2 |           |       |  -0.001 |   -0.061 | 
     | a7_reg[6]/Q      |  v   | a7[6] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34278__7675/A0N |  v   | a7[6] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34278__7675/Y   |  v   | n_726 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a7_reg[6]/D      |  v   | n_726 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 134: MET Hold Check with Pin b0_reg[28]/CK 
Endpoint:   b0_reg[28]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[28]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b1_reg[28]/CK    |  ^   | CTS_1  |           |       |  -0.001 |   -0.061 | 
     | b1_reg[28]/Q     |  v   | b1[28] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33773__2703/A0N |  v   | b1[28] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33773__2703/Y   |  v   | n_1164 | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b0_reg[28]/D     |  v   | n_1164 | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 135: MET Hold Check with Pin a4_reg[24]/CK 
Endpoint:   a4_reg[24]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[24]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a5_reg[24]/CK    |  ^   | CTS_8  |           |       |  -0.002 |   -0.061 | 
     | a5_reg[24]/Q     |  v   | a5[24] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34096__5019/A0N |  v   | a5[24] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34096__5019/Y   |  v   | n_908  | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | a4_reg[24]/D     |  v   | n_908  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 136: MET Hold Check with Pin b1_reg[6]/CK 
Endpoint:   b1_reg[6]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[6]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b2_reg[6]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.061 | 
     | b2_reg[6]/Q      |  v   | b2[6]  | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33788__6877/A0N |  v   | b2[6]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33788__6877/Y   |  v   | n_1149 | OAI2BB1X1 | 0.020 |   0.061 |    0.001 | 
     | b1_reg[6]/D      |  v   | n_1149 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 137: MET Hold Check with Pin b4_reg[1]/CK 
Endpoint:   b4_reg[1]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[1]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[1]/CK     |  ^   | CTS_3  |           |       |  -0.001 |   -0.061 | 
     | b5_reg[1]/Q      |  v   | b5[1]  | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33988__4296/A0N |  v   | b5[1]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33988__4296/Y   |  v   | n_1016 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b4_reg[1]/D      |  v   | n_1016 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 138: MET Hold Check with Pin a1_reg[4]/CK 
Endpoint:   a1_reg[4]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[4]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a2_reg[4]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.060 | 
     | a2_reg[4]/Q      |  v   | a2[4]  | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33689__2703/A0N |  v   | a2[4]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33689__2703/Y   |  v   | n_1248 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a1_reg[4]/D      |  v   | n_1248 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 139: MET Hold Check with Pin a3_reg[29]/CK 
Endpoint:   a3_reg[29]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[29]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a4_reg[29]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | a4_reg[29]/Q     |  v   | a4[29] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34004__7114/A0N |  v   | a4[29] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34004__7114/Y   |  v   | n_1000 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | a3_reg[29]/D     |  v   | n_1000 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 140: MET Hold Check with Pin b6_reg[6]/CK 
Endpoint:   b6_reg[6]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[6]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b7_reg[6]/CK     |  ^   | CTS_2 |           |       |  -0.001 |   -0.061 | 
     | b7_reg[6]/Q      |  v   | b7[6] | DFFHQX1   | 0.042 |   0.040 |   -0.020 | 
     | g34104__9682/A0N |  v   | b7[6] | OAI2BB1X1 | 0.000 |   0.040 |   -0.020 | 
     | g34104__9682/Y   |  v   | n_900 | OAI2BB1X1 | 0.020 |   0.060 |    0.000 | 
     | b6_reg[6]/D      |  v   | n_900 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +--------------------------------------------------------------------------+ 
Path 141: MET Hold Check with Pin b5_reg[11]/CK 
Endpoint:   b5_reg[11]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[11]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b6_reg[11]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | b6_reg[11]/Q     |  v   | b6[11] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34058__5953/A0N |  v   | b6[11] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34058__5953/Y   |  v   | n_946  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b5_reg[11]/D     |  v   | n_946  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 142: MET Hold Check with Pin b7_reg[28]/CK 
Endpoint:   b7_reg[28]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[28]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[28]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b7_reg[28]/Q     |  v   | b7[28] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34190__1309/A0N |  v   | b7[28] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34190__1309/Y   |  v   | n_814  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b7_reg[28]/D     |  v   | n_814  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 143: MET Hold Check with Pin b6_reg[22]/CK 
Endpoint:   b6_reg[22]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[22]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[22]/CK    |  ^   | CTS_6  |           |       |  -0.002 |   -0.061 | 
     | b7_reg[22]/Q     |  v   | b7[22] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33620__6877/A0N |  v   | b7[22] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33620__6877/Y   |  v   | n_1317 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b6_reg[22]/D     |  v   | n_1317 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 144: MET Hold Check with Pin b6_reg[0]/CK 
Endpoint:   b6_reg[0]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[0]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b7_reg[0]/CK     |  ^   | CTS_5 |           |       |  -0.001 |   -0.061 | 
     | b7_reg[0]/Q      |  v   | b7[0] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34094__7344/A0N |  v   | b7[0] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34094__7344/Y   |  v   | n_910 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b6_reg[0]/D      |  v   | n_910 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 145: MET Hold Check with Pin b0_reg[17]/CK 
Endpoint:   b0_reg[17]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[17]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b1_reg[17]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b1_reg[17]/Q     |  v   | b1[17] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33756__4547/A0N |  v   | b1[17] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33756__4547/Y   |  v   | n_1181 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b0_reg[17]/D     |  v   | n_1181 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 146: MET Hold Check with Pin b6_reg[12]/CK 
Endpoint:   b6_reg[12]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[12]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[12]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | b7_reg[12]/Q     |  v   | b7[12] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34115__5703/A0N |  v   | b7[12] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34115__5703/Y   |  v   | n_889  | OAI2BB1X1 | 0.020 |   0.060 |    0.001 | 
     | b6_reg[12]/D     |  v   | n_889  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 147: MET Hold Check with Pin b1_reg[31]/CK 
Endpoint:   b1_reg[31]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[31]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b2_reg[31]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | b2_reg[31]/Q     |  v   | b2[31] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33890__5953/A0N |  v   | b2[31] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33890__5953/Y   |  v   | n_1114 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b1_reg[31]/D     |  v   | n_1114 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 148: MET Hold Check with Pin a1_reg[15]/CK 
Endpoint:   a1_reg[15]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[15]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a2_reg[15]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | a2_reg[15]/Q     |  v   | a2[15] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g33722__1857/A0N |  v   | a2[15] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33722__1857/Y   |  v   | n_1215 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a1_reg[15]/D     |  v   | n_1215 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 149: MET Hold Check with Pin b7_reg[0]/CK 
Endpoint:   b7_reg[0]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[0]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b7_reg[0]/CK     |  ^   | CTS_5 |           |       |  -0.001 |   -0.061 | 
     | b7_reg[0]/Q      |  v   | b7[0] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34150__7344/A0N |  v   | b7[0] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34150__7344/Y   |  v   | n_854 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b7_reg[0]/D      |  v   | n_854 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 150: MET Hold Check with Pin a0_reg[31]/CK 
Endpoint:   a0_reg[31]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[31]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a1_reg[31]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | a1_reg[31]/Q     |  v   | a1[31] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33677__2900/A0N |  v   | a1[31] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33677__2900/Y   |  v   | n_1260 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a0_reg[31]/D     |  v   | n_1260 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 151: MET Hold Check with Pin b0_reg[18]/CK 
Endpoint:   b0_reg[18]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[18]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b1_reg[18]/CK    |  ^   | CTS_6  |           |       |  -0.001 |   -0.061 | 
     | b1_reg[18]/Q     |  v   | b1[18] | DFFHQX1   | 0.043 |   0.041 |   -0.019 | 
     | g33757__9682/A0N |  v   | b1[18] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33757__9682/Y   |  v   | n_1180 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b0_reg[18]/D     |  v   | n_1180 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 152: MET Hold Check with Pin b2_reg[8]/CK 
Endpoint:   b2_reg[8]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[8]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b3_reg[8]/CK     |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b3_reg[8]/Q      |  v   | b3[8]  | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33903__8780/A0N |  v   | b3[8]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33903__8780/Y   |  v   | n_1101 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b2_reg[8]/D      |  v   | n_1101 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 153: MET Hold Check with Pin b3_reg[3]/CK 
Endpoint:   b3_reg[3]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[3]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[3]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.060 | 
     | b4_reg[3]/Q      |  v   | b4[3]  | DFFHQX1   | 0.043 |   0.042 |   -0.017 | 
     | g33944__8757/A0N |  v   | b4[3]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.017 | 
     | g33944__8757/Y   |  v   | n_1060 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b3_reg[3]/D      |  v   | n_1060 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 154: MET Hold Check with Pin b5_reg[5]/CK 
Endpoint:   b5_reg[5]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[5]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b6_reg[5]/CK     |  ^   | CTS_2 |           |       |  -0.001 |   -0.061 | 
     | b6_reg[5]/Q      |  v   | b6[5] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34045__3772/A0N |  v   | b6[5] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34045__3772/Y   |  v   | n_959 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b5_reg[5]/D      |  v   | n_959 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 155: MET Hold Check with Pin a7_reg[19]/CK 
Endpoint:   a7_reg[19]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[19]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[19]/CK    |  ^   | CTS_6  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[19]/Q     |  v   | a7[19] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g34294__9906/A0N |  v   | a7[19] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34294__9906/Y   |  v   | n_710  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | a7_reg[19]/D     |  v   | n_710  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 156: MET Hold Check with Pin a7_reg[24]/CK 
Endpoint:   a7_reg[24]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[24]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[24]/CK    |  ^   | CTS_8  |           |       |  -0.002 |   -0.061 | 
     | a7_reg[24]/Q     |  v   | a7[24] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34301__2683/A0N |  v   | a7[24] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34301__2683/Y   |  v   | n_703  | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | a7_reg[24]/D     |  v   | n_703  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 157: MET Hold Check with Pin b7_reg[17]/CK 
Endpoint:   b7_reg[17]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[17]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[17]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b7_reg[17]/Q     |  v   | b7[17] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g34175__6083/A0N |  v   | b7[17] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34175__6083/Y   |  v   | n_829  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b7_reg[17]/D     |  v   | n_829  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 158: MET Hold Check with Pin a5_reg[0]/CK 
Endpoint:   a5_reg[0]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[0]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a6_reg[0]/CK     |  ^   | CTS_5 |           |       |  -0.001 |   -0.061 | 
     | a6_reg[0]/Q      |  v   | a6[0] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34125__1857/A0N |  v   | a6[0] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34125__1857/Y   |  v   | n_879 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a5_reg[0]/D      |  v   | n_879 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 159: MET Hold Check with Pin a1_reg[23]/CK 
Endpoint:   a1_reg[23]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[23]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a2_reg[23]/CK    |  ^   | CTS_9  |           |       |  -0.001 |   -0.061 | 
     | a2_reg[23]/Q     |  v   | a2[23] | DFFHQX1   | 0.043 |   0.041 |   -0.019 | 
     | g33728__4547/A0N |  v   | a2[23] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33728__4547/Y   |  v   | n_1209 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | a1_reg[23]/D     |  v   | n_1209 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 160: MET Hold Check with Pin a2_reg[5]/CK 
Endpoint:   a2_reg[5]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[5]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a3_reg[5]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.060 | 
     | a3_reg[5]/Q      |  v   | a3[5]  | DFFHQX1   | 0.042 |   0.041 |   -0.018 | 
     | g33771__2250/A0N |  v   | a3[5]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g33771__2250/Y   |  v   | n_1166 | OAI2BB1X1 | 0.020 |   0.061 |    0.001 | 
     | a2_reg[5]/D      |  v   | n_1166 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 161: MET Hold Check with Pin a5_reg[1]/CK 
Endpoint:   a5_reg[1]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[1]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a6_reg[1]/CK     |  ^   | CTS_3 |           |       |  -0.001 |   -0.061 | 
     | a6_reg[1]/Q      |  v   | a6[1] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34126__9906/A0N |  v   | a6[1] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34126__9906/Y   |  v   | n_878 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a5_reg[1]/D      |  v   | n_878 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 162: MET Hold Check with Pin a3_reg[16]/CK 
Endpoint:   a3_reg[16]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[16]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a4_reg[16]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | a4_reg[16]/Q     |  v   | a4[16] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33966__1309/A0N |  v   | a4[16] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33966__1309/Y   |  v   | n_1038 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a3_reg[16]/D     |  v   | n_1038 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 163: MET Hold Check with Pin a6_reg[14]/CK 
Endpoint:   a6_reg[14]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[14]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[14]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[14]/Q     |  v   | a7[14] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33695__9906/A0N |  v   | a7[14] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33695__9906/Y   |  v   | n_1242 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a6_reg[14]/D     |  v   | n_1242 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 164: MET Hold Check with Pin b1_reg[2]/CK 
Endpoint:   b1_reg[2]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[2]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b2_reg[2]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.061 | 
     | b2_reg[2]/Q      |  v   | b2[2]  | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33782__3772/A0N |  v   | b2[2]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33782__3772/Y   |  v   | n_1155 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b1_reg[2]/D      |  v   | n_1155 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 165: MET Hold Check with Pin a7_reg[10]/CK 
Endpoint:   a7_reg[10]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[10]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[10]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[10]/Q     |  v   | a7[10] | DFFHQX1   | 0.042 |   0.042 |   -0.018 | 
     | g34282__5953/A0N |  v   | a7[10] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34282__5953/Y   |  v   | n_722  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a7_reg[10]/D     |  v   | n_722  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 166: MET Hold Check with Pin b1_reg[0]/CK 
Endpoint:   b1_reg[0]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[0]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b2_reg[0]/CK     |  ^   | CTS_3  |           |       |  -0.001 |   -0.061 | 
     | b2_reg[0]/Q      |  v   | b2[0]  | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33779__9906/A0N |  v   | b2[0]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33779__9906/Y   |  v   | n_1158 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b1_reg[0]/D      |  v   | n_1158 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 167: MET Hold Check with Pin a6_reg[5]/CK 
Endpoint:   a6_reg[5]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[5]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[5]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.060 | 
     | a7_reg[5]/Q      |  v   | a7[5]  | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33681__8757/A0N |  v   | a7[5]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33681__8757/Y   |  v   | n_1256 | OAI2BB1X1 | 0.020 |   0.061 |    0.001 | 
     | a6_reg[5]/D      |  v   | n_1256 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 168: MET Hold Check with Pin b3_reg[24]/CK 
Endpoint:   b3_reg[24]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[24]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[24]/CK    |  ^   | CTS_8  |           |       |  -0.002 |   -0.061 | 
     | b4_reg[24]/Q     |  v   | b4[24] | DFFHQX1   | 0.043 |   0.041 |   -0.019 | 
     | g33975__5703/A0N |  v   | b4[24] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33975__5703/Y   |  v   | n_1029 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | b3_reg[24]/D     |  v   | n_1029 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 169: MET Hold Check with Pin b1_reg[28]/CK 
Endpoint:   b1_reg[28]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[28]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b2_reg[28]/CK    |  ^   | CTS_1  |           |       |  -0.001 |   -0.061 | 
     | b2_reg[28]/Q     |  v   | b2[28] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33885__2391/A0N |  v   | b2[28] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33885__2391/Y   |  v   | n_1119 | OAI2BB1X1 | 0.020 |   0.060 |    0.000 | 
     | b1_reg[28]/D     |  v   | n_1119 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 170: MET Hold Check with Pin b3_reg[28]/CK 
Endpoint:   b3_reg[28]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[28]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[28]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b4_reg[28]/Q     |  v   | b4[28] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33981__5795/A0N |  v   | b4[28] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33981__5795/Y   |  v   | n_1023 | OAI2BB1X1 | 0.020 |   0.060 |    0.000 | 
     | b3_reg[28]/D     |  v   | n_1023 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 171: MET Hold Check with Pin a7_reg[22]/CK 
Endpoint:   a7_reg[22]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[22]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[22]/CK    |  ^   | CTS_6  |           |       |  -0.002 |   -0.062 | 
     | a7_reg[22]/Q     |  v   | a7[22] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34297__3772/A0N |  v   | a7[22] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34297__3772/Y   |  v   | n_707  | OAI2BB1X1 | 0.020 |   0.060 |    0.000 | 
     | a7_reg[22]/D     |  v   | n_707  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 172: MET Hold Check with Pin a6_reg[25]/CK 
Endpoint:   a6_reg[25]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[25]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[25]/CK    |  ^   | CTS_8  |           |       |  -0.002 |   -0.061 | 
     | a7_reg[25]/Q     |  v   | a7[25] | DFFHQX1   | 0.043 |   0.041 |   -0.019 | 
     | g33711__5953/A0N |  v   | a7[25] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33711__5953/Y   |  v   | n_1226 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | a6_reg[25]/D     |  v   | n_1226 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 173: MET Hold Check with Pin a4_reg[16]/CK 
Endpoint:   a4_reg[16]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[16]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a5_reg[16]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | a5_reg[16]/Q     |  v   | a5[16] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34068__5019/A0N |  v   | a5[16] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34068__5019/Y   |  v   | n_936  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a4_reg[16]/D     |  v   | n_936  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 174: MET Hold Check with Pin b4_reg[13]/CK 
Endpoint:   b4_reg[13]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[13]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[13]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | b5_reg[13]/Q     |  v   | b5[13] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34007__6083/A0N |  v   | b5[13] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34007__6083/Y   |  v   | n_997  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b4_reg[13]/D     |  v   | n_997  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 175: MET Hold Check with Pin a5_reg[13]/CK 
Endpoint:   a5_reg[13]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[13]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a6_reg[13]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | a6_reg[13]/Q     |  v   | a6[13] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33646__2683/A0N |  v   | a6[13] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33646__2683/Y   |  v   | n_1291 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a5_reg[13]/D     |  v   | n_1291 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 176: MET Hold Check with Pin a4_reg[21]/CK 
Endpoint:   a4_reg[21]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[21]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a5_reg[21]/CK    |  ^   | CTS_6  |           |       |  -0.001 |   -0.061 | 
     | a5_reg[21]/Q     |  v   | a5[21] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34085__1786/A0N |  v   | a5[21] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34085__1786/Y   |  v   | n_919  | OAI2BB1X1 | 0.020 |   0.060 |    0.000 | 
     | a4_reg[21]/D     |  v   | n_919  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 177: MET Hold Check with Pin b5_reg[0]/CK 
Endpoint:   b5_reg[0]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[0]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b6_reg[0]/CK     |  ^   | CTS_3 |           |       |  -0.001 |   -0.061 | 
     | b6_reg[0]/Q      |  v   | b6[0] | DFFHQX1   | 0.043 |   0.043 |   -0.017 | 
     | g34035__6083/A0N |  v   | b6[0] | OAI2BB1X1 | 0.000 |   0.043 |   -0.017 | 
     | g34035__6083/Y   |  v   | n_969 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b5_reg[0]/D      |  v   | n_969 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 178: MET Hold Check with Pin b0_reg[22]/CK 
Endpoint:   b0_reg[22]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[22]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b1_reg[22]/CK    |  ^   | CTS_6  |           |       |  -0.002 |   -0.062 | 
     | b1_reg[22]/Q     |  v   | b1[22] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33764__7118/A0N |  v   | b1[22] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33764__7118/Y   |  v   | n_1173 | OAI2BB1X1 | 0.020 |   0.060 |    0.000 | 
     | b0_reg[22]/D     |  v   | n_1173 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 179: MET Hold Check with Pin b3_reg[30]/CK 
Endpoint:   b3_reg[30]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[30]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b4_reg[30]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | b4_reg[30]/Q     |  v   | b4[30] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33984__5019/A0N |  v   | b4[30] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33984__5019/Y   |  v   | n_1020 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b3_reg[30]/D     |  v   | n_1020 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 180: MET Hold Check with Pin a2_reg[2]/CK 
Endpoint:   a2_reg[2]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[2]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a3_reg[2]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.061 | 
     | a3_reg[2]/Q      |  v   | a3[2]  | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33763__7675/A0N |  v   | a3[2]  | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33763__7675/Y   |  v   | n_1174 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a2_reg[2]/D      |  v   | n_1174 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 181: MET Hold Check with Pin b6_reg[17]/CK 
Endpoint:   b6_reg[17]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[17]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[17]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b7_reg[17]/Q     |  v   | b7[17] | DFFHQX1   | 0.043 |   0.041 |   -0.018 | 
     | g34123__1840/A0N |  v   | b7[17] | OAI2BB1X1 | 0.000 |   0.041 |   -0.018 | 
     | g34123__1840/Y   |  v   | n_881  | OAI2BB1X1 | 0.019 |   0.060 |    0.001 | 
     | b6_reg[17]/D     |  v   | n_881  | DFFHQX1   | 0.000 |   0.060 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 182: MET Hold Check with Pin b4_reg[5]/CK 
Endpoint:   b4_reg[5]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[5]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[5]/CK     |  ^   | CTS_2  |           |       |  -0.001 |   -0.061 | 
     | b5_reg[5]/Q      |  v   | b5[5]  | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33995__6877/A0N |  v   | b5[5]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33995__6877/Y   |  v   | n_1009 | OAI2BB1X1 | 0.020 |   0.061 |    0.001 | 
     | b4_reg[5]/D      |  v   | n_1009 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 183: MET Hold Check with Pin a4_reg[29]/CK 
Endpoint:   a4_reg[29]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[29]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a5_reg[29]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | a5_reg[29]/Q     |  v   | a5[29] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34113__1786/A0N |  v   | a5[29] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34113__1786/Y   |  v   | n_891  | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | a4_reg[29]/D     |  v   | n_891  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 184: MET Hold Check with Pin b4_reg[31]/CK 
Endpoint:   b4_reg[31]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[31]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b5_reg[31]/CK    |  ^   | CTS_3  |           |       |  -0.001 |   -0.061 | 
     | b5_reg[31]/Q     |  v   | b5[31] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34034__2250/A0N |  v   | b5[31] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34034__2250/Y   |  v   | n_970  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b4_reg[31]/D     |  v   | n_970  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 185: MET Hold Check with Pin b0_reg[16]/CK 
Endpoint:   b0_reg[16]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[16]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b1_reg[16]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b1_reg[16]/Q     |  v   | b1[16] | DFFHQX1   | 0.043 |   0.041 |   -0.019 | 
     | g33754__3772/A0N |  v   | b1[16] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33754__3772/Y   |  v   | n_1183 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b0_reg[16]/D     |  v   | n_1183 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 186: MET Hold Check with Pin a7_reg[28]/CK 
Endpoint:   a7_reg[28]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[28]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[28]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[28]/Q     |  v   | a7[28] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34306__7675/A0N |  v   | a7[28] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34306__7675/Y   |  v   | n_698  | OAI2BB1X1 | 0.020 |   0.061 |    0.001 | 
     | a7_reg[28]/D     |  v   | n_698  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 187: MET Hold Check with Pin a1_reg[17]/CK 
Endpoint:   a1_reg[17]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[17]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a2_reg[17]/CK    |  ^   | CTS_6  |           |       |  -0.001 |   -0.061 | 
     | a2_reg[17]/Q     |  v   | a2[17] | DFFHQX1   | 0.043 |   0.041 |   -0.019 | 
     | g33724__8780/A0N |  v   | a2[17] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33724__8780/Y   |  v   | n_1213 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | a1_reg[17]/D     |  v   | n_1213 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 188: MET Hold Check with Pin b7_reg[23]/CK 
Endpoint:   b7_reg[23]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[23]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b7_reg[23]/CK    |  ^   | CTS_9  |           |       |  -0.001 |   -0.061 | 
     | b7_reg[23]/Q     |  v   | b7[23] | DFFHQX1   | 0.042 |   0.040 |   -0.020 | 
     | g34183__8780/A0N |  v   | b7[23] | OAI2BB1X1 | 0.000 |   0.040 |   -0.020 | 
     | g34183__8780/Y   |  v   | n_821  | OAI2BB1X1 | 0.020 |   0.060 |    0.000 | 
     | b7_reg[23]/D     |  v   | n_821  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 189: MET Hold Check with Pin a4_reg[5]/CK 
Endpoint:   a4_reg[5]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[5]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a5_reg[5]/CK     |  ^   | CTS_2 |           |       |  -0.001 |   -0.061 | 
     | a5_reg[5]/Q      |  v   | a5[5] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34027__7118/A0N |  v   | a5[5] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34027__7118/Y   |  v   | n_977 | OAI2BB1X1 | 0.020 |   0.061 |    0.001 | 
     | a4_reg[5]/D      |  v   | n_977 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 190: MET Hold Check with Pin b5_reg[24]/CK 
Endpoint:   b5_reg[24]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[24]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b6_reg[24]/CK    |  ^   | CTS_8  |           |       |  -0.002 |   -0.062 | 
     | b6_reg[24]/Q     |  v   | b6[24] | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g34080__2900/A0N |  v   | b6[24] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34080__2900/Y   |  v   | n_924  | OAI2BB1X1 | 0.020 |   0.060 |    0.000 | 
     | b5_reg[24]/D     |  v   | n_924  | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 191: MET Hold Check with Pin b7_reg[3]/CK 
Endpoint:   b7_reg[3]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[3]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b7_reg[3]/CK     |  ^   | CTS_2 |           |       |  -0.000 |   -0.060 | 
     | b7_reg[3]/Q      |  v   | b7[3] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34155__8780/A0N |  v   | b7[3] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34155__8780/Y   |  v   | n_849 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b7_reg[3]/D      |  v   | n_849 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 192: MET Hold Check with Pin a7_reg[16]/CK 
Endpoint:   a7_reg[16]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[16]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a7_reg[16]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | a7_reg[16]/Q     |  v   | a7[16] | DFFHQX1   | 0.043 |   0.041 |   -0.019 | 
     | g34289__5795/A0N |  v   | a7[16] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g34289__5795/Y   |  v   | n_715  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a7_reg[16]/D     |  v   | n_715  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 193: MET Hold Check with Pin a7_reg[4]/CK 
Endpoint:   a7_reg[4]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[4]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | a7_reg[4]/CK     |  ^   | CTS_2 |           |       |  -0.000 |   -0.060 | 
     | a7_reg[4]/Q      |  v   | a7[4] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34275__6877/A0N |  v   | a7[4] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34275__6877/Y   |  v   | n_729 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a7_reg[4]/D      |  v   | n_729 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 194: MET Hold Check with Pin b5_reg[26]/CK 
Endpoint:   b5_reg[26]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[26]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b6_reg[26]/CK    |  ^   | CTS_8  |           |       |  -0.001 |   -0.061 | 
     | b6_reg[26]/Q     |  v   | b6[26] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g34083__7118/A0N |  v   | b6[26] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34083__7118/Y   |  v   | n_921  | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b5_reg[26]/D     |  v   | n_921  | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 195: MET Hold Check with Pin a2_reg[21]/CK 
Endpoint:   a2_reg[21]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[21]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a3_reg[21]/CK    |  ^   | CTS_6  |           |       |  -0.002 |   -0.062 | 
     | a3_reg[21]/Q     |  v   | a3[21] | DFFHQX1   | 0.043 |   0.041 |   -0.019 | 
     | g33883__6877/A0N |  v   | a3[21] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33883__6877/Y   |  v   | n_1121 | OAI2BB1X1 | 0.019 |   0.060 |    0.000 | 
     | a2_reg[21]/D     |  v   | n_1121 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +---------------------------------------------------------------------------+ 
Path 196: MET Hold Check with Pin b1_reg[10]/CK 
Endpoint:   b1_reg[10]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[10]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b2_reg[10]/CK    |  ^   | CTS_5  |           |       |  -0.001 |   -0.061 | 
     | b2_reg[10]/Q     |  v   | b2[10] | DFFHQX1   | 0.043 |   0.041 |   -0.019 | 
     | g33794__1786/A0N |  v   | b2[10] | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33794__1786/Y   |  v   | n_1143 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b1_reg[10]/D     |  v   | n_1143 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 197: MET Hold Check with Pin a1_reg[16]/CK 
Endpoint:   a1_reg[16]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[16]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | a2_reg[16]/CK    |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | a2_reg[16]/Q     |  v   | a2[16] | DFFHQX1   | 0.043 |   0.042 |   -0.018 | 
     | g33723__9906/A0N |  v   | a2[16] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g33723__9906/Y   |  v   | n_1214 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | a1_reg[16]/D     |  v   | n_1214 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 198: MET Hold Check with Pin b5_reg[9]/CK 
Endpoint:   b5_reg[9]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[9]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b6_reg[9]/CK     |  ^   | CTS_5 |           |       |  -0.001 |   -0.061 | 
     | b6_reg[9]/Q      |  v   | b6[9] | DFFHQX1   | 0.042 |   0.042 |   -0.018 | 
     | g34052__2900/A0N |  v   | b6[9] | OAI2BB1X1 | 0.000 |   0.042 |   -0.018 | 
     | g34052__2900/Y   |  v   | n_952 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b5_reg[9]/D      |  v   | n_952 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +--------------------------------------------------------------------------+ 
Path 199: MET Hold Check with Pin b1_reg[7]/CK 
Endpoint:   b1_reg[7]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[7]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.001
  Arrival Time                  0.061
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +---------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                  |      |        |           |       |  Time   |   Time   | 
     |------------------+------+--------+-----------+-------+---------+----------| 
     | b2_reg[7]/CK     |  ^   | CTS_4  |           |       |  -0.001 |   -0.061 | 
     | b2_reg[7]/Q      |  v   | b2[7]  | DFFHQX1   | 0.042 |   0.041 |   -0.019 | 
     | g33789__2900/A0N |  v   | b2[7]  | OAI2BB1X1 | 0.000 |   0.041 |   -0.019 | 
     | g33789__2900/Y   |  v   | n_1148 | OAI2BB1X1 | 0.019 |   0.061 |    0.001 | 
     | b1_reg[7]/D      |  v   | n_1148 | DFFHQX1   | 0.000 |   0.061 |    0.001 | 
     +---------------------------------------------------------------------------+ 
Path 200: MET Hold Check with Pin b7_reg[6]/CK 
Endpoint:   b7_reg[6]/D (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[6]/Q (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.060
  Slack Time                    0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------------+ 
     |       Pin        | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |      |       |           |       |  Time   |   Time   | 
     |------------------+------+-------+-----------+-------+---------+----------| 
     | b7_reg[6]/CK     |  ^   | CTS_2 |           |       |  -0.001 |   -0.061 | 
     | b7_reg[6]/Q      |  v   | b7[6] | DFFHQX1   | 0.042 |   0.040 |   -0.020 | 
     | g34159__4547/A0N |  v   | b7[6] | OAI2BB1X1 | 0.000 |   0.040 |   -0.020 | 
     | g34159__4547/Y   |  v   | n_845 | OAI2BB1X1 | 0.020 |   0.060 |    0.000 | 
     | b7_reg[6]/D      |  v   | n_845 | DFFHQX1   | 0.000 |   0.060 |    0.000 | 
     +--------------------------------------------------------------------------+ 

