

================================================================
== Synthesis Summary Report of 'func'
================================================================
+ General Information: 
    * Date:           Fri Nov 22 12:15:03 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        proj
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+--------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |      Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |         |            |            |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ func             |     -|  0.00|        -|       -|         -|        -|     -|        no|  2 (~0%)|  1 (~0%)|  1740 (~0%)|  1880 (~0%)|    -|
    | o VITIS_LOOP_7_1  |    II|  2.03|        -|       -|       145|        2|     -|       yes|        -|        -|           -|           -|    -|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 16 -> 32   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | N        | 0x10   | 32    | W      | Data signal of N                 |                                                                                    |
| s_axi_control | x_1      | 0x18   | 32    | W      | Data signal of x                 |                                                                                    |
| s_axi_control | x_2      | 0x1c   | 32    | W      | Data signal of x                 |                                                                                    |
| s_axi_control | y_1      | 0x24   | 32    | W      | Data signal of y                 |                                                                                    |
| s_axi_control | y_2      | 0x28   | 32    | W      | Data signal of y                 |                                                                                    |
| s_axi_control | z_1      | 0x30   | 32    | W      | Data signal of z                 |                                                                                    |
| s_axi_control | z_2      | 0x34   | 32    | W      | Data signal of z                 |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| N        | in        | unsigned int       |
| x        | inout     | ap_int<16> const * |
| y        | inout     | ap_int<16> const * |
| z        | inout     | ap_int<32>*        |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| N        | s_axi_control | register  |          | name=N offset=0x10 range=32   |
| x        | m_axi_gmem    | interface |          |                               |
| x        | s_axi_control | register  | offset   | name=x_1 offset=0x18 range=32 |
| x        | s_axi_control | register  | offset   | name=x_2 offset=0x1c range=32 |
| y        | m_axi_gmem    | interface |          |                               |
| y        | s_axi_control | register  | offset   | name=y_1 offset=0x24 range=32 |
| y        | s_axi_control | register  | offset   | name=y_2 offset=0x28 range=32 |
| z        | m_axi_gmem    | interface |          |                               |
| z        | s_axi_control | register  | offset   | name=z_1 offset=0x30 range=32 |
| z        | s_axi_control | register  | offset   | name=z_2 offset=0x34 range=32 |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+----------------+------------------+
| HW Interface | Direction | Length   | Width | Loop           | Loop Location    |
+--------------+-----------+----------+-------+----------------+------------------+
| m_axi_gmem   | write     | variable | 32    | VITIS_LOOP_7_1 | src/func.cc:7:18 |
+--------------+-----------+----------+-------+----------------+------------------+

* All M_AXI Variable Accesses
+--------------+----------+------------------+-----------+--------------+----------+----------------+------------------+------------+------------------------------------------------+
| HW Interface | Variable | Access Location  | Direction | Burst Status | Length   | Loop           | Loop Location    | Resolution | Problem                                        |
+--------------+----------+------------------+-----------+--------------+----------+----------------+------------------+------------+------------------------------------------------+
| m_axi_gmem   | z        | src/func.cc:9:7  | write     | Widen Fail   |          | VITIS_LOOP_7_1 | src/func.cc:7:18 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem   | y        | src/func.cc:9:14 | read      | Widen Fail   |          | VITIS_LOOP_7_1 | src/func.cc:7:18 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem   | x        | src/func.cc:9:14 | read      | Widen Fail   |          | VITIS_LOOP_7_1 | src/func.cc:7:18 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem   | z        | src/func.cc:9:7  | write     | Inferred     | variable | VITIS_LOOP_7_1 | src/func.cc:7:18 |            |                                                |
| m_axi_gmem   | y        | src/func.cc:9:14 | read      | Inferred     | variable | VITIS_LOOP_7_1 | src/func.cc:7:18 |            |                                                |
| m_axi_gmem   | x        | src/func.cc:9:14 | read      | Inferred     | variable | VITIS_LOOP_7_1 | src/func.cc:7:18 |            |                                                |
+--------------+----------+------------------+-----------+--------------+----------+----------------+------------------+------------+------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-------------------------+-----+--------+-----------+-----+--------+---------+
| + func                  | 1   |        |           |     |        |         |
|   add_ln7_fu_207_p2     |     |        | add_ln7   | add | fabric | 0       |
|   add_ln9_fu_225_p2     |     |        | add_ln9   | add | fabric | 0       |
|   add_ln9_1_fu_254_p2   |     |        | add_ln9_1 | add | fabric | 0       |
|   mul_16s_16s_32_1_1_U1 | 1   |        | mul_ln9   | mul | auto   | 0       |
+-------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + func            |           |           | 2    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 2    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------+--------------------------+
| Type      | Options                                    | Location                 |
+-----------+--------------------------------------------+--------------------------+
| interface | mode=m_axi port=x offset=slave bundle=gmem | src/func.cc:4 in func, x |
| interface | mode=m_axi port=y offset=slave bundle=gmem | src/func.cc:5 in func, y |
| interface | mode=m_axi port=z offset=slave bundle=gmem | src/func.cc:6 in func, z |
| pipeline  |                                            | src/func.cc:8 in func    |
+-----------+--------------------------------------------+--------------------------+


