verilog xil_defaultlib --include "D:/VIVADO/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/f0b6/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/66be/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/4e49" --include "../../../../base.gen/sources_1/bd/base/ipshared/fc4b/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/8713/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/9758/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/8cdf/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_1/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_1/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/4683/hdl/src/verilog" \
"../../../../base.gen/sources_1/bd/base/ipshared/377e/hdl/address_remap_v1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_address_remap_0_0/sim/base_address_remap_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_0/sim/base_xbar_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_tier2_xbar_0_0/sim/base_tier2_xbar_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_tier2_xbar_1_0/sim/base_tier2_xbar_1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_tier2_xbar_2_0/sim/base_tier2_xbar_2_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_tier2_xbar_3_0/sim/base_tier2_xbar_3_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_0/sim/base_auto_pc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_1/sim/base_auto_pc_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_0/sim/base_auto_cc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_1/sim/base_auto_cc_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_2/sim/base_auto_pc_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_2/sim/base_auto_cc_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_3/sim/base_auto_pc_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_3/sim/base_auto_cc_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_4/sim/base_auto_pc_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_5/sim/base_auto_pc_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_6/sim/base_auto_pc_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_7/sim/base_auto_pc_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_4/sim/base_auto_cc_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_8/sim/base_auto_pc_8.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_9/sim/base_auto_pc_9.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_5/sim/base_auto_cc_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_10/sim/base_auto_pc_10.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_11/sim/base_auto_pc_11.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_12/sim/base_auto_pc_12.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_13/sim/base_auto_pc_13.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_6/sim/base_auto_cc_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_1/sim/base_xbar_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_us_1/sim/base_auto_us_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_us_2/sim/base_auto_us_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_us_3/sim/base_auto_us_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_us_4/sim/base_auto_us_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_14/sim/base_auto_pc_14.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_us_0/sim/base_auto_us_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_2/sim/base_xbar_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_register_slice_0_0/sim/base_axi_register_slice_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_0/sim/bd_60ff_one_0.v" \

sv xil_defaultlib --include "D:/VIVADO/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/f0b6/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/66be/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/4e49" --include "../../../../base.gen/sources_1/bd/base/ipshared/fc4b/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/8713/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/9758/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/8cdf/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_1/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_1/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/4683/hdl/src/verilog" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_2/sim/bd_60ff_arsw_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_3/sim/bd_60ff_rsw_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_4/sim/bd_60ff_awsw_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_5/sim/bd_60ff_wsw_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_6/sim/bd_60ff_bsw_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_7/sim/bd_60ff_s00mmu_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_8/sim/bd_60ff_s00tr_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_9/sim/bd_60ff_s00sic_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_10/sim/bd_60ff_s00a2s_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_11/sim/bd_60ff_sawn_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_12/sim/bd_60ff_swn_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_13/sim/bd_60ff_sbn_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_14/sim/bd_60ff_s01mmu_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_15/sim/bd_60ff_s01tr_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_16/sim/bd_60ff_s01sic_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_17/sim/bd_60ff_s01a2s_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_18/sim/bd_60ff_sawn_1.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_19/sim/bd_60ff_swn_1.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_20/sim/bd_60ff_sbn_1.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_21/sim/bd_60ff_s02mmu_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_22/sim/bd_60ff_s02tr_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_23/sim/bd_60ff_s02sic_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_24/sim/bd_60ff_s02a2s_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_25/sim/bd_60ff_sawn_2.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_26/sim/bd_60ff_swn_2.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_27/sim/bd_60ff_sbn_2.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_28/sim/bd_60ff_m00s2a_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_29/sim/bd_60ff_m00awn_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_30/sim/bd_60ff_m00wn_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_31/sim/bd_60ff_m00bn_0.sv" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/ip/ip_32/sim/bd_60ff_m00e_0.sv" \

verilog xil_defaultlib --include "D:/VIVADO/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/f0b6/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/66be/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/4e49" --include "../../../../base.gen/sources_1/bd/base/ipshared/fc4b/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/8713/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/9758/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/8cdf/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_1/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_1/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/4683/hdl/src/verilog" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/bd_0/sim/bd_60ff.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_smc_0/sim/base_axi_smc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_clk_wiz.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_clk_wiz.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_concat_pmod0_0/sim/base_concat_pmod0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_concat_pmod1_0/sim/base_concat_pmod1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_concat_rp_0/sim/base_concat_rp_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_constant_10bit_0_0/sim/base_constant_10bit_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_constant_8bit_0_0/sim/base_constant_8bit_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_capture_0_0/sim/base_capture_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_capture_1_0/sim/base_capture_1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_concat_pwm_0/sim/base_concat_pwm_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_concat_tmr_o_0/sim/base_concat_tmr_o_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/10e3/dff_en_reset_vector.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/sim/base_dff_en_reset_vector_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_intr_concat_0/sim/base_intr_concat_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch_bit.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/6c92/hdl/io_switch_v1_1_S_AXI.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/6c92/hdl/io_switch_v1_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_io_switch_0/sim/base_io_switch_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_0/sim/base_lmb_bram_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_0/sim/base_logic_1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_3/sim/base_xbar_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_4/sim/base_s00_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_4/sim/base_m00_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_4/sim/base_m01_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_4/sim/base_m02_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_4/sim/base_m03_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_4/sim/base_m04_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_4/sim/base_m05_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_4/sim/base_m06_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_4/sim/base_m07_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/sim/base_dff_en_reset_vector_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_intr_concat_1/sim/base_intr_concat_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_io_switch_1/sim/base_io_switch_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_1/sim/base_lmb_bram_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_1/sim/base_logic_1_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_4/sim/base_xbar_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_5/sim/base_s00_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_5/sim/base_m00_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_5/sim/base_m01_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_5/sim/base_m02_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_5/sim/base_m03_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_5/sim/base_m04_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_5/sim/base_m05_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_5/sim/base_m06_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_5/sim/base_m07_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/sim/base_dff_en_reset_vector_0_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_intr_concat_2/sim/base_intr_concat_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_io_switch_2/sim/base_io_switch_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_2/sim/base_lmb_bram_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_2/sim/base_logic_1_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_5/sim/base_xbar_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_6/sim/base_s00_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_6/sim/base_m00_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_6/sim/base_m01_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_6/sim/base_m02_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_6/sim/base_m03_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_6/sim/base_m04_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_6/sim/base_m05_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_6/sim/base_m06_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_6/sim/base_m07_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_3/sim/base_dff_en_reset_vector_0_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_intr_concat_3/sim/base_intr_concat_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_io_switch_3/sim/base_io_switch_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_3/sim/base_lmb_bram_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_3/sim/base_logic_1_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_6/sim/base_xbar_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_7/sim/base_s00_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_7/sim/base_m00_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_7/sim/base_m01_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_7/sim/base_m02_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_7/sim/base_m03_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_7/sim/base_m04_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_7/sim/base_m05_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_7/sim/base_m06_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_7/sim/base_m07_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_timers_interrupt_0/sim/base_mb_timers_interrupt_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_timers_pwm_0/sim/base_mb_timers_pwm_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_4/sim/base_logic_1_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_grove_intr_ack_0/sim/base_mb_iop_grove_intr_ack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_grove_reset_0/sim/base_mb_iop_grove_reset_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmod0_intr_ack_0/sim/base_mb_iop_pmod0_intr_ack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmod0_reset_0/sim/base_mb_iop_pmod0_reset_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmod1_intr_ack_0/sim/base_mb_iop_pmod1_intr_ack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmod1_reset_0/sim/base_mb_iop_pmod1_reset_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_rpi_intr_ack_0/sim/base_mb_iop_rpi_intr_ack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_rpi_reset_0/sim/base_mb_iop_rpi_reset_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_subset_converter_0/hdl/tdata_base_axis_subset_converter_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_subset_converter_0/hdl/tuser_base_axis_subset_converter_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_subset_converter_0/hdl/tstrb_base_axis_subset_converter_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_subset_converter_0/hdl/tkeep_base_axis_subset_converter_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_subset_converter_0/hdl/tid_base_axis_subset_converter_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_subset_converter_0/hdl/tdest_base_axis_subset_converter_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_subset_converter_0/hdl/tlast_base_axis_subset_converter_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_subset_converter_0/hdl/top_base_axis_subset_converter_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_subset_converter_0/sim/base_axis_subset_converter_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_demosaic_0/sim/base_demosaic_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_gamma_lut_0/sim/base_gamma_lut_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_0/sim/bd_6508_xbar_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_2/sim/bd_6508_rx_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_3/ip_0/hdl/bd_6508_phy_0_hssio_rx_mipi_iobuf_rx.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_3/ip_0/bd_6508_phy_0_hssio_rx_hssio_wiz_top.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_3/ip_0/bd_6508_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_3/ip_0/sim/bd_6508_phy_0_hssio_rx.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_3/bd_6508_phy_0/support/bd_6508_phy_0_support.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_3/bd_6508_phy_0/support/bd_6508_phy_0_clock_module.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_3/bd_6508_phy_0_c1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_3/bd_6508_phy_0_core.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_3/bd_6508_phy_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/ip_0/sim/bd_6508_vfb_0_0_axis_converter.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/ip_1/sim/bd_6508_vfb_0_0_axisswitch.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/ip_2/sim/bd_6508_vfb_0_0_sli.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/ip_3/sim/bd_6508_vfb_0_0_slo.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0/src/verilog/bd_6508_vfb_0_0_fifo.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0/src/verilog/bd_6508_vfb_0_0_axis_ycomp_dconverter.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0/src/verilog/bd_6508_vfb_0_0_fifo_ycomp.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0/src/verilog/bd_6508_vfb_0_0_YUV420_DT_Demux.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0/src/verilog/bd_6508_vfb_0_0_YUV420_DT_Mux.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0/src/verilog/bd_6508_vfb_0_0_YUV420_vc4_mux.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0/src/verilog/bd_6508_vfb_0_0_YUV420_vc4_demux.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0/src/verilog/bd_6508_vfb_0_0_YUV420_vc16_mux.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0/src/verilog/bd_6508_vfb_0_0_YUV420_vc16_demux.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0/src/verilog/bd_6508_vfb_0_0_fifo_yuv.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0/src/verilog/bd_6508_vfb_0_0_fifo_sb.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0/src/verilog/bd_6508_vfb_0_0_axis_dconverter.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0_core.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/ip/ip_4/bd_6508_vfb_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/bd_0/sim/bd_6508.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mipi_csi2_rx_subsyst_0/sim/base_mipi_csi2_rx_subsyst_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_v_proc_sys_0/bd_0/ip/ip_0/sim/bd_5b29_csc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_v_proc_sys_0/bd_0/sim/bd_5b29.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_v_proc_sys_0/sim/base_v_proc_sys_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_channel_swap_0/hdl/tdata_base_axis_channel_swap_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_channel_swap_0/hdl/tuser_base_axis_channel_swap_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_channel_swap_0/hdl/tstrb_base_axis_channel_swap_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_channel_swap_0/hdl/tkeep_base_axis_channel_swap_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_channel_swap_0/hdl/tid_base_axis_channel_swap_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_channel_swap_0/hdl/tdest_base_axis_channel_swap_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_channel_swap_0/hdl/tlast_base_axis_channel_swap_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_channel_swap_0/hdl/top_base_axis_channel_swap_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_channel_swap_0/sim/base_axis_channel_swap_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/3458/hdl/verilog/pixel_pack_2_control_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/3458/hdl/verilog/pixel_pack_2_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/3458/hdl/verilog/pixel_pack_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/sim/base_pixel_pack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps_e_0_0/sim/base_ps_e_0_0_vip_wrapper.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_7/sim/base_xbar_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_ds_0/sim/base_auto_ds_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_15/sim/base_auto_pc_15.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_7/sim/base_auto_cc_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_8/sim/base_auto_cc_8.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_system_management_wiz_0_0/base_system_management_wiz_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_data_fifo_0_0/sim/base_axis_data_fifo_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_constant_tkeep_tstrb_0/sim/base_constant_tkeep_tstrb_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_4/sim/base_dff_en_reset_vector_0_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_0_0/sim/base_logic_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_5/sim/base_logic_1_5.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/2746/hdl/verilog/trace_cntrl_64_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/2746/hdl/verilog/trace_cntrl_64_trace_cntrl_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/2746/hdl/verilog/trace_cntrl_64.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/sim/base_trace_cntrl_64_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_data_fifo_0_1/sim/base_axis_data_fifo_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_constant_tkeep_tstrb_1/sim/base_constant_tkeep_tstrb_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_5/sim/base_dff_en_reset_vector_0_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_0_1/sim/base_logic_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_6/sim/base_logic_1_6.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/a522/hdl/verilog/trace_cntrl_32_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/a522/hdl/verilog/trace_cntrl_32_trace_cntrl_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/a522/hdl/verilog/trace_cntrl_32.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/sim/base_trace_cntrl_32_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_data_fifo_0_2/sim/base_axis_data_fifo_0_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_constant_tkeep_tstrb_2/sim/base_constant_tkeep_tstrb_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_6/sim/base_dff_en_reset_vector_0_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_0_2/sim/base_logic_0_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_7/sim/base_logic_1_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_1/sim/base_trace_cntrl_32_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_const_gnd_0/sim/base_const_gnd_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/a05e/hdl/verilog/color_convert_2_control_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/a05e/hdl/verilog/color_convert_2_mul_10s_8ns_18_1_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/a05e/hdl/verilog/color_convert_2_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/a05e/hdl/verilog/color_convert_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/sim/base_color_convert_0.v" \

sv xil_defaultlib --include "D:/VIVADO/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/f0b6/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/66be/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/4e49" --include "../../../../base.gen/sources_1/bd/base/ipshared/fc4b/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/8713/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/9758/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/8cdf/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_1/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_1/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/4683/hdl/src/verilog" \
"../../../../base.gen/sources_1/bd/base/ip/base_frontend_0/bd_0/ip/ip_0/sim/bd_20f1_v_hdmi_rx_0.sv" \

verilog xil_defaultlib --include "D:/VIVADO/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/f0b6/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/66be/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/4e49" --include "../../../../base.gen/sources_1/bd/base/ipshared/fc4b/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/8713/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/9758/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/8cdf/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_1/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_1/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/4683/hdl/src/verilog" \
"../../../../base.gen/sources_1/bd/base/ip/base_frontend_0/bd_0/ip/ip_1/sim/bd_20f1_v_vid_in_axi4s_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_frontend_0/bd_0/ip/ip_2/sim/bd_20f1_inverter_1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_frontend_0/bd_0/sim/bd_20f1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_frontend_0/sim/base_frontend_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_1/sim/base_pixel_pack_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_0/hdl/tdata_base_pixel_reorder_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_0/hdl/tuser_base_pixel_reorder_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_0/hdl/tstrb_base_pixel_reorder_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_0/hdl/tkeep_base_pixel_reorder_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_0/hdl/tid_base_pixel_reorder_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_0/hdl/tdest_base_pixel_reorder_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_0/hdl/tlast_base_pixel_reorder_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_0/hdl/top_base_pixel_reorder_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_0/sim/base_pixel_reorder_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_rx_video_axis_reg_slice_0/sim/base_rx_video_axis_reg_slice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/sim/base_color_convert_1.v" \

sv xil_defaultlib --include "D:/VIVADO/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/f0b6/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/66be/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/4e49" --include "../../../../base.gen/sources_1/bd/base/ipshared/fc4b/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/8713/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/9758/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/8cdf/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_1/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_1/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/4683/hdl/src/verilog" \
"../../../../base.gen/sources_1/bd/base/ip/base_frontend_1/bd_0/ip/ip_0/sim/bd_e030_v_hdmi_tx_0.sv" \

verilog xil_defaultlib --include "D:/VIVADO/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/f0b6/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/66be/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/4e49" --include "../../../../base.gen/sources_1/bd/base/ipshared/fc4b/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/8713/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/9758/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/8cdf/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_1/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_1/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/4683/hdl/src/verilog" \
"../../../../base.gen/sources_1/bd/base/ip/base_frontend_1/bd_0/ip/ip_2/sim/bd_e030_v_axi4s_vid_out_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_frontend_1/bd_0/ip/ip_3/sim/bd_e030_util_vector_logic_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_frontend_1/bd_0/ip/ip_4/sim/bd_e030_axi_crossbar_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_frontend_1/bd_0/sim/bd_e030.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_frontend_1/sim/base_frontend_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_1/hdl/tdata_base_pixel_reorder_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_1/hdl/tuser_base_pixel_reorder_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_1/hdl/tstrb_base_pixel_reorder_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_1/hdl/tkeep_base_pixel_reorder_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_1/hdl/tid_base_pixel_reorder_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_1/hdl/tdest_base_pixel_reorder_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_1/hdl/tlast_base_pixel_reorder_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_1/hdl/top_base_pixel_reorder_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_reorder_1/sim/base_pixel_reorder_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/2c97/hdl/verilog/pixel_unpack_2_control_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/2c97/hdl/verilog/pixel_unpack_2_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/2c97/hdl/verilog/pixel_unpack_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/sim/base_pixel_unpack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_tx_video_axis_reg_slice_0/sim/base_tx_video_axis_reg_slice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/ip_0/sim/base_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/ip_0/sim/base_vid_phy_controller_0_gtwrapper_gtwizard_gthe4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/ip_0/sim/base_vid_phy_controller_0_gtwrapper_gtwizard_top.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/ip_0/sim/base_vid_phy_controller_0_gtwrapper.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/hdl/src/verilog/base_vid_phy_controller_0_gtxe2_hdmi_txaln.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/hdl/src/verilog/base_vid_phy_controller_0_gtxe2_hdmi_xcvr.v" \

sv xil_defaultlib --include "D:/VIVADO/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/f0b6/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/66be/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/4e49" --include "../../../../base.gen/sources_1/bd/base/ipshared/fc4b/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/8713/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/9758/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/8cdf/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_1/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_1/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/4683/hdl/src/verilog" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/hdl/src/verilog/base_vid_phy_controller_0_clkdet.sv" \

verilog xil_defaultlib --include "D:/VIVADO/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/f0b6/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/66be/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/4e49" --include "../../../../base.gen/sources_1/bd/base/ipshared/fc4b/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/8713/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/9758/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/8cdf/hdl" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_1/drivers/trace_cntrl_32_v1_4/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_1/drivers/pixel_pack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_2_v1_0/src" --include "../../../../base.gen/sources_1/bd/base/ipshared/4683/hdl/src/verilog" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/hdl/src/verilog/base_vid_phy_controller_0_gt_usrclk_source.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/hdl/src/verilog/base_vid_phy_controller_0_gt_usrclk_source_8series.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/hdl/src/verilog/base_vid_phy_controller_0_CLOCK_MODULE.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/hdl/src/verilog/base_vid_phy_controller_0_CLOCK_MODULE_8series.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/hdl/src/verilog/base_vid_phy_controller_0_plle2_drp.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/hdl/src/verilog/base_vid_phy_controller_0_mmcme2_drp.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/hdl/src/verilog/base_vid_phy_controller_0_mmcme3_drp.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/hdl/src/verilog/base_vid_phy_controller_0_gthe4_common.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/hdl/src/verilog/base_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/synth/base_vid_phy_controller_0_top.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_vid_phy_controller_0/sim/base_vid_phy_controller_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xlconcat0_0/sim/base_xlconcat0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xlconcat_0_0/sim/base_xlconcat_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xlconcat_1_0/sim/base_xlconcat_1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xlslice_0_0/sim/base_xlslice_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xlslice_1_0/sim/base_xlslice_1_0.v" \
"../../../../base.gen/sources_1/bd/base/sim/base.v" \

verilog xil_defaultlib "glbl.v"

nosort
