

================================================================
== Vitis HLS Report for 'merge_sort_batch1_95'
================================================================
* Date:           Sun Apr 23 22:16:11 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    62502|    62502|  0.625 ms|  0.625 ms|  62502|  62502|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_90_1  |    62500|    62500|         2|          1|          1|  62500|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.45ns)   --->   "%store_ln90 = store i32 0, i32 %j" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 8 'store' 'store_ln90' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 9 [1/1] (0.41ns)   --->   "%store_ln90 = store i32 0, i32 %k" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 9 'store' 'store_ln90' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln90 = store i16 0, i16 %i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 10 'store' 'store_ln90' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.body.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 11 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_148 = load i16 %i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 12 'load' 'i_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_122 = load i32 %k" [sort_seperate_bucket/multi_radix_hex_kmerge.c:105]   --->   Operation 13 'load' 'k_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_124 = load i32 %j" [sort_seperate_bucket/multi_radix_hex_kmerge.c:109]   --->   Operation 14 'load' 'j_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%icmp_ln90 = icmp_eq  i16 %i_148, i16 62500" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 15 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 62500, i64 62500, i64 62500"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%add_ln90 = add i16 %i_148, i16 1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 17 'add' 'add_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.body.split.i, void %merge_sort_batch1.95.exit" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 18 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i16 %i_148" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 19 'zext' 'zext_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_25" [sort_seperate_bucket/multi_radix_hex_kmerge.c:91]   --->   Operation 20 'specpipeline' 'specpipeline_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73" [sort_seperate_bucket/multi_radix_hex_kmerge.c:88]   --->   Operation 21 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln92 = icmp_slt  i32 %j_124, i32 31250" [sort_seperate_bucket/multi_radix_hex_kmerge.c:92]   --->   Operation 22 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln90)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln92_5 = icmp_slt  i32 %k_122, i32 31250" [sort_seperate_bucket/multi_radix_hex_kmerge.c:92]   --->   Operation 23 'icmp' 'icmp_ln92_5' <Predicate = (!icmp_ln90)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.12ns)   --->   "%and_ln92 = and i1 %icmp_ln92, i1 %icmp_ln92_5" [sort_seperate_bucket/multi_radix_hex_kmerge.c:92]   --->   Operation 24 'and' 'and_ln92' <Predicate = (!icmp_ln90)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%multi_radix_hex_kmerge_temp2_0_addr = getelementptr i32 %multi_radix_hex_kmerge_temp2_0, i64 0, i64 %zext_ln90" [sort_seperate_bucket/multi_radix_hex_kmerge.c:108]   --->   Operation 25 'getelementptr' 'multi_radix_hex_kmerge_temp2_0_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %and_ln92, void %if.else16.i, void %if.then.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:92]   --->   Operation 26 'br' 'br_ln92' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln103 = icmp_eq  i32 %j_124, i32 31250" [sort_seperate_bucket/multi_radix_hex_kmerge.c:103]   --->   Operation 27 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln90 & !and_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns)   --->   "%and_ln103 = and i1 %icmp_ln103, i1 %icmp_ln92_5" [sort_seperate_bucket/multi_radix_hex_kmerge.c:103]   --->   Operation 28 'and' 'and_ln103' <Predicate = (!icmp_ln90 & !and_ln92)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %and_ln103, void %if.else26.i, void %if.then20.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:103]   --->   Operation 29 'br' 'br_ln103' <Predicate = (!icmp_ln90 & !and_ln92)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i32 %j_124" [sort_seperate_bucket/multi_radix_hex_kmerge.c:108]   --->   Operation 30 'zext' 'zext_ln108' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln103)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%multi_radix_hex_kmerge_temp1_0_addr_1 = getelementptr i32 %multi_radix_hex_kmerge_temp1_0, i64 0, i64 %zext_ln108" [sort_seperate_bucket/multi_radix_hex_kmerge.c:108]   --->   Operation 31 'getelementptr' 'multi_radix_hex_kmerge_temp1_0_addr_1' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln103)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_0_load_1 = load i15 %multi_radix_hex_kmerge_temp1_0_addr_1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:108]   --->   Operation 32 'load' 'multi_radix_hex_kmerge_temp1_0_load_1' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln103)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_1 : Operation 33 [1/1] (0.88ns)   --->   "%j_126 = add i32 %j_124, i32 1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:109]   --->   Operation 33 'add' 'j_126' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln103)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.45ns)   --->   "%store_ln109 = store i32 %j_126, i32 %j" [sort_seperate_bucket/multi_radix_hex_kmerge.c:109]   --->   Operation 34 'store' 'store_ln109' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln103)> <Delay = 0.45>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i32 %k_122" [sort_seperate_bucket/multi_radix_hex_kmerge.c:104]   --->   Operation 35 'zext' 'zext_ln104' <Predicate = (!icmp_ln90 & !and_ln92 & and_ln103)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%multi_radix_hex_kmerge_temp1_1_addr_1 = getelementptr i32 %multi_radix_hex_kmerge_temp1_1, i64 0, i64 %zext_ln104" [sort_seperate_bucket/multi_radix_hex_kmerge.c:104]   --->   Operation 36 'getelementptr' 'multi_radix_hex_kmerge_temp1_1_addr_1' <Predicate = (!icmp_ln90 & !and_ln92 & and_ln103)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_1_load_1 = load i15 %multi_radix_hex_kmerge_temp1_1_addr_1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:104]   --->   Operation 37 'load' 'multi_radix_hex_kmerge_temp1_1_load_1' <Predicate = (!icmp_ln90 & !and_ln92 & and_ln103)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_1 : Operation 38 [1/1] (0.88ns)   --->   "%k_124 = add i32 %k_122, i32 1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:105]   --->   Operation 38 'add' 'k_124' <Predicate = (!icmp_ln90 & !and_ln92 & and_ln103)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.45ns)   --->   "%store_ln106 = store i32 31250, i32 %j" [sort_seperate_bucket/multi_radix_hex_kmerge.c:106]   --->   Operation 39 'store' 'store_ln106' <Predicate = (!icmp_ln90 & !and_ln92 & and_ln103)> <Delay = 0.45>
ST_1 : Operation 40 [1/1] (0.41ns)   --->   "%store_ln106 = store i32 %k_124, i32 %k" [sort_seperate_bucket/multi_radix_hex_kmerge.c:106]   --->   Operation 40 'store' 'store_ln106' <Predicate = (!icmp_ln90 & !and_ln92 & and_ln103)> <Delay = 0.41>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i32 %j_124" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 41 'zext' 'zext_ln93' <Predicate = (!icmp_ln90 & and_ln92)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%multi_radix_hex_kmerge_temp1_0_addr = getelementptr i32 %multi_radix_hex_kmerge_temp1_0, i64 0, i64 %zext_ln93" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 42 'getelementptr' 'multi_radix_hex_kmerge_temp1_0_addr' <Predicate = (!icmp_ln90 & and_ln92)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_0_load = load i15 %multi_radix_hex_kmerge_temp1_0_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 43 'load' 'multi_radix_hex_kmerge_temp1_0_load' <Predicate = (!icmp_ln90 & and_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln93_5 = zext i32 %k_122" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 44 'zext' 'zext_ln93_5' <Predicate = (!icmp_ln90 & and_ln92)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%multi_radix_hex_kmerge_temp1_1_addr = getelementptr i32 %multi_radix_hex_kmerge_temp1_1, i64 0, i64 %zext_ln93_5" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 45 'getelementptr' 'multi_radix_hex_kmerge_temp1_1_addr' <Predicate = (!icmp_ln90 & and_ln92)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_1_load = load i15 %multi_radix_hex_kmerge_temp1_1_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 46 'load' 'multi_radix_hex_kmerge_temp1_1_load' <Predicate = (!icmp_ln90 & and_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln90 = store i16 %add_ln90, i16 %i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 47 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.body.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 48 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln90 = ret" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 67 'ret' 'ret_ln90' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 49 [1/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_0_load_1 = load i15 %multi_radix_hex_kmerge_temp1_0_addr_1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:108]   --->   Operation 49 'load' 'multi_radix_hex_kmerge_temp1_0_load_1' <Predicate = (!and_ln92 & !and_ln103)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_2 : Operation 50 [1/1] (1.24ns)   --->   "%store_ln108 = store i32 %multi_radix_hex_kmerge_temp1_0_load_1, i16 %multi_radix_hex_kmerge_temp2_0_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:108]   --->   Operation 50 'store' 'store_ln108' <Predicate = (!and_ln92 & !and_ln103)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 62500> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!and_ln92 & !and_ln103)> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_1_load_1 = load i15 %multi_radix_hex_kmerge_temp1_1_addr_1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:104]   --->   Operation 52 'load' 'multi_radix_hex_kmerge_temp1_1_load_1' <Predicate = (!and_ln92 & and_ln103)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_2 : Operation 53 [1/1] (1.24ns)   --->   "%store_ln104 = store i32 %multi_radix_hex_kmerge_temp1_1_load_1, i16 %multi_radix_hex_kmerge_temp2_0_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:104]   --->   Operation 53 'store' 'store_ln104' <Predicate = (!and_ln92 & and_ln103)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 62500> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln106 = br void %for.inc.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:106]   --->   Operation 54 'br' 'br_ln106' <Predicate = (!and_ln92 & and_ln103)> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_0_load = load i15 %multi_radix_hex_kmerge_temp1_0_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 55 'load' 'multi_radix_hex_kmerge_temp1_0_load' <Predicate = (and_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_2 : Operation 56 [1/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_1_load = load i15 %multi_radix_hex_kmerge_temp1_1_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 56 'load' 'multi_radix_hex_kmerge_temp1_1_load' <Predicate = (and_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_2 : Operation 57 [1/1] (0.85ns)   --->   "%icmp_ln93 = icmp_slt  i32 %multi_radix_hex_kmerge_temp1_0_load, i32 %multi_radix_hex_kmerge_temp1_1_load" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 57 'icmp' 'icmp_ln93' <Predicate = (and_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %if.else.i, void %if.then6.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 58 'br' 'br_ln93' <Predicate = (and_ln92)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.24ns)   --->   "%store_ln98 = store i32 %multi_radix_hex_kmerge_temp1_1_load, i16 %multi_radix_hex_kmerge_temp2_0_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:98]   --->   Operation 59 'store' 'store_ln98' <Predicate = (and_ln92 & !icmp_ln93)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 62500> <RAM>
ST_2 : Operation 60 [1/1] (0.88ns)   --->   "%k_123 = add i32 %k_122, i32 1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:99]   --->   Operation 60 'add' 'k_123' <Predicate = (and_ln92 & !icmp_ln93)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.41ns)   --->   "%store_ln99 = store i32 %k_123, i32 %k" [sort_seperate_bucket/multi_radix_hex_kmerge.c:99]   --->   Operation 61 'store' 'store_ln99' <Predicate = (and_ln92 & !icmp_ln93)> <Delay = 0.41>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 62 'br' 'br_ln0' <Predicate = (and_ln92 & !icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.24ns)   --->   "%store_ln94 = store i32 %multi_radix_hex_kmerge_temp1_0_load, i16 %multi_radix_hex_kmerge_temp2_0_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:94]   --->   Operation 63 'store' 'store_ln94' <Predicate = (and_ln92 & icmp_ln93)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 62500> <RAM>
ST_2 : Operation 64 [1/1] (0.88ns)   --->   "%j_125 = add i32 %j_124, i32 1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:95]   --->   Operation 64 'add' 'j_125' <Predicate = (and_ln92 & icmp_ln93)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.45ns)   --->   "%store_ln96 = store i32 %j_125, i32 %j" [sort_seperate_bucket/multi_radix_hex_kmerge.c:96]   --->   Operation 65 'store' 'store_ln96' <Predicate = (and_ln92 & icmp_ln93)> <Delay = 0.45>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:96]   --->   Operation 66 'br' 'br_ln96' <Predicate = (and_ln92 & icmp_ln93)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ multi_radix_hex_kmerge_temp2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ multi_radix_hex_kmerge_temp1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ multi_radix_hex_kmerge_temp1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                     (alloca           ) [ 010]
k                                     (alloca           ) [ 011]
j                                     (alloca           ) [ 011]
store_ln90                            (store            ) [ 000]
store_ln90                            (store            ) [ 000]
store_ln90                            (store            ) [ 000]
br_ln90                               (br               ) [ 000]
i_148                                 (load             ) [ 000]
k_122                                 (load             ) [ 011]
j_124                                 (load             ) [ 011]
icmp_ln90                             (icmp             ) [ 010]
empty                                 (speclooptripcount) [ 000]
add_ln90                              (add              ) [ 000]
br_ln90                               (br               ) [ 000]
zext_ln90                             (zext             ) [ 000]
specpipeline_ln91                     (specpipeline     ) [ 000]
specloopname_ln88                     (specloopname     ) [ 000]
icmp_ln92                             (icmp             ) [ 000]
icmp_ln92_5                           (icmp             ) [ 000]
and_ln92                              (and              ) [ 011]
multi_radix_hex_kmerge_temp2_0_addr   (getelementptr    ) [ 011]
br_ln92                               (br               ) [ 000]
icmp_ln103                            (icmp             ) [ 000]
and_ln103                             (and              ) [ 011]
br_ln103                              (br               ) [ 000]
zext_ln108                            (zext             ) [ 000]
multi_radix_hex_kmerge_temp1_0_addr_1 (getelementptr    ) [ 011]
j_126                                 (add              ) [ 000]
store_ln109                           (store            ) [ 000]
zext_ln104                            (zext             ) [ 000]
multi_radix_hex_kmerge_temp1_1_addr_1 (getelementptr    ) [ 011]
k_124                                 (add              ) [ 000]
store_ln106                           (store            ) [ 000]
store_ln106                           (store            ) [ 000]
zext_ln93                             (zext             ) [ 000]
multi_radix_hex_kmerge_temp1_0_addr   (getelementptr    ) [ 011]
zext_ln93_5                           (zext             ) [ 000]
multi_radix_hex_kmerge_temp1_1_addr   (getelementptr    ) [ 011]
store_ln90                            (store            ) [ 000]
br_ln90                               (br               ) [ 000]
multi_radix_hex_kmerge_temp1_0_load_1 (load             ) [ 000]
store_ln108                           (store            ) [ 000]
br_ln0                                (br               ) [ 000]
multi_radix_hex_kmerge_temp1_1_load_1 (load             ) [ 000]
store_ln104                           (store            ) [ 000]
br_ln106                              (br               ) [ 000]
multi_radix_hex_kmerge_temp1_0_load   (load             ) [ 000]
multi_radix_hex_kmerge_temp1_1_load   (load             ) [ 000]
icmp_ln93                             (icmp             ) [ 011]
br_ln93                               (br               ) [ 000]
store_ln98                            (store            ) [ 000]
k_123                                 (add              ) [ 000]
store_ln99                            (store            ) [ 000]
br_ln0                                (br               ) [ 000]
store_ln94                            (store            ) [ 000]
j_125                                 (add              ) [ 000]
store_ln96                            (store            ) [ 000]
br_ln96                               (br               ) [ 000]
ret_ln90                              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="multi_radix_hex_kmerge_temp2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="multi_radix_hex_kmerge_temp1_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="multi_radix_hex_kmerge_temp1_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_radix_hex_kmerge_temp1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="k_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="j_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="multi_radix_hex_kmerge_temp2_0_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="16" slack="0"/>
<pin id="50" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="multi_radix_hex_kmerge_temp2_0_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="multi_radix_hex_kmerge_temp1_0_addr_1_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="32" slack="0"/>
<pin id="57" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="multi_radix_hex_kmerge_temp1_0_addr_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="15" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="multi_radix_hex_kmerge_temp1_0_load_1/1 multi_radix_hex_kmerge_temp1_0_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="multi_radix_hex_kmerge_temp1_1_addr_1_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="multi_radix_hex_kmerge_temp1_1_addr_1/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="15" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="multi_radix_hex_kmerge_temp1_1_load_1/1 multi_radix_hex_kmerge_temp1_1_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="multi_radix_hex_kmerge_temp1_0_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="multi_radix_hex_kmerge_temp1_0_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="multi_radix_hex_kmerge_temp1_1_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="multi_radix_hex_kmerge_temp1_1_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="1"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 store_ln104/2 store_ln98/2 store_ln94/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln90_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln90_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln90_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_148_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_148/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="k_122_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_122/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="j_124_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_124/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln90_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="13" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln90_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln90_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln92_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln92_5_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_5/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="and_ln92_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln103_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="and_ln103_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln103/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln108_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="j_126_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_126/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln109_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln104_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="k_124_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_124/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln106_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln106_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln93_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln93_5_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln90_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln93_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="k_123_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_123/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln99_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_125_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_125/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln96_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="258" class="1005" name="k_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="266" class="1005" name="j_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="275" class="1005" name="k_122_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_122 "/>
</bind>
</comp>

<comp id="280" class="1005" name="j_124_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_124 "/>
</bind>
</comp>

<comp id="288" class="1005" name="and_ln92_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln92 "/>
</bind>
</comp>

<comp id="292" class="1005" name="multi_radix_hex_kmerge_temp2_0_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="1"/>
<pin id="294" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="multi_radix_hex_kmerge_temp2_0_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="and_ln103_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln103 "/>
</bind>
</comp>

<comp id="301" class="1005" name="multi_radix_hex_kmerge_temp1_0_addr_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="15" slack="1"/>
<pin id="303" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="multi_radix_hex_kmerge_temp1_0_addr_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="multi_radix_hex_kmerge_temp1_1_addr_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="15" slack="1"/>
<pin id="308" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="multi_radix_hex_kmerge_temp1_1_addr_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="multi_radix_hex_kmerge_temp1_0_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="15" slack="1"/>
<pin id="313" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="multi_radix_hex_kmerge_temp1_0_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="multi_radix_hex_kmerge_temp1_1_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="15" slack="1"/>
<pin id="318" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="multi_radix_hex_kmerge_temp1_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="32" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="32" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="87" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="100"><net_src comp="60" pin="3"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="73" pin="3"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="130"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="117" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="117" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="147"><net_src comp="123" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="120" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="143" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="149" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="123" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="149" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="123" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="182"><net_src comp="123" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="120" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="198"><net_src comp="120" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="194" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="123" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="218"><net_src comp="120" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="224"><net_src comp="132" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="60" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="73" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="34" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="261"><net_src comp="38" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="269"><net_src comp="42" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="278"><net_src comp="120" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="283"><net_src comp="123" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="291"><net_src comp="155" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="46" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="300"><net_src comp="167" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="53" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="309"><net_src comp="66" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="314"><net_src comp="79" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="319"><net_src comp="87" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: multi_radix_hex_kmerge_temp2_0 | {2 }
 - Input state : 
	Port: merge_sort_batch1.95 : multi_radix_hex_kmerge_temp1_0 | {1 2 }
	Port: merge_sort_batch1.95 : multi_radix_hex_kmerge_temp1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln90 : 1
		store_ln90 : 1
		store_ln90 : 1
		i_148 : 1
		k_122 : 1
		j_124 : 1
		icmp_ln90 : 2
		add_ln90 : 2
		br_ln90 : 3
		zext_ln90 : 2
		icmp_ln92 : 2
		icmp_ln92_5 : 2
		and_ln92 : 3
		multi_radix_hex_kmerge_temp2_0_addr : 3
		br_ln92 : 3
		icmp_ln103 : 2
		and_ln103 : 3
		br_ln103 : 3
		zext_ln108 : 2
		multi_radix_hex_kmerge_temp1_0_addr_1 : 3
		multi_radix_hex_kmerge_temp1_0_load_1 : 4
		j_126 : 2
		store_ln109 : 3
		zext_ln104 : 2
		multi_radix_hex_kmerge_temp1_1_addr_1 : 3
		multi_radix_hex_kmerge_temp1_1_load_1 : 4
		k_124 : 2
		store_ln106 : 1
		store_ln106 : 3
		zext_ln93 : 2
		multi_radix_hex_kmerge_temp1_0_addr : 3
		multi_radix_hex_kmerge_temp1_0_load : 4
		zext_ln93_5 : 2
		multi_radix_hex_kmerge_temp1_1_addr : 3
		multi_radix_hex_kmerge_temp1_1_load : 4
		store_ln90 : 3
	State 2
		store_ln108 : 1
		store_ln104 : 1
		icmp_ln93 : 1
		br_ln93 : 2
		store_ln98 : 1
		store_ln99 : 1
		store_ln94 : 1
		store_ln96 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   add_ln90_fu_132  |    0    |    23   |
|          |    j_126_fu_178    |    0    |    39   |
|    add   |    k_124_fu_194    |    0    |    39   |
|          |    k_123_fu_231    |    0    |    39   |
|          |    j_125_fu_241    |    0    |    39   |
|----------|--------------------|---------|---------|
|          |  icmp_ln90_fu_126  |    0    |    13   |
|          |  icmp_ln92_fu_143  |    0    |    20   |
|   icmp   | icmp_ln92_5_fu_149 |    0    |    20   |
|          |  icmp_ln103_fu_161 |    0    |    20   |
|          |  icmp_ln93_fu_225  |    0    |    20   |
|----------|--------------------|---------|---------|
|    and   |   and_ln92_fu_155  |    0    |    2    |
|          |  and_ln103_fu_167  |    0    |    2    |
|----------|--------------------|---------|---------|
|          |  zext_ln90_fu_138  |    0    |    0    |
|          |  zext_ln108_fu_173 |    0    |    0    |
|   zext   |  zext_ln104_fu_189 |    0    |    0    |
|          |  zext_ln93_fu_210  |    0    |    0    |
|          | zext_ln93_5_fu_215 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   276   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|              and_ln103_reg_297              |    1   |
|               and_ln92_reg_288              |    1   |
|                  i_reg_251                  |   16   |
|                j_124_reg_280                |   32   |
|                  j_reg_266                  |   32   |
|                k_122_reg_275                |   32   |
|                  k_reg_258                  |   32   |
|multi_radix_hex_kmerge_temp1_0_addr_1_reg_301|   15   |
| multi_radix_hex_kmerge_temp1_0_addr_reg_311 |   15   |
|multi_radix_hex_kmerge_temp1_1_addr_1_reg_306|   15   |
| multi_radix_hex_kmerge_temp1_1_addr_reg_316 |   15   |
| multi_radix_hex_kmerge_temp2_0_addr_reg_292 |   16   |
+---------------------------------------------+--------+
|                    Total                    |   222  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_60 |  p0  |   4  |  15  |   60   ||    20   |
| grp_access_fu_73 |  p0  |   4  |  15  |   60   ||    20   |
| grp_access_fu_95 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   184  || 1.29243 ||    49   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   276  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   49   |
|  Register |    -   |   222  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   222  |   325  |
+-----------+--------+--------+--------+
