

================================================================
== Vivado HLS Report for 'sandbox_AXIvideo2Mat'
================================================================
* Date:           Wed Jan 27 13:42:17 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.68|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2081283|  2081283|  2081283|  2081283|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |        0|        0|         1|          1|          1|     0|    yes   |
        |- loop_height          |  2081280|  2081280|      1084|          -|          -|  1920|    no    |
        | + loop_width          |     1080|     1080|         2|          1|          1|  1080|    yes   |
        | + loop_wait_for_eol   |        0|        0|         1|          1|          1|     0|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    149|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    306|
|Register         |        -|      -|     325|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     325|    455|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_370_p2               |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_382_p2               |     +    |      0|  0|  11|          11|           1|
    |res_2_fu_444_p3             |  Select  |      0|  0|  32|           1|          32|
    |ap_sig_bdd_111              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_112              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_124              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_146              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_200              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_216              |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_364_p2         |   icmp   |      0|  0|  13|          11|           9|
    |exitcond2_fu_376_p2         |   icmp   |      0|  0|  13|          11|          11|
    |not_tmp_6_fu_410_p2         |   icmp   |      0|  0|  13|          11|          11|
    |ap_sig_bdd_335              |    or    |      0|  0|   1|           1|           1|
    |axi_last_V_1_mux_fu_403_p2  |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_391_p2           |    or    |      0|  0|   1|           1|           1|
    |res_4_fu_481_p2             |    or    |      0|  0|  44|          32|           2|
    |tmp_8_fu_420_p2             |    or    |      0|  0|   1|           1|           1|
    |not_sof_2_fu_397_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 149|          99|          79|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |   2|          8|    1|          8|
    |axi_data_V1_reg_172         |  24|          2|   24|         48|
    |axi_data_V_1_phi_fu_220_p4  |  24|          2|   24|         48|
    |axi_data_V_1_reg_217        |  24|          2|   24|         48|
    |axi_data_V_3_reg_309        |  24|          2|   24|         48|
    |axi_last_V1_reg_162         |   1|          2|    1|          2|
    |axi_last_V_2_reg_262        |   1|          3|    1|          3|
    |axi_last_V_3_reg_297        |   1|          2|    1|          2|
    |eol_1_phi_fu_209_p4         |   1|          2|    1|          2|
    |eol_1_reg_206               |   1|          2|    1|          2|
    |eol_2_phi_fu_290_p4         |   1|          3|    1|          3|
    |eol_2_reg_286               |   1|          3|    1|          3|
    |eol_3_reg_333               |   1|          2|    1|          2|
    |eol_phi_fu_254_p4           |   1|          2|    1|          2|
    |eol_reg_250                 |   1|          2|    1|          2|
    |p_1_reg_228                 |  11|          2|   11|         22|
    |p_Val2_s_phi_fu_278_p4      |  24|          3|   24|         72|
    |p_Val2_s_reg_274            |  24|          3|   24|         72|
    |p_s_reg_182                 |  11|          2|   11|         22|
    |res_1_phi_fu_242_p4         |  32|          2|   32|         64|
    |res_1_reg_239               |  32|          2|   32|         64|
    |res_3_reg_321               |  32|          2|   32|         64|
    |res_reg_193                 |  32|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 306|         57|  305|        667|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   7|   0|    7|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1  |   1|   0|    1|          0|
    |axi_data_V1_reg_172    |  24|   0|   24|          0|
    |axi_data_V_1_reg_217   |  24|   0|   24|          0|
    |axi_data_V_3_reg_309   |  24|   0|   24|          0|
    |axi_last_V1_reg_162    |   1|   0|    1|          0|
    |axi_last_V_2_reg_262   |   1|   0|    1|          0|
    |axi_last_V_3_reg_297   |   1|   0|    1|          0|
    |eol_1_reg_206          |   1|   0|    1|          0|
    |eol_2_reg_286          |   1|   0|    1|          0|
    |eol_3_reg_333          |   1|   0|    1|          0|
    |eol_reg_250            |   1|   0|    1|          0|
    |exitcond2_reg_516      |   1|   0|    1|          0|
    |i_V_reg_511            |  11|   0|   11|          0|
    |p_1_reg_228            |  11|   0|   11|          0|
    |p_Val2_s_reg_274       |  24|   0|   24|          0|
    |p_s_reg_182            |  11|   0|   11|          0|
    |res_1_reg_239          |  32|   0|   32|          0|
    |res_2_reg_529          |  32|   0|   32|          0|
    |res_3_reg_321          |  32|   0|   32|          0|
    |res_reg_193            |  32|   0|   32|          0|
    |sof_1_fu_112           |   1|   0|    1|          0|
    |tmp_6_reg_534          |   8|   0|    8|          0|
    |tmp_7_reg_539          |   8|   0|    8|          0|
    |tmp_9_reg_544          |   8|   0|    8|          0|
    |tmp_data_V_reg_487     |  24|   0|   24|          0|
    |tmp_last_V_reg_495     |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 325|   0|  325|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|ap_done                           | out |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |    sandbox_AXIvideo2Mat   | return value |
|AXI_video_strm_V_data_V_2         | out |   32|   ap_vld   | AXI_video_strm_V_data_V_2 |    pointer   |
|AXI_video_strm_V_data_V_2_ap_vld  | out |    1|   ap_vld   | AXI_video_strm_V_data_V_2 |    pointer   |
|video_in_TDATA                    |  in |   24|    axis    |  AXI_video_strm_V_data_V  |    pointer   |
|video_in_TVALID                   |  in |    1|    axis    |  AXI_video_strm_V_data_V  |    pointer   |
|video_in_TREADY                   | out |    1|    axis    |  AXI_video_strm_V_dest_V  |    pointer   |
|video_in_TDEST                    |  in |    1|    axis    |  AXI_video_strm_V_dest_V  |    pointer   |
|video_in_TKEEP                    |  in |    3|    axis    |  AXI_video_strm_V_keep_V  |    pointer   |
|video_in_TSTRB                    |  in |    3|    axis    |  AXI_video_strm_V_strb_V  |    pointer   |
|video_in_TUSER                    |  in |    1|    axis    |  AXI_video_strm_V_user_V  |    pointer   |
|video_in_TLAST                    |  in |    1|    axis    |  AXI_video_strm_V_last_V  |    pointer   |
|video_in_TID                      |  in |    1|    axis    |   AXI_video_strm_V_id_V   |    pointer   |
|img_data_stream_0_V_din           | out |    8|   ap_fifo  |    img_data_stream_0_V    |    pointer   |
|img_data_stream_0_V_full_n        |  in |    1|   ap_fifo  |    img_data_stream_0_V    |    pointer   |
|img_data_stream_0_V_write         | out |    1|   ap_fifo  |    img_data_stream_0_V    |    pointer   |
|img_data_stream_0_V_ap_vld        | out |    1|   ap_fifo  |    img_data_stream_0_V    |    pointer   |
|img_data_stream_1_V_din           | out |    8|   ap_fifo  |    img_data_stream_1_V    |    pointer   |
|img_data_stream_1_V_full_n        |  in |    1|   ap_fifo  |    img_data_stream_1_V    |    pointer   |
|img_data_stream_1_V_write         | out |    1|   ap_fifo  |    img_data_stream_1_V    |    pointer   |
|img_data_stream_1_V_ap_vld        | out |    1|   ap_fifo  |    img_data_stream_1_V    |    pointer   |
|img_data_stream_2_V_din           | out |    8|   ap_fifo  |    img_data_stream_2_V    |    pointer   |
|img_data_stream_2_V_full_n        |  in |    1|   ap_fifo  |    img_data_stream_2_V    |    pointer   |
|img_data_stream_2_V_write         | out |    1|   ap_fifo  |    img_data_stream_2_V    |    pointer   |
|img_data_stream_2_V_ap_vld        | out |    1|   ap_fifo  |    img_data_stream_2_V    |    pointer   |
+----------------------------------+-----+-----+------------+---------------------------+--------------+

