# 4-bit Synchronous Counter

- RTL design: clock, reset, increment  
- Full testbench + ModelSim simulation  
- Waveform: correct increment & reset  
- Files: counter.v, tb_counter.v, waveform.png
