/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [14:0] _04_;
  wire [14:0] _05_;
  reg [6:0] _06_;
  wire [6:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [17:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [18:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [38:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_15z;
  wire [18:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = _01_ ? _00_ : celloutsig_0_3z;
  assign celloutsig_0_5z = celloutsig_0_4z ? celloutsig_0_3z : celloutsig_0_4z;
  assign celloutsig_0_14z = celloutsig_0_12z ? celloutsig_0_12z : _02_;
  assign celloutsig_0_13z = ~(celloutsig_0_6z[4] | celloutsig_0_0z[3]);
  assign celloutsig_1_11z = ~((celloutsig_1_5z[0] | celloutsig_1_5z[1]) & celloutsig_1_4z);
  assign celloutsig_0_9z = ~((_02_ | _03_) & celloutsig_0_6z[2]);
  reg [14:0] _13_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _13_ <= 15'h0000;
    else _13_ <= { _02_, _04_[13], _00_, _04_[11], celloutsig_0_6z };
  assign { _05_[14], _03_, _05_[12:0] } = _13_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 7'h00;
    else _06_ <= celloutsig_0_0z;
  reg [4:0] _15_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _15_ <= 5'h00;
    else _15_ <= in_data[23:19];
  assign { _01_, _02_, _04_[13], _00_, _04_[11] } = _15_;
  assign celloutsig_1_16z = { celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_11z } & { celloutsig_1_2z[8:3], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_0_24z = { _05_[14], _03_, _05_[12:4] } & celloutsig_0_6z;
  assign celloutsig_0_15z = { celloutsig_0_6z[6:0], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_4z } / { 1'h1, celloutsig_0_0z[4], celloutsig_0_13z, celloutsig_0_4z, _06_ };
  assign celloutsig_0_8z = { celloutsig_0_6z[8:4], _01_, _02_, _04_[13], _00_, _04_[11], celloutsig_0_5z, celloutsig_0_6z } > { in_data[77:72], celloutsig_0_3z, _05_[14], _03_, _05_[12:0] };
  assign celloutsig_0_17z = celloutsig_0_15z[7:0] <= celloutsig_0_11z[7:0];
  assign celloutsig_0_26z = celloutsig_0_19z[16:6] <= celloutsig_0_24z;
  assign celloutsig_1_19z = celloutsig_1_13z[38:31] % { 1'h1, celloutsig_1_16z[14:12], celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_6z = { _01_, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z } % { 1'h1, celloutsig_0_2z[16:7] };
  assign celloutsig_1_1z = in_data[101:97] * celloutsig_1_0z[4:0];
  assign celloutsig_1_2z = { celloutsig_1_0z[6:0], celloutsig_1_0z } * in_data[188:170];
  assign celloutsig_1_7z = celloutsig_1_3z * { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z } * celloutsig_1_7z[8:5];
  assign celloutsig_1_13z = { celloutsig_1_2z[11:6], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z } * { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_11z = in_data[48:40] * { celloutsig_0_2z[8:7], celloutsig_0_2z[13:8], celloutsig_0_8z };
  assign celloutsig_0_25z = ~ { celloutsig_0_15z[7:3], celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_1_5z = in_data[113:108] | celloutsig_1_2z[13:8];
  assign celloutsig_1_4z = | { in_data[118:111], celloutsig_1_1z };
  assign celloutsig_0_3z = | in_data[67:45];
  assign celloutsig_1_18z = ^ { celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_7z[12:5], celloutsig_1_8z } >> { celloutsig_1_0z[9:7], celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[187:176] >> in_data[178:167];
  assign celloutsig_0_19z = { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_0z, _06_ } >> { celloutsig_0_11z[5:1], celloutsig_0_16z, celloutsig_0_12z, _01_, _02_, _04_[13], _00_, _04_[11], celloutsig_0_5z, _01_, _02_, _04_[13], _00_, _04_[11] };
  assign celloutsig_1_12z = { in_data[172:171], celloutsig_1_4z } ~^ celloutsig_1_7z[3:1];
  assign celloutsig_0_0z = in_data[81:75] ^ in_data[6:0];
  assign celloutsig_1_3z = in_data[148:135] ^ { celloutsig_1_0z[10:2], celloutsig_1_1z };
  assign celloutsig_1_8z = ~((celloutsig_1_0z[10] & celloutsig_1_4z) | celloutsig_1_3z[1]);
  assign celloutsig_0_12z = ~((celloutsig_0_0z[3] & celloutsig_0_8z) | celloutsig_0_0z[5]);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[11] & celloutsig_1_0z[5]) | (celloutsig_1_5z[3] & celloutsig_1_1z[1]));
  assign celloutsig_1_9z = ~((celloutsig_1_7z[0] & in_data[132]) | (celloutsig_1_3z[6] & celloutsig_1_4z));
  assign celloutsig_0_16z = ~((celloutsig_0_0z[1] & celloutsig_0_13z) | (celloutsig_0_11z[7] & _02_));
  assign celloutsig_0_2z[18:7] = { in_data[69:65], celloutsig_0_0z } | { _01_, _02_, _04_[13], _00_, _04_[11], celloutsig_0_0z };
  assign { _04_[14], _04_[12], _04_[10:0] } = { _02_, _00_, celloutsig_0_6z };
  assign _05_[13] = _03_;
  assign celloutsig_0_2z[6:0] = celloutsig_0_2z[13:7];
  assign { out_data[128], out_data[103:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
