	component TRANSCEIVER_PLL_IP is
		port (
			pll_powerdown      : in  std_logic                     := 'X';             -- pll_powerdown
			pll_refclk         : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- pll_refclk
			pll_fbclk          : in  std_logic                     := 'X';             -- pll_fbclk
			pll_clkout         : out std_logic;                                        -- pll_clkout
			pll_locked         : out std_logic;                                        -- pll_locked
			fboutclk           : out std_logic_vector(0 downto 0);                     -- fboutclk
			hclk               : out std_logic_vector(0 downto 0);                     -- hclk
			reconfig_to_xcvr   : in  std_logic_vector(69 downto 0) := (others => 'X'); -- reconfig_to_xcvr
			reconfig_from_xcvr : out std_logic_vector(45 downto 0)                     -- reconfig_from_xcvr
		);
	end component TRANSCEIVER_PLL_IP;

