// Seed: 1645554393
`timescale 1ps / 1ps `timescale 1ps / 1ps
`define pp_10 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output id_10;
  inout id_9;
  inout id_8;
  output id_7;
  inout id_6;
  output id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  type_17(
      1'b0, SystemTFIdentifier, id_10
  ); defparam id_10.id_11 = id_9;
  logic id_12;
  assign id_3 = 1;
  reg id_13;
  assign id_10 = id_8;
  always @(1 or 1) begin
    id_10 = id_6;
    id_3 <= id_10;
  end
  supply0 id_14;
  reg id_15, id_16;
  initial begin
    id_5 <= id_13 | 1;
    id_11 = 1;
    id_9  = (1 && "");
    SystemTFIdentifier(id_14[1|1], id_13, 1, 1 / id_10, 1);
    id_13 = id_8;
    id_15 <= 1;
    id_10 = 1 - 1'h0;
  end
endmodule
