# Contributing to ASIC Hello World

Thank you for your interest in contributing! This project is designed as a learning resource for ASIC implementation using OpenLane and Sky130.

## How to Contribute

### Reporting Issues
- Use GitHub Issues to report bugs or suggest enhancements
- Include relevant error logs and configuration details
- Specify your OpenLane and PDK versions

### Submitting Changes
1. Fork the repository
2. Create a feature branch (`git checkout -b feature/amazing-feature`)
3. Make your changes
4. Test your changes (run simulations, verify documentation)
5. Commit with clear messages (`git commit -m 'Add amazing feature'`)
6. Push to your fork (`git push origin feature/amazing-feature`)
7. Open a Pull Request

### Code Style
- **Verilog**: Follow standard Verilog coding conventions
- **Python**: Follow PEP 8 style guide
- **Documentation**: Use clear, concise markdown

### Areas for Contribution
- Additional example designs (ALU, FIFO, UART, etc.)
- Enhanced automation scripts
- Visualization tools for reports
- Documentation improvements
- Bug fixes and optimizations

### Testing
- Verify RTL with testbenches before submitting
- Test automation scripts with sample reports
- Update documentation to reflect changes

## Questions?
Open an issue for discussion or clarification.
