{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 19:40:47 2022 " "Info: Processing started: Fri Jan 07 19:40:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off gestion_boutons_poussoirs -c gestion_boutons_poussoirs --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gestion_boutons_poussoirs -c gestion_boutons_poussoirs --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpt:compteur\|nombre\[3\] register mae_bip:MAE\|etat_present.etat0 368.05 MHz 2.717 ns Internal " "Info: Clock \"clk\" has Internal fmax of 368.05 MHz between source register \"cpt:compteur\|nombre\[3\]\" and destination register \"mae_bip:MAE\|etat_present.etat0\" (period= 2.717 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.503 ns + Longest register register " "Info: + Longest register to register delay is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt:compteur\|nombre\[3\] 1 REG LCFF_X29_Y34_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y34_N17; Fanout = 4; REG Node = 'cpt:compteur\|nombre\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt:compteur|nombre[3] } "NODE_NAME" } } { "../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.398 ns) 0.752 ns mae_bip:MAE\|Equal2~0 2 COMB LCCOMB_X29_Y34_N0 3 " "Info: 2: + IC(0.354 ns) + CELL(0.398 ns) = 0.752 ns; Loc. = LCCOMB_X29_Y34_N0; Fanout = 3; COMB Node = 'mae_bip:MAE\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { cpt:compteur|nombre[3] mae_bip:MAE|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.275 ns) 1.472 ns mae_bip:MAE\|Selector1~0 3 COMB LCCOMB_X29_Y34_N4 2 " "Info: 3: + IC(0.445 ns) + CELL(0.275 ns) = 1.472 ns; Loc. = LCCOMB_X29_Y34_N4; Fanout = 2; COMB Node = 'mae_bip:MAE\|Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { mae_bip:MAE|Equal2~0 mae_bip:MAE|Selector1~0 } "NODE_NAME" } } { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 2.009 ns mae_bip:MAE\|Selector0~1 4 COMB LCCOMB_X29_Y34_N6 1 " "Info: 4: + IC(0.262 ns) + CELL(0.275 ns) = 2.009 ns; Loc. = LCCOMB_X29_Y34_N6; Fanout = 1; COMB Node = 'mae_bip:MAE\|Selector0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { mae_bip:MAE|Selector1~0 mae_bip:MAE|Selector0~1 } "NODE_NAME" } } { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.419 ns mae_bip:MAE\|Selector0~2 5 COMB LCCOMB_X29_Y34_N30 1 " "Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 2.419 ns; Loc. = LCCOMB_X29_Y34_N30; Fanout = 1; COMB Node = 'mae_bip:MAE\|Selector0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mae_bip:MAE|Selector0~1 mae_bip:MAE|Selector0~2 } "NODE_NAME" } } { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.503 ns mae_bip:MAE\|etat_present.etat0 6 REG LCFF_X29_Y34_N31 5 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.503 ns; Loc. = LCFF_X29_Y34_N31; Fanout = 5; REG Node = 'mae_bip:MAE\|etat_present.etat0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mae_bip:MAE|Selector0~2 mae_bip:MAE|etat_present.etat0 } "NODE_NAME" } } { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.182 ns ( 47.22 % ) " "Info: Total cell delay = 1.182 ns ( 47.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 52.78 % ) " "Info: Total interconnect delay = 1.321 ns ( 52.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { cpt:compteur|nombre[3] mae_bip:MAE|Equal2~0 mae_bip:MAE|Selector1~0 mae_bip:MAE|Selector0~1 mae_bip:MAE|Selector0~2 mae_bip:MAE|etat_present.etat0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { cpt:compteur|nombre[3] {} mae_bip:MAE|Equal2~0 {} mae_bip:MAE|Selector1~0 {} mae_bip:MAE|Selector0~1 {} mae_bip:MAE|Selector0~2 {} mae_bip:MAE|etat_present.etat0 {} } { 0.000ns 0.354ns 0.445ns 0.262ns 0.260ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.697 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns mae_bip:MAE\|etat_present.etat0 3 REG LCFF_X29_Y34_N31 5 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X29_Y34_N31; Fanout = 5; REG Node = 'mae_bip:MAE\|etat_present.etat0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl mae_bip:MAE|etat_present.etat0 } "NODE_NAME" } } { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl mae_bip:MAE|etat_present.etat0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} mae_bip:MAE|etat_present.etat0 {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.697 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns cpt:compteur\|nombre\[3\] 3 REG LCFF_X29_Y34_N17 4 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X29_Y34_N17; Fanout = 4; REG Node = 'cpt:compteur\|nombre\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl cpt:compteur|nombre[3] } "NODE_NAME" } } { "../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl cpt:compteur|nombre[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:compteur|nombre[3] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl mae_bip:MAE|etat_present.etat0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} mae_bip:MAE|etat_present.etat0 {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl cpt:compteur|nombre[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:compteur|nombre[3] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { cpt:compteur|nombre[3] mae_bip:MAE|Equal2~0 mae_bip:MAE|Selector1~0 mae_bip:MAE|Selector0~1 mae_bip:MAE|Selector0~2 mae_bip:MAE|etat_present.etat0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { cpt:compteur|nombre[3] {} mae_bip:MAE|Equal2~0 {} mae_bip:MAE|Selector1~0 {} mae_bip:MAE|Selector0~1 {} mae_bip:MAE|Selector0~2 {} mae_bip:MAE|etat_present.etat0 {} } { 0.000ns 0.354ns 0.445ns 0.262ns 0.260ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl mae_bip:MAE|etat_present.etat0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} mae_bip:MAE|etat_present.etat0 {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl cpt:compteur|nombre[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:compteur|nombre[3] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mae_bip:MAE\|etat_present.etat0 code\[1\] clk -0.327 ns register " "Info: tsu for register \"mae_bip:MAE\|etat_present.etat0\" (data pin = \"code\[1\]\", clock pin = \"clk\") is -0.327 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.406 ns + Longest pin register " "Info: + Longest pin to register delay is 2.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns code\[1\] 1 PIN PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; PIN Node = 'code\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[1] } "NODE_NAME" } } { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.438 ns) 2.322 ns mae_bip:MAE\|Selector0~2 2 COMB LCCOMB_X29_Y34_N30 1 " "Info: 2: + IC(0.905 ns) + CELL(0.438 ns) = 2.322 ns; Loc. = LCCOMB_X29_Y34_N30; Fanout = 1; COMB Node = 'mae_bip:MAE\|Selector0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { code[1] mae_bip:MAE|Selector0~2 } "NODE_NAME" } } { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.406 ns mae_bip:MAE\|etat_present.etat0 3 REG LCFF_X29_Y34_N31 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.406 ns; Loc. = LCFF_X29_Y34_N31; Fanout = 5; REG Node = 'mae_bip:MAE\|etat_present.etat0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mae_bip:MAE|Selector0~2 mae_bip:MAE|etat_present.etat0 } "NODE_NAME" } } { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 62.39 % ) " "Info: Total cell delay = 1.501 ns ( 62.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.905 ns ( 37.61 % ) " "Info: Total interconnect delay = 0.905 ns ( 37.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.406 ns" { code[1] mae_bip:MAE|Selector0~2 mae_bip:MAE|etat_present.etat0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.406 ns" { code[1] {} code[1]~combout {} mae_bip:MAE|Selector0~2 {} mae_bip:MAE|etat_present.etat0 {} } { 0.000ns 0.000ns 0.905ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.697 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns mae_bip:MAE\|etat_present.etat0 3 REG LCFF_X29_Y34_N31 5 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X29_Y34_N31; Fanout = 5; REG Node = 'mae_bip:MAE\|etat_present.etat0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl mae_bip:MAE|etat_present.etat0 } "NODE_NAME" } } { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl mae_bip:MAE|etat_present.etat0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} mae_bip:MAE|etat_present.etat0 {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.406 ns" { code[1] mae_bip:MAE|Selector0~2 mae_bip:MAE|etat_present.etat0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.406 ns" { code[1] {} code[1]~combout {} mae_bip:MAE|Selector0~2 {} mae_bip:MAE|etat_present.etat0 {} } { 0.000ns 0.000ns 0.905ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl mae_bip:MAE|etat_present.etat0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} mae_bip:MAE|etat_present.etat0 {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out_bip generateur_bip:gene\|ibip 7.192 ns register " "Info: tco from clock \"clk\" to destination pin \"out_bip\" through register \"generateur_bip:gene\|ibip\" is 7.192 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.696 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns generateur_bip:gene\|ibip 3 REG LCFF_X28_Y34_N13 2 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X28_Y34_N13; Fanout = 2; REG Node = 'generateur_bip:gene\|ibip'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clk~clkctrl generateur_bip:gene|ibip } "NODE_NAME" } } { "generateur_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/generateur_bip.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { clk clk~clkctrl generateur_bip:gene|ibip } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { clk {} clk~combout {} clk~clkctrl {} generateur_bip:gene|ibip {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "generateur_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/generateur_bip.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.246 ns + Longest register pin " "Info: + Longest register to pin delay is 4.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns generateur_bip:gene\|ibip 1 REG LCFF_X28_Y34_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y34_N13; Fanout = 2; REG Node = 'generateur_bip:gene\|ibip'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { generateur_bip:gene|ibip } "NODE_NAME" } } { "generateur_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/generateur_bip.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(2.789 ns) 4.246 ns out_bip 2 PIN PIN_E5 0 " "Info: 2: + IC(1.457 ns) + CELL(2.789 ns) = 4.246 ns; Loc. = PIN_E5; Fanout = 0; PIN Node = 'out_bip'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.246 ns" { generateur_bip:gene|ibip out_bip } "NODE_NAME" } } { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.789 ns ( 65.69 % ) " "Info: Total cell delay = 2.789 ns ( 65.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.457 ns ( 34.31 % ) " "Info: Total interconnect delay = 1.457 ns ( 34.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.246 ns" { generateur_bip:gene|ibip out_bip } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.246 ns" { generateur_bip:gene|ibip {} out_bip {} } { 0.000ns 1.457ns } { 0.000ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { clk clk~clkctrl generateur_bip:gene|ibip } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { clk {} clk~combout {} clk~clkctrl {} generateur_bip:gene|ibip {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.246 ns" { generateur_bip:gene|ibip out_bip } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.246 ns" { generateur_bip:gene|ibip {} out_bip {} } { 0.000ns 1.457ns } { 0.000ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mae_bip:MAE\|etat_present.etat1 code\[0\] clk 0.744 ns register " "Info: th for register \"mae_bip:MAE\|etat_present.etat1\" (data pin = \"code\[0\]\", clock pin = \"clk\") is 0.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.696 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns mae_bip:MAE\|etat_present.etat1 3 REG LCFF_X28_Y34_N17 3 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X28_Y34_N17; Fanout = 3; REG Node = 'mae_bip:MAE\|etat_present.etat1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clk~clkctrl mae_bip:MAE|etat_present.etat1 } "NODE_NAME" } } { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { clk clk~clkctrl mae_bip:MAE|etat_present.etat1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { clk {} clk~combout {} clk~clkctrl {} mae_bip:MAE|etat_present.etat1 {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.218 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns code\[0\] 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'code\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[0] } "NODE_NAME" } } { "gestion_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/gestion_bip.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.271 ns) 2.134 ns mae_bip:MAE\|Selector1~1 2 COMB LCCOMB_X28_Y34_N16 1 " "Info: 2: + IC(0.884 ns) + CELL(0.271 ns) = 2.134 ns; Loc. = LCCOMB_X28_Y34_N16; Fanout = 1; COMB Node = 'mae_bip:MAE\|Selector1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { code[0] mae_bip:MAE|Selector1~1 } "NODE_NAME" } } { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.218 ns mae_bip:MAE\|etat_present.etat1 3 REG LCFF_X28_Y34_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.218 ns; Loc. = LCFF_X28_Y34_N17; Fanout = 3; REG Node = 'mae_bip:MAE\|etat_present.etat1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mae_bip:MAE|Selector1~1 mae_bip:MAE|etat_present.etat1 } "NODE_NAME" } } { "mae_bip.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/gestion_boutons_poussoirs/Q9/mae_bip.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 60.14 % ) " "Info: Total cell delay = 1.334 ns ( 60.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.884 ns ( 39.86 % ) " "Info: Total interconnect delay = 0.884 ns ( 39.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { code[0] mae_bip:MAE|Selector1~1 mae_bip:MAE|etat_present.etat1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.218 ns" { code[0] {} code[0]~combout {} mae_bip:MAE|Selector1~1 {} mae_bip:MAE|etat_present.etat1 {} } { 0.000ns 0.000ns 0.884ns 0.000ns } { 0.000ns 0.979ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { clk clk~clkctrl mae_bip:MAE|etat_present.etat1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { clk {} clk~combout {} clk~clkctrl {} mae_bip:MAE|etat_present.etat1 {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { code[0] mae_bip:MAE|Selector1~1 mae_bip:MAE|etat_present.etat1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.218 ns" { code[0] {} code[0]~combout {} mae_bip:MAE|Selector1~1 {} mae_bip:MAE|etat_present.etat1 {} } { 0.000ns 0.000ns 0.884ns 0.000ns } { 0.000ns 0.979ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 19:40:47 2022 " "Info: Processing ended: Fri Jan 07 19:40:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
