// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vysyx_22040175_top.h for the primary calling header

#include "Vysyx_22040175_top_i_cache.h"
#include "Vysyx_22040175_top__Syms.h"

#include "verilated_dpi.h"

//==========

VL_INLINE_OPT void Vysyx_22040175_top_i_cache___sequent__TOP__ysyx_22040175_top__u_if_stage__u_i_cache__4(Vysyx_22040175_top_i_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vysyx_22040175_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vysyx_22040175_top_i_cache___sequent__TOP__ysyx_22040175_top__u_if_stage__u_i_cache__4\n"); );
    // Variables
    VlWide<10>/*319:0*/ __Vtemp3;
    VlWide<10>/*319:0*/ __Vtemp4;
    VlWide<10>/*319:0*/ __Vtemp5;
    VlWide<10>/*319:0*/ __Vtemp6;
    VlWide<4>/*127:0*/ __Vtemp7;
    VlWide<4>/*127:0*/ __Vtemp8;
    VlWide<10>/*319:0*/ __Vtemp9;
    VlWide<10>/*319:0*/ __Vtemp10;
    VlWide<10>/*319:0*/ __Vtemp11;
    VlWide<10>/*319:0*/ __Vtemp12;
    VlWide<10>/*319:0*/ __Vtemp13;
    VlWide<10>/*319:0*/ __Vtemp14;
    VlWide<10>/*319:0*/ __Vtemp15;
    VlWide<10>/*319:0*/ __Vtemp16;
    VlWide<10>/*319:0*/ __Vtemp17;
    VlWide<10>/*319:0*/ __Vtemp18;
    VlWide<10>/*319:0*/ __Vtemp19;
    VlWide<10>/*319:0*/ __Vtemp20;
    VlWide<10>/*319:0*/ __Vtemp21;
    VlWide<10>/*319:0*/ __Vtemp22;
    VlWide<10>/*319:0*/ __Vtemp23;
    VlWide<10>/*319:0*/ __Vtemp24;
    VlWide<10>/*319:0*/ __Vtemp25;
    VlWide<10>/*319:0*/ __Vtemp26;
    VlWide<10>/*319:0*/ __Vtemp27;
    VlWide<10>/*319:0*/ __Vtemp28;
    VlWide<10>/*319:0*/ __Vtemp29;
    VlWide<10>/*319:0*/ __Vtemp30;
    VlWide<10>/*319:0*/ __Vtemp31;
    VlWide<10>/*319:0*/ __Vtemp32;
    VlWide<10>/*319:0*/ __Vtemp33;
    VlWide<10>/*319:0*/ __Vtemp34;
    VlWide<10>/*319:0*/ __Vtemp35;
    VlWide<10>/*319:0*/ __Vtemp36;
    VlWide<10>/*319:0*/ __Vtemp37;
    VlWide<10>/*319:0*/ __Vtemp38;
    VlWide<10>/*319:0*/ __Vtemp39;
    VlWide<10>/*319:0*/ __Vtemp40;
    VlWide<10>/*319:0*/ __Vtemp41;
    VlWide<10>/*319:0*/ __Vtemp42;
    VlWide<10>/*319:0*/ __Vtemp43;
    VlWide<10>/*319:0*/ __Vtemp44;
    VlWide<10>/*319:0*/ __Vtemp45;
    VlWide<10>/*319:0*/ __Vtemp46;
    VlWide<10>/*319:0*/ __Vtemp47;
    VlWide<10>/*319:0*/ __Vtemp48;
    VlWide<10>/*319:0*/ __Vtemp49;
    VlWide<10>/*319:0*/ __Vtemp50;
    VlWide<10>/*319:0*/ __Vtemp51;
    VlWide<10>/*319:0*/ __Vtemp52;
    VlWide<10>/*319:0*/ __Vtemp53;
    VlWide<10>/*319:0*/ __Vtemp54;
    VlWide<10>/*319:0*/ __Vtemp55;
    VlWide<10>/*319:0*/ __Vtemp56;
    VlWide<10>/*319:0*/ __Vtemp57;
    VlWide<10>/*319:0*/ __Vtemp58;
    VlWide<10>/*319:0*/ __Vtemp59;
    VlWide<10>/*319:0*/ __Vtemp60;
    VlWide<10>/*319:0*/ __Vtemp61;
    VlWide<10>/*319:0*/ __Vtemp62;
    VlWide<10>/*319:0*/ __Vtemp63;
    VlWide<10>/*319:0*/ __Vtemp64;
    VlWide<10>/*319:0*/ __Vtemp65;
    VlWide<10>/*319:0*/ __Vtemp66;
    VlWide<10>/*319:0*/ __Vtemp67;
    VlWide<10>/*319:0*/ __Vtemp68;
    VlWide<10>/*319:0*/ __Vtemp69;
    VlWide<10>/*319:0*/ __Vtemp70;
    VlWide<10>/*319:0*/ __Vtemp71;
    VlWide<10>/*319:0*/ __Vtemp72;
    VlWide<10>/*319:0*/ __Vtemp73;
    VlWide<10>/*319:0*/ __Vtemp74;
    VlWide<10>/*319:0*/ __Vtemp75;
    VlWide<10>/*319:0*/ __Vtemp76;
    VlWide<10>/*319:0*/ __Vtemp77;
    VlWide<10>/*319:0*/ __Vtemp78;
    VlWide<10>/*319:0*/ __Vtemp79;
    VlWide<10>/*319:0*/ __Vtemp80;
    VlWide<10>/*319:0*/ __Vtemp81;
    VlWide<10>/*319:0*/ __Vtemp82;
    VlWide<10>/*319:0*/ __Vtemp83;
    VlWide<10>/*319:0*/ __Vtemp84;
    VlWide<10>/*319:0*/ __Vtemp85;
    VlWide<10>/*319:0*/ __Vtemp86;
    VlWide<10>/*319:0*/ __Vtemp87;
    VlWide<10>/*319:0*/ __Vtemp88;
    VlWide<10>/*319:0*/ __Vtemp89;
    VlWide<10>/*319:0*/ __Vtemp90;
    VlWide<10>/*319:0*/ __Vtemp91;
    VlWide<10>/*319:0*/ __Vtemp92;
    VlWide<10>/*319:0*/ __Vtemp93;
    VlWide<10>/*319:0*/ __Vtemp94;
    VlWide<10>/*319:0*/ __Vtemp95;
    VlWide<10>/*319:0*/ __Vtemp96;
    VlWide<10>/*319:0*/ __Vtemp97;
    VlWide<10>/*319:0*/ __Vtemp98;
    VlWide<10>/*319:0*/ __Vtemp99;
    VlWide<10>/*319:0*/ __Vtemp100;
    VlWide<10>/*319:0*/ __Vtemp101;
    VlWide<10>/*319:0*/ __Vtemp102;
    VlWide<10>/*319:0*/ __Vtemp103;
    VlWide<10>/*319:0*/ __Vtemp104;
    VlWide<10>/*319:0*/ __Vtemp105;
    VlWide<10>/*319:0*/ __Vtemp106;
    VlWide<10>/*319:0*/ __Vtemp107;
    VlWide<10>/*319:0*/ __Vtemp108;
    VlWide<10>/*319:0*/ __Vtemp109;
    VlWide<10>/*319:0*/ __Vtemp110;
    VlWide<10>/*319:0*/ __Vtemp111;
    VlWide<10>/*319:0*/ __Vtemp112;
    VlWide<10>/*319:0*/ __Vtemp113;
    VlWide<10>/*319:0*/ __Vtemp114;
    VlWide<10>/*319:0*/ __Vtemp115;
    VlWide<10>/*319:0*/ __Vtemp116;
    VlWide<10>/*319:0*/ __Vtemp117;
    VlWide<10>/*319:0*/ __Vtemp118;
    VlWide<10>/*319:0*/ __Vtemp119;
    VlWide<10>/*319:0*/ __Vtemp120;
    VlWide<10>/*319:0*/ __Vtemp121;
    VlWide<10>/*319:0*/ __Vtemp122;
    VlWide<10>/*319:0*/ __Vtemp123;
    VlWide<10>/*319:0*/ __Vtemp124;
    VlWide<10>/*319:0*/ __Vtemp125;
    VlWide<10>/*319:0*/ __Vtemp126;
    VlWide<10>/*319:0*/ __Vtemp127;
    VlWide<10>/*319:0*/ __Vtemp128;
    VlWide<10>/*319:0*/ __Vtemp129;
    VlWide<10>/*319:0*/ __Vtemp130;
    VlWide<10>/*319:0*/ __Vtemp131;
    VlWide<10>/*319:0*/ __Vtemp132;
    VlWide<10>/*319:0*/ __Vtemp133;
    VlWide<10>/*319:0*/ __Vtemp134;
    VlWide<10>/*319:0*/ __Vtemp135;
    VlWide<10>/*319:0*/ __Vtemp136;
    // Body
    vlSelf->__Vdly__test = vlSelf->__PVT__test;
    vlSelf->__Vdly__cpu_data_read = vlSelf->__PVT__cpu_data_read;
    vlSelf->__Vdly__cpu_ready = vlSelf->__PVT__cpu_ready;
    vlSelf->__Vdly__delay_cpu_req_addr = vlSelf->__PVT__delay_cpu_req_addr;
    vlSelf->__Vdly__count = vlSelf->__PVT__count;
    vlSelf->__Vdly__shift_ready = vlSelf->__PVT__shift_ready;
    vlSelf->__Vdly__mem_req_valid = vlSelf->__PVT__mem_req_valid;
    vlSelf->__Vdly__mem_req_addr = vlSelf->__PVT__mem_req_addr;
    vlSelf->__Vdlyvset__cache_data__v0 = 0U;
    vlSelf->__Vdlyvset__cache_data__v1 = 0U;
    vlSelf->__Vdlyvset__cache_data__v2 = 0U;
    vlSelf->__Vdly__test = 0U;
    if (((1U == (IData)(vlSelf->__PVT__state)) & (IData)(vlSelf->__PVT__hit))) {
        vlSelf->__Vdly__test = 1U;
        if (vlSelf->__PVT__hit1) {
            vlSelf->__Vdly__cpu_ready = 1U;
            VL_ASSIGN_W(309,__Vtemp3, vlSelf->__PVT__cache_data
                        [(0x7fU & VL_SEL_IIII(7,32,32,32, 
                                              ((0x1fU 
                                                >= 1U)
                                                ? (
                                                   VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                                   << 1U)
                                                : 0U), 0U, 7U))]);
            vlSelf->__Vdly__cpu_data_read = ((0x134U 
                                              >= (0x1ffU 
                                                  & VL_SEL_IIII(9,32,32,32, 
                                                                ((0x1fU 
                                                                  >= 6U)
                                                                  ? 
                                                                 (VL_EXTEND_II(32,3, 
                                                                               (7U 
                                                                                & VL_SEL_IIII(3,5,3,32, (IData)(vlSelf->__PVT__cpu_req_offset), 2U, 3U))) 
                                                                  << 6U)
                                                                  : 0U), 0U, 9U)))
                                              ? VL_SEL_QWII(64,309,9,32, __Vtemp3, 
                                                            (0x1ffU 
                                                             & VL_SEL_IIII(9,32,32,32, 
                                                                           ((0x1fU 
                                                                             >= 6U)
                                                                             ? 
                                                                            (VL_EXTEND_II(32,3, 
                                                                                (7U 
                                                                                & VL_SEL_IIII(3,5,3,32, (IData)(vlSelf->__PVT__cpu_req_offset), 2U, 3U))) 
                                                                             << 6U)
                                                                             : 0U), 0U, 9U)), 0x40U)
                                              : 0ULL);
        } else {
            vlSelf->__Vdly__cpu_ready = 1U;
            VL_ASSIGN_W(309,__Vtemp4, vlSelf->__PVT__cache_data
                        [(0x7fU & ((IData)(1U) + VL_SEL_IIII(7,32,32,32, 
                                                             ((0x1fU 
                                                               >= 1U)
                                                               ? 
                                                              (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                                               << 1U)
                                                               : 0U), 0U, 7U)))]);
            vlSelf->__Vdly__cpu_data_read = ((0x134U 
                                              >= (0x1ffU 
                                                  & VL_SEL_IIII(9,32,32,32, 
                                                                ((0x1fU 
                                                                  >= 6U)
                                                                  ? 
                                                                 (VL_EXTEND_II(32,3, 
                                                                               (7U 
                                                                                & VL_SEL_IIII(3,5,3,32, (IData)(vlSelf->__PVT__cpu_req_offset), 2U, 3U))) 
                                                                  << 6U)
                                                                  : 0U), 0U, 9U)))
                                              ? VL_SEL_QWII(64,309,9,32, __Vtemp4, 
                                                            (0x1ffU 
                                                             & VL_SEL_IIII(9,32,32,32, 
                                                                           ((0x1fU 
                                                                             >= 6U)
                                                                             ? 
                                                                            (VL_EXTEND_II(32,3, 
                                                                                (7U 
                                                                                & VL_SEL_IIII(3,5,3,32, (IData)(vlSelf->__PVT__cpu_req_offset), 2U, 3U))) 
                                                                             << 6U)
                                                                             : 0U), 0U, 9U)), 0x40U)
                                              : 0ULL);
        }
    } else if (((3U == (IData)(vlSelf->__PVT__state)) 
                & (IData)(vlSelf->__PVT__hit))) {
        vlSelf->__Vdly__test = 2U;
        vlSelf->__Vdly__cpu_ready = 1U;
        VL_ASSIGN_W(309,__Vtemp5, vlSelf->__PVT__cache_data
                    [(0x7fU & VL_SEL_IIII(7,32,32,32, 
                                          ((0x1fU >= 1U)
                                            ? (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                               << 1U)
                                            : 0U), 0U, 7U))]);
        VL_ASSIGN_W(309,__Vtemp6, vlSelf->__PVT__cache_data
                    [(0x7fU & ((IData)(1U) + VL_SEL_IIII(7,32,32,32, 
                                                         ((0x1fU 
                                                           >= 1U)
                                                           ? 
                                                          (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                                           << 1U)
                                                           : 0U), 0U, 7U)))]);
        vlSelf->__Vdly__cpu_data_read = ((IData)(vlSelf->__PVT__hit1)
                                          ? ((0x134U 
                                              >= (0x1ffU 
                                                  & VL_SEL_IIII(9,32,32,32, 
                                                                ((0x1fU 
                                                                  >= 6U)
                                                                  ? 
                                                                 (VL_EXTEND_II(32,3, 
                                                                               (7U 
                                                                                & VL_SEL_IIII(3,5,3,32, (IData)(vlSelf->__PVT__delay_cpu_req_offset), 2U, 3U))) 
                                                                  << 6U)
                                                                  : 0U), 0U, 9U)))
                                              ? VL_SEL_QWII(64,309,9,32, __Vtemp5, 
                                                            (0x1ffU 
                                                             & VL_SEL_IIII(9,32,32,32, 
                                                                           ((0x1fU 
                                                                             >= 6U)
                                                                             ? 
                                                                            (VL_EXTEND_II(32,3, 
                                                                                (7U 
                                                                                & VL_SEL_IIII(3,5,3,32, (IData)(vlSelf->__PVT__delay_cpu_req_offset), 2U, 3U))) 
                                                                             << 6U)
                                                                             : 0U), 0U, 9U)), 0x40U)
                                              : 0ULL)
                                          : ((0x134U 
                                              >= (0x1ffU 
                                                  & VL_SEL_IIII(9,32,32,32, 
                                                                ((0x1fU 
                                                                  >= 6U)
                                                                  ? 
                                                                 (VL_EXTEND_II(32,3, 
                                                                               (7U 
                                                                                & VL_SEL_IIII(3,5,3,32, (IData)(vlSelf->__PVT__delay_cpu_req_offset), 2U, 3U))) 
                                                                  << 6U)
                                                                  : 0U), 0U, 9U)))
                                              ? VL_SEL_QWII(64,309,9,32, __Vtemp6, 
                                                            (0x1ffU 
                                                             & VL_SEL_IIII(9,32,32,32, 
                                                                           ((0x1fU 
                                                                             >= 6U)
                                                                             ? 
                                                                            (VL_EXTEND_II(32,3, 
                                                                                (7U 
                                                                                & VL_SEL_IIII(3,5,3,32, (IData)(vlSelf->__PVT__delay_cpu_req_offset), 2U, 3U))) 
                                                                             << 6U)
                                                                             : 0U), 0U, 9U)), 0x40U)
                                              : 0ULL));
    } else {
        vlSelf->__Vdly__test = 3U;
        vlSelf->__Vdly__cpu_ready = 0U;
        vlSelf->__Vdly__cpu_data_read = vlSelf->__PVT__cpu_data_read;
    }
    vlSelf->__Vdly__delay_cpu_req_addr = (((1U == (IData)(vlSelf->__PVT__state)) 
                                           & (~ (IData)(vlSelf->__PVT__hit)))
                                           ? vlSelf->__PVT__cpu_req_addr
                                           : vlSelf->__PVT__delay_cpu_req_addr);
    if (vlSelf->__PVT__rst_n) {
        if ((2U == (IData)(vlSelf->__PVT__state))) {
            if (vlSelf->__PVT__mem_ready) {
                if (((~ (IData)(vlSelf->__PVT__dd_r_done)) 
                     & (IData)(vlSelf->__PVT__mem_ready))) {
                    if ((3U == (IData)(vlSelf->__PVT__count))) {
                        vlSelf->__Vdly__mem_req_valid = 0U;
                        VL_CONCAT_WQQ(116,52,64, __Vtemp7, vlSelf->__PVT__delay_cpu_req_tag, vlSelf->__PVT__mem_data_read);
                        VL_CONCAT_WIW(117,1,116, __Vtemp8, 1U, __Vtemp7);
                        VL_ASSIGN_W(117,vlSelf->__Vdlyvval__cache_data__v0, __Vtemp8);
                        vlSelf->__Vdlyvset__cache_data__v0 = 1U;
                        vlSelf->__Vdlyvlsb__cache_data__v0 = 0xc0U;
                        vlSelf->__Vdlyvdim0__cache_data__v0 
                            = (0x7fU & (VL_SEL_IIII(7,32,32,32, 
                                                    ((0x1fU 
                                                      >= 1U)
                                                      ? 
                                                     (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                                      << 1U)
                                                      : 0U), 0U, 7U) 
                                        + VL_SEL_IIII(7,32,32,32, 
                                                      VL_EXTEND_II(32,1, (IData)(vlSelf->__PVT__way)), 0U, 7U)));
                        vlSelf->__Vdly__count = 0U;
                        vlSelf->__Vdly__shift_ready = 1U;
                    } else {
                        vlSelf->__Vdly__mem_req_valid = 0U;
                        vlSelf->__Vlvbound1 = vlSelf->__PVT__mem_data_read;
                        if (VL_LIKELY((0x134U >= (0x1ffU 
                                                  & VL_SEL_IIII(9,32,32,32, 
                                                                ((0x1fU 
                                                                  >= 6U)
                                                                  ? 
                                                                 (VL_EXTEND_II(32,4, (IData)(vlSelf->__PVT__count)) 
                                                                  << 6U)
                                                                  : 0U), 0U, 9U))))) {
                            vlSelf->__Vdlyvval__cache_data__v1 
                                = vlSelf->__Vlvbound1;
                            vlSelf->__Vdlyvset__cache_data__v1 = 1U;
                            vlSelf->__Vdlyvlsb__cache_data__v1 
                                = (0x1ffU & VL_SEL_IIII(9,32,32,32, 
                                                        ((0x1fU 
                                                          >= 6U)
                                                          ? 
                                                         (VL_EXTEND_II(32,4, (IData)(vlSelf->__PVT__count)) 
                                                          << 6U)
                                                          : 0U), 0U, 9U));
                            vlSelf->__Vdlyvdim0__cache_data__v1 
                                = (0x7fU & (VL_SEL_IIII(7,32,32,32, 
                                                        ((0x1fU 
                                                          >= 1U)
                                                          ? 
                                                         (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                                          << 1U)
                                                          : 0U), 0U, 7U) 
                                            + VL_SEL_IIII(7,32,32,32, 
                                                          VL_EXTEND_II(32,1, (IData)(vlSelf->__PVT__way)), 0U, 7U)));
                        }
                        vlSelf->__Vdly__count = (0xfU 
                                                 & ((IData)(1U) 
                                                    + (IData)(vlSelf->__PVT__count)));
                        vlSelf->__Vdly__shift_ready 
                            = vlSelf->__PVT__shift_ready;
                    }
                } else {
                    VL_ASSIGN_W(309,__Vtemp9, vlSelf->__PVT__cache_data
                                [0U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v2, __Vtemp9);
                    vlSelf->__Vdlyvset__cache_data__v2 = 1U;
                    VL_ASSIGN_W(309,__Vtemp10, vlSelf->__PVT__cache_data
                                [1U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v3, __Vtemp10);
                    VL_ASSIGN_W(309,__Vtemp11, vlSelf->__PVT__cache_data
                                [2U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v4, __Vtemp11);
                    VL_ASSIGN_W(309,__Vtemp12, vlSelf->__PVT__cache_data
                                [3U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v5, __Vtemp12);
                    VL_ASSIGN_W(309,__Vtemp13, vlSelf->__PVT__cache_data
                                [4U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v6, __Vtemp13);
                    VL_ASSIGN_W(309,__Vtemp14, vlSelf->__PVT__cache_data
                                [5U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v7, __Vtemp14);
                    VL_ASSIGN_W(309,__Vtemp15, vlSelf->__PVT__cache_data
                                [6U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v8, __Vtemp15);
                    VL_ASSIGN_W(309,__Vtemp16, vlSelf->__PVT__cache_data
                                [7U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v9, __Vtemp16);
                    VL_ASSIGN_W(309,__Vtemp17, vlSelf->__PVT__cache_data
                                [8U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v10, __Vtemp17);
                    VL_ASSIGN_W(309,__Vtemp18, vlSelf->__PVT__cache_data
                                [9U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v11, __Vtemp18);
                    VL_ASSIGN_W(309,__Vtemp19, vlSelf->__PVT__cache_data
                                [0xaU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v12, __Vtemp19);
                    VL_ASSIGN_W(309,__Vtemp20, vlSelf->__PVT__cache_data
                                [0xbU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v13, __Vtemp20);
                    VL_ASSIGN_W(309,__Vtemp21, vlSelf->__PVT__cache_data
                                [0xcU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v14, __Vtemp21);
                    VL_ASSIGN_W(309,__Vtemp22, vlSelf->__PVT__cache_data
                                [0xdU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v15, __Vtemp22);
                    VL_ASSIGN_W(309,__Vtemp23, vlSelf->__PVT__cache_data
                                [0xeU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v16, __Vtemp23);
                    VL_ASSIGN_W(309,__Vtemp24, vlSelf->__PVT__cache_data
                                [0xfU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v17, __Vtemp24);
                    VL_ASSIGN_W(309,__Vtemp25, vlSelf->__PVT__cache_data
                                [0x10U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v18, __Vtemp25);
                    VL_ASSIGN_W(309,__Vtemp26, vlSelf->__PVT__cache_data
                                [0x11U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v19, __Vtemp26);
                    VL_ASSIGN_W(309,__Vtemp27, vlSelf->__PVT__cache_data
                                [0x12U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v20, __Vtemp27);
                    VL_ASSIGN_W(309,__Vtemp28, vlSelf->__PVT__cache_data
                                [0x13U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v21, __Vtemp28);
                    VL_ASSIGN_W(309,__Vtemp29, vlSelf->__PVT__cache_data
                                [0x14U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v22, __Vtemp29);
                    VL_ASSIGN_W(309,__Vtemp30, vlSelf->__PVT__cache_data
                                [0x15U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v23, __Vtemp30);
                    VL_ASSIGN_W(309,__Vtemp31, vlSelf->__PVT__cache_data
                                [0x16U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v24, __Vtemp31);
                    VL_ASSIGN_W(309,__Vtemp32, vlSelf->__PVT__cache_data
                                [0x17U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v25, __Vtemp32);
                    VL_ASSIGN_W(309,__Vtemp33, vlSelf->__PVT__cache_data
                                [0x18U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v26, __Vtemp33);
                    VL_ASSIGN_W(309,__Vtemp34, vlSelf->__PVT__cache_data
                                [0x19U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v27, __Vtemp34);
                    VL_ASSIGN_W(309,__Vtemp35, vlSelf->__PVT__cache_data
                                [0x1aU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v28, __Vtemp35);
                    VL_ASSIGN_W(309,__Vtemp36, vlSelf->__PVT__cache_data
                                [0x1bU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v29, __Vtemp36);
                    VL_ASSIGN_W(309,__Vtemp37, vlSelf->__PVT__cache_data
                                [0x1cU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v30, __Vtemp37);
                    VL_ASSIGN_W(309,__Vtemp38, vlSelf->__PVT__cache_data
                                [0x1dU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v31, __Vtemp38);
                    VL_ASSIGN_W(309,__Vtemp39, vlSelf->__PVT__cache_data
                                [0x1eU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v32, __Vtemp39);
                    VL_ASSIGN_W(309,__Vtemp40, vlSelf->__PVT__cache_data
                                [0x1fU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v33, __Vtemp40);
                    VL_ASSIGN_W(309,__Vtemp41, vlSelf->__PVT__cache_data
                                [0x20U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v34, __Vtemp41);
                    VL_ASSIGN_W(309,__Vtemp42, vlSelf->__PVT__cache_data
                                [0x21U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v35, __Vtemp42);
                    VL_ASSIGN_W(309,__Vtemp43, vlSelf->__PVT__cache_data
                                [0x22U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v36, __Vtemp43);
                    VL_ASSIGN_W(309,__Vtemp44, vlSelf->__PVT__cache_data
                                [0x23U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v37, __Vtemp44);
                    VL_ASSIGN_W(309,__Vtemp45, vlSelf->__PVT__cache_data
                                [0x24U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v38, __Vtemp45);
                    VL_ASSIGN_W(309,__Vtemp46, vlSelf->__PVT__cache_data
                                [0x25U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v39, __Vtemp46);
                    VL_ASSIGN_W(309,__Vtemp47, vlSelf->__PVT__cache_data
                                [0x26U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v40, __Vtemp47);
                    VL_ASSIGN_W(309,__Vtemp48, vlSelf->__PVT__cache_data
                                [0x27U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v41, __Vtemp48);
                    VL_ASSIGN_W(309,__Vtemp49, vlSelf->__PVT__cache_data
                                [0x28U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v42, __Vtemp49);
                    VL_ASSIGN_W(309,__Vtemp50, vlSelf->__PVT__cache_data
                                [0x29U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v43, __Vtemp50);
                    VL_ASSIGN_W(309,__Vtemp51, vlSelf->__PVT__cache_data
                                [0x2aU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v44, __Vtemp51);
                    VL_ASSIGN_W(309,__Vtemp52, vlSelf->__PVT__cache_data
                                [0x2bU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v45, __Vtemp52);
                    VL_ASSIGN_W(309,__Vtemp53, vlSelf->__PVT__cache_data
                                [0x2cU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v46, __Vtemp53);
                    VL_ASSIGN_W(309,__Vtemp54, vlSelf->__PVT__cache_data
                                [0x2dU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v47, __Vtemp54);
                    VL_ASSIGN_W(309,__Vtemp55, vlSelf->__PVT__cache_data
                                [0x2eU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v48, __Vtemp55);
                    VL_ASSIGN_W(309,__Vtemp56, vlSelf->__PVT__cache_data
                                [0x2fU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v49, __Vtemp56);
                    VL_ASSIGN_W(309,__Vtemp57, vlSelf->__PVT__cache_data
                                [0x30U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v50, __Vtemp57);
                    VL_ASSIGN_W(309,__Vtemp58, vlSelf->__PVT__cache_data
                                [0x31U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v51, __Vtemp58);
                    VL_ASSIGN_W(309,__Vtemp59, vlSelf->__PVT__cache_data
                                [0x32U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v52, __Vtemp59);
                    VL_ASSIGN_W(309,__Vtemp60, vlSelf->__PVT__cache_data
                                [0x33U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v53, __Vtemp60);
                    VL_ASSIGN_W(309,__Vtemp61, vlSelf->__PVT__cache_data
                                [0x34U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v54, __Vtemp61);
                    VL_ASSIGN_W(309,__Vtemp62, vlSelf->__PVT__cache_data
                                [0x35U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v55, __Vtemp62);
                    VL_ASSIGN_W(309,__Vtemp63, vlSelf->__PVT__cache_data
                                [0x36U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v56, __Vtemp63);
                    VL_ASSIGN_W(309,__Vtemp64, vlSelf->__PVT__cache_data
                                [0x37U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v57, __Vtemp64);
                    VL_ASSIGN_W(309,__Vtemp65, vlSelf->__PVT__cache_data
                                [0x38U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v58, __Vtemp65);
                    VL_ASSIGN_W(309,__Vtemp66, vlSelf->__PVT__cache_data
                                [0x39U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v59, __Vtemp66);
                    VL_ASSIGN_W(309,__Vtemp67, vlSelf->__PVT__cache_data
                                [0x3aU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v60, __Vtemp67);
                    VL_ASSIGN_W(309,__Vtemp68, vlSelf->__PVT__cache_data
                                [0x3bU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v61, __Vtemp68);
                    VL_ASSIGN_W(309,__Vtemp69, vlSelf->__PVT__cache_data
                                [0x3cU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v62, __Vtemp69);
                    VL_ASSIGN_W(309,__Vtemp70, vlSelf->__PVT__cache_data
                                [0x3dU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v63, __Vtemp70);
                    VL_ASSIGN_W(309,__Vtemp71, vlSelf->__PVT__cache_data
                                [0x3eU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v64, __Vtemp71);
                    VL_ASSIGN_W(309,__Vtemp72, vlSelf->__PVT__cache_data
                                [0x3fU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v65, __Vtemp72);
                    VL_ASSIGN_W(309,__Vtemp73, vlSelf->__PVT__cache_data
                                [0x40U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v66, __Vtemp73);
                    VL_ASSIGN_W(309,__Vtemp74, vlSelf->__PVT__cache_data
                                [0x41U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v67, __Vtemp74);
                    VL_ASSIGN_W(309,__Vtemp75, vlSelf->__PVT__cache_data
                                [0x42U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v68, __Vtemp75);
                    VL_ASSIGN_W(309,__Vtemp76, vlSelf->__PVT__cache_data
                                [0x43U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v69, __Vtemp76);
                    VL_ASSIGN_W(309,__Vtemp77, vlSelf->__PVT__cache_data
                                [0x44U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v70, __Vtemp77);
                    VL_ASSIGN_W(309,__Vtemp78, vlSelf->__PVT__cache_data
                                [0x45U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v71, __Vtemp78);
                    VL_ASSIGN_W(309,__Vtemp79, vlSelf->__PVT__cache_data
                                [0x46U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v72, __Vtemp79);
                    VL_ASSIGN_W(309,__Vtemp80, vlSelf->__PVT__cache_data
                                [0x47U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v73, __Vtemp80);
                    VL_ASSIGN_W(309,__Vtemp81, vlSelf->__PVT__cache_data
                                [0x48U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v74, __Vtemp81);
                    VL_ASSIGN_W(309,__Vtemp82, vlSelf->__PVT__cache_data
                                [0x49U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v75, __Vtemp82);
                    VL_ASSIGN_W(309,__Vtemp83, vlSelf->__PVT__cache_data
                                [0x4aU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v76, __Vtemp83);
                    VL_ASSIGN_W(309,__Vtemp84, vlSelf->__PVT__cache_data
                                [0x4bU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v77, __Vtemp84);
                    VL_ASSIGN_W(309,__Vtemp85, vlSelf->__PVT__cache_data
                                [0x4cU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v78, __Vtemp85);
                    VL_ASSIGN_W(309,__Vtemp86, vlSelf->__PVT__cache_data
                                [0x4dU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v79, __Vtemp86);
                    VL_ASSIGN_W(309,__Vtemp87, vlSelf->__PVT__cache_data
                                [0x4eU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v80, __Vtemp87);
                    VL_ASSIGN_W(309,__Vtemp88, vlSelf->__PVT__cache_data
                                [0x4fU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v81, __Vtemp88);
                    VL_ASSIGN_W(309,__Vtemp89, vlSelf->__PVT__cache_data
                                [0x50U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v82, __Vtemp89);
                    VL_ASSIGN_W(309,__Vtemp90, vlSelf->__PVT__cache_data
                                [0x51U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v83, __Vtemp90);
                    VL_ASSIGN_W(309,__Vtemp91, vlSelf->__PVT__cache_data
                                [0x52U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v84, __Vtemp91);
                    VL_ASSIGN_W(309,__Vtemp92, vlSelf->__PVT__cache_data
                                [0x53U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v85, __Vtemp92);
                    VL_ASSIGN_W(309,__Vtemp93, vlSelf->__PVT__cache_data
                                [0x54U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v86, __Vtemp93);
                    VL_ASSIGN_W(309,__Vtemp94, vlSelf->__PVT__cache_data
                                [0x55U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v87, __Vtemp94);
                    VL_ASSIGN_W(309,__Vtemp95, vlSelf->__PVT__cache_data
                                [0x56U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v88, __Vtemp95);
                    VL_ASSIGN_W(309,__Vtemp96, vlSelf->__PVT__cache_data
                                [0x57U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v89, __Vtemp96);
                    VL_ASSIGN_W(309,__Vtemp97, vlSelf->__PVT__cache_data
                                [0x58U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v90, __Vtemp97);
                    VL_ASSIGN_W(309,__Vtemp98, vlSelf->__PVT__cache_data
                                [0x59U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v91, __Vtemp98);
                    VL_ASSIGN_W(309,__Vtemp99, vlSelf->__PVT__cache_data
                                [0x5aU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v92, __Vtemp99);
                    VL_ASSIGN_W(309,__Vtemp100, vlSelf->__PVT__cache_data
                                [0x5bU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v93, __Vtemp100);
                    VL_ASSIGN_W(309,__Vtemp101, vlSelf->__PVT__cache_data
                                [0x5cU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v94, __Vtemp101);
                    VL_ASSIGN_W(309,__Vtemp102, vlSelf->__PVT__cache_data
                                [0x5dU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v95, __Vtemp102);
                    VL_ASSIGN_W(309,__Vtemp103, vlSelf->__PVT__cache_data
                                [0x5eU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v96, __Vtemp103);
                    VL_ASSIGN_W(309,__Vtemp104, vlSelf->__PVT__cache_data
                                [0x5fU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v97, __Vtemp104);
                    VL_ASSIGN_W(309,__Vtemp105, vlSelf->__PVT__cache_data
                                [0x60U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v98, __Vtemp105);
                    VL_ASSIGN_W(309,__Vtemp106, vlSelf->__PVT__cache_data
                                [0x61U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v99, __Vtemp106);
                    VL_ASSIGN_W(309,__Vtemp107, vlSelf->__PVT__cache_data
                                [0x62U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v100, __Vtemp107);
                    VL_ASSIGN_W(309,__Vtemp108, vlSelf->__PVT__cache_data
                                [0x63U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v101, __Vtemp108);
                    VL_ASSIGN_W(309,__Vtemp109, vlSelf->__PVT__cache_data
                                [0x64U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v102, __Vtemp109);
                    VL_ASSIGN_W(309,__Vtemp110, vlSelf->__PVT__cache_data
                                [0x65U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v103, __Vtemp110);
                    VL_ASSIGN_W(309,__Vtemp111, vlSelf->__PVT__cache_data
                                [0x66U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v104, __Vtemp111);
                    VL_ASSIGN_W(309,__Vtemp112, vlSelf->__PVT__cache_data
                                [0x67U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v105, __Vtemp112);
                    VL_ASSIGN_W(309,__Vtemp113, vlSelf->__PVT__cache_data
                                [0x68U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v106, __Vtemp113);
                    VL_ASSIGN_W(309,__Vtemp114, vlSelf->__PVT__cache_data
                                [0x69U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v107, __Vtemp114);
                    VL_ASSIGN_W(309,__Vtemp115, vlSelf->__PVT__cache_data
                                [0x6aU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v108, __Vtemp115);
                    VL_ASSIGN_W(309,__Vtemp116, vlSelf->__PVT__cache_data
                                [0x6bU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v109, __Vtemp116);
                    VL_ASSIGN_W(309,__Vtemp117, vlSelf->__PVT__cache_data
                                [0x6cU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v110, __Vtemp117);
                    VL_ASSIGN_W(309,__Vtemp118, vlSelf->__PVT__cache_data
                                [0x6dU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v111, __Vtemp118);
                    VL_ASSIGN_W(309,__Vtemp119, vlSelf->__PVT__cache_data
                                [0x6eU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v112, __Vtemp119);
                    VL_ASSIGN_W(309,__Vtemp120, vlSelf->__PVT__cache_data
                                [0x6fU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v113, __Vtemp120);
                    VL_ASSIGN_W(309,__Vtemp121, vlSelf->__PVT__cache_data
                                [0x70U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v114, __Vtemp121);
                    VL_ASSIGN_W(309,__Vtemp122, vlSelf->__PVT__cache_data
                                [0x71U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v115, __Vtemp122);
                    VL_ASSIGN_W(309,__Vtemp123, vlSelf->__PVT__cache_data
                                [0x72U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v116, __Vtemp123);
                    VL_ASSIGN_W(309,__Vtemp124, vlSelf->__PVT__cache_data
                                [0x73U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v117, __Vtemp124);
                    VL_ASSIGN_W(309,__Vtemp125, vlSelf->__PVT__cache_data
                                [0x74U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v118, __Vtemp125);
                    VL_ASSIGN_W(309,__Vtemp126, vlSelf->__PVT__cache_data
                                [0x75U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v119, __Vtemp126);
                    VL_ASSIGN_W(309,__Vtemp127, vlSelf->__PVT__cache_data
                                [0x76U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v120, __Vtemp127);
                    VL_ASSIGN_W(309,__Vtemp128, vlSelf->__PVT__cache_data
                                [0x77U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v121, __Vtemp128);
                    VL_ASSIGN_W(309,__Vtemp129, vlSelf->__PVT__cache_data
                                [0x78U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v122, __Vtemp129);
                    VL_ASSIGN_W(309,__Vtemp130, vlSelf->__PVT__cache_data
                                [0x79U]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v123, __Vtemp130);
                    VL_ASSIGN_W(309,__Vtemp131, vlSelf->__PVT__cache_data
                                [0x7aU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v124, __Vtemp131);
                    VL_ASSIGN_W(309,__Vtemp132, vlSelf->__PVT__cache_data
                                [0x7bU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v125, __Vtemp132);
                    VL_ASSIGN_W(309,__Vtemp133, vlSelf->__PVT__cache_data
                                [0x7cU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v126, __Vtemp133);
                    VL_ASSIGN_W(309,__Vtemp134, vlSelf->__PVT__cache_data
                                [0x7dU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v127, __Vtemp134);
                    VL_ASSIGN_W(309,__Vtemp135, vlSelf->__PVT__cache_data
                                [0x7eU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v128, __Vtemp135);
                    VL_ASSIGN_W(309,__Vtemp136, vlSelf->__PVT__cache_data
                                [0x7fU]);
                    VL_ASSIGN_W(309,vlSelf->__Vdlyvval__cache_data__v129, __Vtemp136);
                    vlSelf->__Vdly__count = 0U;
                    vlSelf->__Vdly__shift_ready = 1U;
                }
            } else {
                vlSelf->__Vdly__mem_req_valid = 1U;
                vlSelf->__Vdly__mem_req_addr = VL_CONCAT_QQI(64,59,5, 
                                                             (0x7ffffffffffffffULL 
                                                              & VL_SEL_QQII(59,64,6,32, vlSelf->__PVT__cpu_req_addr, 5U, 0x3bU)), 0U);
                vlSelf->__Vdly__count = 0U;
                vlSelf->__Vdly__shift_ready = 0U;
            }
        } else {
            vlSelf->__Vdly__mem_req_valid = 0U;
        }
    } else {
        vlSelf->__Vdly__count = 0U;
        vlSelf->__Vdly__shift_ready = 0U;
    }
    vlSelf->__PVT__test = vlSelf->__Vdly__test;
    vlSelf->__PVT__cpu_data_read = vlSelf->__Vdly__cpu_data_read;
    vlSelf->__PVT__cpu_ready = vlSelf->__Vdly__cpu_ready;
    vlSelf->__PVT__delay_cpu_req_addr = vlSelf->__Vdly__delay_cpu_req_addr;
    vlSelf->__PVT__count = vlSelf->__Vdly__count;
    vlSelf->__PVT__shift_ready = vlSelf->__Vdly__shift_ready;
    vlSelf->__Vdly__dd_r_done = vlSelf->__PVT__dd_r_done;
    vlSelf->__PVT__mem_req_valid = vlSelf->__Vdly__mem_req_valid;
    if (vlSelf->__Vdlyvset__cache_data__v0) {
        VL_ASSIGNSEL_WIIW(309,117,(IData)(vlSelf->__Vdlyvlsb__cache_data__v0), 
                          vlSelf->__PVT__cache_data
                          [vlSelf->__Vdlyvdim0__cache_data__v0], vlSelf->__Vdlyvval__cache_data__v0);
    }
    if (vlSelf->__Vdlyvset__cache_data__v1) {
        VL_ASSIGNSEL_WIIQ(309,64,(IData)(vlSelf->__Vdlyvlsb__cache_data__v1), 
                          vlSelf->__PVT__cache_data
                          [vlSelf->__Vdlyvdim0__cache_data__v1], vlSelf->__Vdlyvval__cache_data__v1);
    }
    if (vlSelf->__Vdlyvset__cache_data__v2) {
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0U], vlSelf->__Vdlyvval__cache_data__v2);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[1U], vlSelf->__Vdlyvval__cache_data__v3);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[2U], vlSelf->__Vdlyvval__cache_data__v4);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[3U], vlSelf->__Vdlyvval__cache_data__v5);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[4U], vlSelf->__Vdlyvval__cache_data__v6);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[5U], vlSelf->__Vdlyvval__cache_data__v7);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[6U], vlSelf->__Vdlyvval__cache_data__v8);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[7U], vlSelf->__Vdlyvval__cache_data__v9);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[8U], vlSelf->__Vdlyvval__cache_data__v10);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[9U], vlSelf->__Vdlyvval__cache_data__v11);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0xaU], vlSelf->__Vdlyvval__cache_data__v12);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0xbU], vlSelf->__Vdlyvval__cache_data__v13);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0xcU], vlSelf->__Vdlyvval__cache_data__v14);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0xdU], vlSelf->__Vdlyvval__cache_data__v15);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0xeU], vlSelf->__Vdlyvval__cache_data__v16);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0xfU], vlSelf->__Vdlyvval__cache_data__v17);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x10U], vlSelf->__Vdlyvval__cache_data__v18);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x11U], vlSelf->__Vdlyvval__cache_data__v19);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x12U], vlSelf->__Vdlyvval__cache_data__v20);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x13U], vlSelf->__Vdlyvval__cache_data__v21);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x14U], vlSelf->__Vdlyvval__cache_data__v22);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x15U], vlSelf->__Vdlyvval__cache_data__v23);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x16U], vlSelf->__Vdlyvval__cache_data__v24);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x17U], vlSelf->__Vdlyvval__cache_data__v25);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x18U], vlSelf->__Vdlyvval__cache_data__v26);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x19U], vlSelf->__Vdlyvval__cache_data__v27);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x1aU], vlSelf->__Vdlyvval__cache_data__v28);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x1bU], vlSelf->__Vdlyvval__cache_data__v29);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x1cU], vlSelf->__Vdlyvval__cache_data__v30);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x1dU], vlSelf->__Vdlyvval__cache_data__v31);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x1eU], vlSelf->__Vdlyvval__cache_data__v32);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x1fU], vlSelf->__Vdlyvval__cache_data__v33);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x20U], vlSelf->__Vdlyvval__cache_data__v34);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x21U], vlSelf->__Vdlyvval__cache_data__v35);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x22U], vlSelf->__Vdlyvval__cache_data__v36);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x23U], vlSelf->__Vdlyvval__cache_data__v37);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x24U], vlSelf->__Vdlyvval__cache_data__v38);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x25U], vlSelf->__Vdlyvval__cache_data__v39);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x26U], vlSelf->__Vdlyvval__cache_data__v40);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x27U], vlSelf->__Vdlyvval__cache_data__v41);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x28U], vlSelf->__Vdlyvval__cache_data__v42);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x29U], vlSelf->__Vdlyvval__cache_data__v43);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x2aU], vlSelf->__Vdlyvval__cache_data__v44);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x2bU], vlSelf->__Vdlyvval__cache_data__v45);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x2cU], vlSelf->__Vdlyvval__cache_data__v46);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x2dU], vlSelf->__Vdlyvval__cache_data__v47);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x2eU], vlSelf->__Vdlyvval__cache_data__v48);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x2fU], vlSelf->__Vdlyvval__cache_data__v49);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x30U], vlSelf->__Vdlyvval__cache_data__v50);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x31U], vlSelf->__Vdlyvval__cache_data__v51);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x32U], vlSelf->__Vdlyvval__cache_data__v52);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x33U], vlSelf->__Vdlyvval__cache_data__v53);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x34U], vlSelf->__Vdlyvval__cache_data__v54);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x35U], vlSelf->__Vdlyvval__cache_data__v55);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x36U], vlSelf->__Vdlyvval__cache_data__v56);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x37U], vlSelf->__Vdlyvval__cache_data__v57);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x38U], vlSelf->__Vdlyvval__cache_data__v58);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x39U], vlSelf->__Vdlyvval__cache_data__v59);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x3aU], vlSelf->__Vdlyvval__cache_data__v60);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x3bU], vlSelf->__Vdlyvval__cache_data__v61);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x3cU], vlSelf->__Vdlyvval__cache_data__v62);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x3dU], vlSelf->__Vdlyvval__cache_data__v63);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x3eU], vlSelf->__Vdlyvval__cache_data__v64);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x3fU], vlSelf->__Vdlyvval__cache_data__v65);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x40U], vlSelf->__Vdlyvval__cache_data__v66);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x41U], vlSelf->__Vdlyvval__cache_data__v67);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x42U], vlSelf->__Vdlyvval__cache_data__v68);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x43U], vlSelf->__Vdlyvval__cache_data__v69);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x44U], vlSelf->__Vdlyvval__cache_data__v70);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x45U], vlSelf->__Vdlyvval__cache_data__v71);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x46U], vlSelf->__Vdlyvval__cache_data__v72);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x47U], vlSelf->__Vdlyvval__cache_data__v73);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x48U], vlSelf->__Vdlyvval__cache_data__v74);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x49U], vlSelf->__Vdlyvval__cache_data__v75);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x4aU], vlSelf->__Vdlyvval__cache_data__v76);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x4bU], vlSelf->__Vdlyvval__cache_data__v77);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x4cU], vlSelf->__Vdlyvval__cache_data__v78);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x4dU], vlSelf->__Vdlyvval__cache_data__v79);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x4eU], vlSelf->__Vdlyvval__cache_data__v80);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x4fU], vlSelf->__Vdlyvval__cache_data__v81);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x50U], vlSelf->__Vdlyvval__cache_data__v82);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x51U], vlSelf->__Vdlyvval__cache_data__v83);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x52U], vlSelf->__Vdlyvval__cache_data__v84);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x53U], vlSelf->__Vdlyvval__cache_data__v85);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x54U], vlSelf->__Vdlyvval__cache_data__v86);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x55U], vlSelf->__Vdlyvval__cache_data__v87);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x56U], vlSelf->__Vdlyvval__cache_data__v88);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x57U], vlSelf->__Vdlyvval__cache_data__v89);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x58U], vlSelf->__Vdlyvval__cache_data__v90);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x59U], vlSelf->__Vdlyvval__cache_data__v91);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x5aU], vlSelf->__Vdlyvval__cache_data__v92);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x5bU], vlSelf->__Vdlyvval__cache_data__v93);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x5cU], vlSelf->__Vdlyvval__cache_data__v94);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x5dU], vlSelf->__Vdlyvval__cache_data__v95);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x5eU], vlSelf->__Vdlyvval__cache_data__v96);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x5fU], vlSelf->__Vdlyvval__cache_data__v97);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x60U], vlSelf->__Vdlyvval__cache_data__v98);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x61U], vlSelf->__Vdlyvval__cache_data__v99);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x62U], vlSelf->__Vdlyvval__cache_data__v100);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x63U], vlSelf->__Vdlyvval__cache_data__v101);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x64U], vlSelf->__Vdlyvval__cache_data__v102);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x65U], vlSelf->__Vdlyvval__cache_data__v103);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x66U], vlSelf->__Vdlyvval__cache_data__v104);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x67U], vlSelf->__Vdlyvval__cache_data__v105);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x68U], vlSelf->__Vdlyvval__cache_data__v106);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x69U], vlSelf->__Vdlyvval__cache_data__v107);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x6aU], vlSelf->__Vdlyvval__cache_data__v108);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x6bU], vlSelf->__Vdlyvval__cache_data__v109);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x6cU], vlSelf->__Vdlyvval__cache_data__v110);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x6dU], vlSelf->__Vdlyvval__cache_data__v111);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x6eU], vlSelf->__Vdlyvval__cache_data__v112);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x6fU], vlSelf->__Vdlyvval__cache_data__v113);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x70U], vlSelf->__Vdlyvval__cache_data__v114);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x71U], vlSelf->__Vdlyvval__cache_data__v115);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x72U], vlSelf->__Vdlyvval__cache_data__v116);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x73U], vlSelf->__Vdlyvval__cache_data__v117);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x74U], vlSelf->__Vdlyvval__cache_data__v118);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x75U], vlSelf->__Vdlyvval__cache_data__v119);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x76U], vlSelf->__Vdlyvval__cache_data__v120);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x77U], vlSelf->__Vdlyvval__cache_data__v121);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x78U], vlSelf->__Vdlyvval__cache_data__v122);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x79U], vlSelf->__Vdlyvval__cache_data__v123);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x7aU], vlSelf->__Vdlyvval__cache_data__v124);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x7bU], vlSelf->__Vdlyvval__cache_data__v125);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x7cU], vlSelf->__Vdlyvval__cache_data__v126);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x7dU], vlSelf->__Vdlyvval__cache_data__v127);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x7eU], vlSelf->__Vdlyvval__cache_data__v128);
        VL_ASSIGN_W(309,vlSelf->__PVT__cache_data[0x7fU], vlSelf->__Vdlyvval__cache_data__v129);
    }
    vlSelf->__Vdly__state = vlSelf->__PVT__state;
    vlSelf->__PVT__mem_req_addr = vlSelf->__Vdly__mem_req_addr;
    vlSelf->__PVT__delay_cpu_req_offset = (0x1fU & 
                                           VL_SEL_IQII(5,64,6,32, vlSelf->__PVT__delay_cpu_req_addr, 0U, 5U));
    vlSelf->__PVT__delay_cpu_req_index = (0x7fU & VL_SEL_IQII(7,64,6,32, vlSelf->__PVT__delay_cpu_req_addr, 5U, 7U));
    vlSelf->__PVT__delay_cpu_req_tag = (0xfffffffffffffULL 
                                        & VL_SEL_QQII(52,64,6,32, vlSelf->__PVT__delay_cpu_req_addr, 0xcU, 0x34U));
    vlSelf->__Vdly__dd_r_done = ((IData)(vlSelf->__PVT__rst_n) 
                                 & (IData)(vlSelf->__PVT__mem_done));
    vlSelf->__Vdly__state = ((IData)(vlSelf->__PVT__rst_n)
                              ? (IData)(vlSelf->__PVT__next_state)
                              : 0U);
    vlSelf->__PVT__dd_r_done = vlSelf->__Vdly__dd_r_done;
    vlSelf->__PVT__state = vlSelf->__Vdly__state;
}

VL_INLINE_OPT void Vysyx_22040175_top_i_cache___combo__TOP__ysyx_22040175_top__u_if_stage__u_i_cache__6(Vysyx_22040175_top_i_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vysyx_22040175_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vysyx_22040175_top_i_cache___combo__TOP__ysyx_22040175_top__u_if_stage__u_i_cache__6\n"); );
    // Variables
    VlWide<10>/*319:0*/ __Vtemp149;
    VlWide<10>/*319:0*/ __Vtemp150;
    VlWide<10>/*319:0*/ __Vtemp151;
    VlWide<10>/*319:0*/ __Vtemp152;
    VlWide<10>/*319:0*/ __Vtemp153;
    VlWide<10>/*319:0*/ __Vtemp154;
    VlWide<10>/*319:0*/ __Vtemp155;
    VlWide<10>/*319:0*/ __Vtemp156;
    VlWide<10>/*319:0*/ __Vtemp157;
    VlWide<10>/*319:0*/ __Vtemp158;
    VlWide<10>/*319:0*/ __Vtemp159;
    VlWide<10>/*319:0*/ __Vtemp160;
    // Body
    vlSelf->__PVT__cpu_req_offset = (0x1fU & VL_SEL_IQII(5,64,6,32, vlSelf->__PVT__cpu_req_addr, 0U, 5U));
    vlSelf->__PVT__cpu_req_tag = (0xfffffffffffffULL 
                                  & VL_SEL_QQII(52,64,6,32, vlSelf->__PVT__cpu_req_addr, 0xcU, 0x34U));
    vlSelf->__PVT__cpu_req_index = (0x7fU & VL_SEL_IQII(7,64,6,32, vlSelf->__PVT__cpu_req_addr, 5U, 7U));
    VL_ASSIGN_W(309,__Vtemp149, vlSelf->__PVT__cache_data
                [(0x7fU & VL_SEL_IIII(7,32,32,32, (
                                                   (0x1fU 
                                                    >= 1U)
                                                    ? 
                                                   (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                                    << 1U)
                                                    : 0U), 0U, 7U))]);
    VL_ASSIGN_W(309,__Vtemp150, vlSelf->__PVT__cache_data
                [(0x7fU & VL_SEL_IIII(7,32,32,32, (
                                                   (0x1fU 
                                                    >= 1U)
                                                    ? 
                                                   (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                                    << 1U)
                                                    : 0U), 0U, 7U))]);
    VL_ASSIGN_W(309,__Vtemp151, vlSelf->__PVT__cache_data
                [(0x7fU & VL_SEL_IIII(7,32,32,32, (
                                                   (0x1fU 
                                                    >= 1U)
                                                    ? 
                                                   (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__delay_cpu_req_index)) 
                                                    << 1U)
                                                    : 0U), 0U, 7U))]);
    VL_ASSIGN_W(309,__Vtemp152, vlSelf->__PVT__cache_data
                [(0x7fU & VL_SEL_IIII(7,32,32,32, (
                                                   (0x1fU 
                                                    >= 1U)
                                                    ? 
                                                   (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                                    << 1U)
                                                    : 0U), 0U, 7U))]);
    vlSelf->__PVT__hit1 = ((1U == (IData)(vlSelf->__PVT__state))
                            ? (VL_BITSEL_IWII(1,309,9,32, __Vtemp149, 0x134U) 
                               & ((0xfffffffffffffULL 
                                   & VL_SEL_QWII(52,309,9,32, __Vtemp150, 0x100U, 0x34U)) 
                                  == vlSelf->__PVT__cpu_req_tag))
                            : ((3U == (IData)(vlSelf->__PVT__state)) 
                               & (VL_BITSEL_IWII(1,309,9,32, __Vtemp151, 0x134U) 
                                  & ((0xfffffffffffffULL 
                                      & VL_SEL_QWII(52,309,9,32, __Vtemp152, 0x100U, 0x34U)) 
                                     == vlSelf->__PVT__delay_cpu_req_tag))));
    VL_ASSIGN_W(309,__Vtemp153, vlSelf->__PVT__cache_data
                [(0x7fU & ((IData)(1U) + VL_SEL_IIII(7,32,32,32, 
                                                     ((0x1fU 
                                                       >= 1U)
                                                       ? 
                                                      (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                                       << 1U)
                                                       : 0U), 0U, 7U)))]);
    VL_ASSIGN_W(309,__Vtemp154, vlSelf->__PVT__cache_data
                [(0x7fU & ((IData)(1U) + VL_SEL_IIII(7,32,32,32, 
                                                     ((0x1fU 
                                                       >= 1U)
                                                       ? 
                                                      (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                                       << 1U)
                                                       : 0U), 0U, 7U)))]);
    VL_ASSIGN_W(309,__Vtemp155, vlSelf->__PVT__cache_data
                [(0x7fU & ((IData)(1U) + VL_SEL_IIII(7,32,32,32, 
                                                     ((0x1fU 
                                                       >= 1U)
                                                       ? 
                                                      (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__delay_cpu_req_index)) 
                                                       << 1U)
                                                       : 0U), 0U, 7U)))]);
    VL_ASSIGN_W(309,__Vtemp156, vlSelf->__PVT__cache_data
                [(0x7fU & ((IData)(1U) + VL_SEL_IIII(7,32,32,32, 
                                                     ((0x1fU 
                                                       >= 1U)
                                                       ? 
                                                      (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                                       << 1U)
                                                       : 0U), 0U, 7U)))]);
    vlSelf->__PVT__hit2 = ((1U == (IData)(vlSelf->__PVT__state))
                            ? (VL_BITSEL_IWII(1,309,9,32, __Vtemp153, 0x134U) 
                               & ((0xfffffffffffffULL 
                                   & VL_SEL_QWII(52,309,9,32, __Vtemp154, 0x100U, 0x34U)) 
                                  == vlSelf->__PVT__cpu_req_tag))
                            : ((3U == (IData)(vlSelf->__PVT__state)) 
                               & (VL_BITSEL_IWII(1,309,9,32, __Vtemp155, 0x134U) 
                                  & ((0xfffffffffffffULL 
                                      & VL_SEL_QWII(52,309,9,32, __Vtemp156, 0x100U, 0x34U)) 
                                     == vlSelf->__PVT__delay_cpu_req_tag))));
    vlSelf->__PVT__hit = (((1U == (IData)(vlSelf->__PVT__state)) 
                           | (3U == (IData)(vlSelf->__PVT__state))) 
                          & ((IData)(vlSelf->__PVT__hit1) 
                             | (IData)(vlSelf->__PVT__hit2)));
    vlSelf->__PVT__next_state = ((0U == (IData)(vlSelf->__PVT__state))
                                  ? ((IData)(vlSelf->__PVT__cpu_req_valid)
                                      ? 1U : 0U) : 
                                 ((1U == (IData)(vlSelf->__PVT__state))
                                   ? ((IData)(vlSelf->__PVT__hit)
                                       ? 0U : 2U) : 
                                  ((2U == (IData)(vlSelf->__PVT__state))
                                    ? ((IData)(vlSelf->__PVT__shift_ready)
                                        ? 3U : 2U) : 
                                   ((3U == (IData)(vlSelf->__PVT__state))
                                     ? ((IData)(vlSelf->__PVT__hit)
                                         ? 0U : 2U)
                                     : 0U))));
    if (((1U == (IData)(vlSelf->__PVT__state)) & (~ (IData)(vlSelf->__PVT__hit)))) {
        VL_ASSIGN_W(309,__Vtemp157, vlSelf->__PVT__cache_data
                    [(0x7fU & VL_SEL_IIII(7,32,32,32, 
                                          ((0x1fU >= 1U)
                                            ? (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                               << 1U)
                                            : 0U), 0U, 7U))]);
        VL_ASSIGN_W(309,__Vtemp158, vlSelf->__PVT__cache_data
                    [(0x7fU & ((IData)(1U) + VL_SEL_IIII(7,32,32,32, 
                                                         ((0x1fU 
                                                           >= 1U)
                                                           ? 
                                                          (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                                           << 1U)
                                                           : 0U), 0U, 7U)))]);
        VL_ASSIGN_W(309,__Vtemp159, vlSelf->__PVT__cache_data
                    [(0x7fU & VL_SEL_IIII(7,32,32,32, 
                                          ((0x1fU >= 1U)
                                            ? (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                               << 1U)
                                            : 0U), 0U, 7U))]);
        VL_ASSIGN_W(309,__Vtemp160, vlSelf->__PVT__cache_data
                    [(0x7fU & ((IData)(1U) + VL_SEL_IIII(7,32,32,32, 
                                                         ((0x1fU 
                                                           >= 1U)
                                                           ? 
                                                          (VL_EXTEND_II(32,7, (IData)(vlSelf->__PVT__cpu_req_index)) 
                                                           << 1U)
                                                           : 0U), 0U, 7U)))]);
        vlSelf->__PVT__way = ((1U != VL_CONCAT_III(2,1,1, 
                                                   (1U 
                                                    & VL_BITSEL_IWII(1,309,9,32, __Vtemp157, 0x134U)), 
                                                   (1U 
                                                    & VL_BITSEL_IWII(1,309,9,32, __Vtemp158, 0x134U)))) 
                              & (2U == VL_CONCAT_III(2,1,1, 
                                                     (1U 
                                                      & VL_BITSEL_IWII(1,309,9,32, __Vtemp159, 0x134U)), 
                                                     (1U 
                                                      & VL_BITSEL_IWII(1,309,9,32, __Vtemp160, 0x134U)))));
    }
}
