#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Feb 25 21:43:11 2026
# Process ID: 825485
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :3400.000 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :112162 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.023 ; gain = 38.836 ; free physical = 91603 ; free virtual = 106591
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 825494
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2106.527 ; gain = 426.508 ; free physical = 90646 ; free virtual = 105853
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_145' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject.vhd:2377]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_153' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject.vhd:2418]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject.vhd:2493]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:166]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U40' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12236]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U41' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12251]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U42' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12266]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U43' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12281]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U44' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12296]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U45' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12311]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U46' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12326]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U47' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12341]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U48' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12356]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U49' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12371]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U50' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12386]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U51' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12401]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U52' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12416]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U53' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12431]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U54' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12446]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U55' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12461]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U56' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12476]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U57' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12491]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U58' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12506]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U59' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12521]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U60' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12536]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U61' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12551]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U62' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12566]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U63' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12581]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U64' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12596]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U65' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12611]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U66' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12626]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U67' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12641]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U68' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12656]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U69' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12671]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U70' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12686]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U71' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12701]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U72' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12716]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U73' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12731]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U74' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12746]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U75' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12761]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U76' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12776]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U77' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12791]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U78' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12806]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U79' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12821]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U80' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12836]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U81' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12851]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U82' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12866]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U83' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12881]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U84' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12896]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U85' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12911]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U86' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12926]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U87' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12941]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U88' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12956]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U89' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12971]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U90' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:12986]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U91' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13001]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U92' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13016]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U93' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13031]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U94' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13046]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U95' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13061]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U96' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13076]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U97' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13091]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U98' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13106]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U99' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13121]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U100' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13136]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U101' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13151]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U102' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13166]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U103' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13181]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U104' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13196]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U105' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13211]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U106' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13226]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U107' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13241]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U108' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13256]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U109' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13271]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U110' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13286]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U111' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13301]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U112' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13316]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U113' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13331]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U114' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13346]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U115' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13361]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U116' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13376]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U117' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13391]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U118' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13406]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U119' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13421]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U120' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13436]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U121' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13451]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U122' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13466]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U123' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13481]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U124' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13496]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U125' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13511]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U126' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13526]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U127' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13541]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U128' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13556]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U129' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13571]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U130' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13586]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U131' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13601]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U132' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13616]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U133' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13631]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U134' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13646]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U135' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13661]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U136' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13676]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:166]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:35]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:247]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:43]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:262]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:177]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:177]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:95]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:73]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5s_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5s_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5ns_12_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5ns_12_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6ns_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6ns_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6s_14_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6s_14_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:73]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:59]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:38]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2819.457 ; gain = 1139.438 ; free physical = 85134 ; free virtual = 100454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2819.457 ; gain = 1139.438 ; free physical = 84689 ; free virtual = 100010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2827.461 ; gain = 1147.441 ; free physical = 84688 ; free virtual = 100009
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln73_571_reg_1283615_reg' and it is trimmed from '21' to '16' bits. [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:22628]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 3025.031 ; gain = 1345.012 ; free physical = 83193 ; free virtual = 98702
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 177   
	   3 Input   21 Bit       Adders := 425   
	   3 Input   20 Bit       Adders := 607   
	   2 Input   20 Bit       Adders := 137   
	   3 Input   19 Bit       Adders := 291   
	   2 Input   16 Bit       Adders := 1404  
	   3 Input   16 Bit       Adders := 2219  
	   2 Input   15 Bit       Adders := 653   
	   3 Input   15 Bit       Adders := 43    
	   2 Input   14 Bit       Adders := 462   
	   3 Input   14 Bit       Adders := 25    
	   2 Input   13 Bit       Adders := 432   
	   3 Input   13 Bit       Adders := 77    
	   4 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 312   
	   3 Input   12 Bit       Adders := 103   
	   4 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 108   
	   3 Input   11 Bit       Adders := 88    
	   4 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 80    
	   3 Input   10 Bit       Adders := 50    
	   3 Input    9 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 65    
	   2 Input    8 Bit       Adders := 202   
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 356   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               21 Bit    Registers := 158   
	               20 Bit    Registers := 14    
	               19 Bit    Registers := 49    
	               18 Bit    Registers := 44    
	               17 Bit    Registers := 20    
	               16 Bit    Registers := 5743  
	               15 Bit    Registers := 1591  
	               14 Bit    Registers := 738   
	               13 Bit    Registers := 417   
	               12 Bit    Registers := 304   
	               11 Bit    Registers := 149   
	               10 Bit    Registers := 190   
	                9 Bit    Registers := 159   
	                8 Bit    Registers := 512   
	                7 Bit    Registers := 42    
	                6 Bit    Registers := 31    
	                5 Bit    Registers := 11    
	                1 Bit    Registers := 591   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 169   
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 704   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 187   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U118/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U118/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U118/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U118/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U118/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U45/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U45/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U45/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U45/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U45/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U128/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U128/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U128/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U128/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U128/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U41/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U41/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U41/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U153/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U153/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U153/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U153/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U153/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U88/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U88/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U88/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U88/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U88/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U73/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U73/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U73/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U73/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U73/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U167/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U167/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U167/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U167/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U167/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U193/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U193/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U193/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U193/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U193/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U184/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U184/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U184/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U184/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U184/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U547/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U547/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U547/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U547/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U547/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U510/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U510/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U510/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U510/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U510/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U529/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U529/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U529/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U529/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U529/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U518/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_94_val_read_reg_1282163_reg is absorbed into DSP mul_16s_5ns_21_2_0_U518/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U518/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U518/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U518/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U518/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U551/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U551/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U551/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U551/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U551/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U559/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U559/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U559/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U559/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U559/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U493/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U493/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U493/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U493/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U493/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U509/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U509/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U509/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U509/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U509/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U43/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U43/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U43/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U43/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U43/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U133/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U133/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U133/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U133/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U133/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U148/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U148/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U148/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U148/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U148/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U141/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U141/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U141/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U141/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U141/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U124/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U124/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U124/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U124/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U124/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U70/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U70/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U70/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U70/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U70/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U56/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U56/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U56/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U56/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U56/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U187/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U187/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U187/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U187/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U187/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U180/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U180/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U180/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U180/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U180/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U139/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U139/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U139/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U139/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U139/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U67/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U67/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U67/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U67/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U67/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U92/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U92/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U92/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U92/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U92/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U81/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U81/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U81/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U81/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U81/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U135/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U135/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U135/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U135/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U135/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U65/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U65/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U65/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U65/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U65/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U102/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U102/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U102/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U102/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U102/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U84/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U84/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U84/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U84/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U84/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U79/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U79/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U79/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U79/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U79/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U155/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U155/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U155/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U155/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U155/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U156/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U156/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U156/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U156/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U156/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U93/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U93/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U93/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U93/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U93/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U113/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U113/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U113/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U113/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U113/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U172/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U172/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U172/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U172/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U172/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U173/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U173/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U173/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U173/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U173/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U89/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U89/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U89/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U89/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U89/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U101/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U101/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U101/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U101/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U101/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U179/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U179/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U179/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U179/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U179/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U68/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U68/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U68/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U68/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U68/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U61/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U61/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U61/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U61/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U61/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U176/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U176/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U176/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U176/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U176/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U181/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U181/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U181/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U181/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U181/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U103/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U103/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U103/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U103/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U103/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U49/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U49/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U49/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U49/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U49/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U115/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U115/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U115/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U115/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U115/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U110/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U110/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U110/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U110/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U110/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U86/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U86/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U86/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U86/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U86/buff0_reg.
INFO: [Synth 8-3886] merging instance 'sext_ln17_305_reg_2409316_reg[14]' (FDE) to 'sext_ln17_305_reg_2409316_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_404_reg_2413747_reg[0]' (FDE) to 'sext_ln17_200_reg_2413752_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_404_reg_2413747_reg[1]' (FDE) to 'sext_ln17_200_reg_2413752_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_404_reg_2413747_reg[2]' (FDE) to 'sext_ln17_200_reg_2413752_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_404_reg_2413747_reg[3]' (FDE) to 'sext_ln17_200_reg_2413752_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_404_reg_2413747_reg[4]' (FDE) to 'sext_ln17_200_reg_2413752_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_404_reg_2413747_reg[5]' (FDE) to 'sext_ln17_200_reg_2413752_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_404_reg_2413747_reg[6]' (FDE) to 'sext_ln17_200_reg_2413752_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_404_reg_2413747_reg[7]' (FDE) to 'sext_ln17_200_reg_2413752_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_404_reg_2413747_reg[8]' (FDE) to 'sext_ln17_200_reg_2413752_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_404_reg_2413747_reg[9]' (FDE) to 'sext_ln17_200_reg_2413752_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_404_reg_2413747_reg[10]' (FDE) to 'sext_ln17_200_reg_2413752_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_404_reg_2413747_reg[11]' (FDE) to 'sext_ln17_200_reg_2413752_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_311_reg_2406365_reg[20]' (FDE) to 'sext_ln73_311_reg_2406365_reg[19]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_311_reg_2406365_reg[19]' (FDE) to 'sext_ln73_311_reg_2406365_reg[18]'
INFO: [Synth 8-3886] merging instance 'mult_615_reg_2408696_reg[13]' (FDE) to 'mult_615_reg_2408696_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_615_reg_2408696_pp0_iter2_reg_reg[13]' (FDE) to 'mult_615_reg_2408696_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_722_reg_2406416_reg[20]' (FDE) to 'sub_ln73_722_reg_2406416_reg[19]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[20]' (FDE) to 'tmp_1250_reg_2406446_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[3]' (FDE) to 'tmp_1250_reg_2406446_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[4]' (FDE) to 'tmp_1250_reg_2406446_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[5]' (FDE) to 'tmp_1250_reg_2406446_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[6]' (FDE) to 'tmp_1250_reg_2406446_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[7]' (FDE) to 'tmp_1250_reg_2406446_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[8]' (FDE) to 'tmp_1250_reg_2406446_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[9]' (FDE) to 'tmp_1250_reg_2406446_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[10]' (FDE) to 'tmp_1250_reg_2406446_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[11]' (FDE) to 'tmp_1250_reg_2406446_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[12]' (FDE) to 'tmp_1250_reg_2406446_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[13]' (FDE) to 'tmp_1250_reg_2406446_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[14]' (FDE) to 'tmp_1250_reg_2406446_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[15]' (FDE) to 'tmp_1250_reg_2406446_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[16]' (FDE) to 'tmp_1250_reg_2406446_reg[16]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[17]' (FDE) to 'tmp_1250_reg_2406446_reg[17]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[18]' (FDE) to 'tmp_1250_reg_2406446_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_328_reg_2406451_reg[19]' (FDE) to 'tmp_1250_reg_2406446_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_240_reg_2414169_reg[13]' (FDE) to 'sext_ln17_240_reg_2414169_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_200_reg_2413752_reg[14]' (FDE) to 'sext_ln17_200_reg_2413752_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_200_reg_2413752_reg[11]' (FDE) to 'sext_ln17_200_reg_2413752_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_200_reg_2413752_reg[12]' (FDE) to 'sext_ln17_200_reg_2413752_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_770_reg_2409471_reg[13]' (FDE) to 'mult_770_reg_2409471_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_337_reg_2414778_reg[13]' (FDE) to 'sext_ln42_337_reg_2414778_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[4]' (FDE) to 'tmp_1250_reg_2406446_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[5]' (FDE) to 'tmp_1250_reg_2406446_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[6]' (FDE) to 'tmp_1250_reg_2406446_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[7]' (FDE) to 'tmp_1250_reg_2406446_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[8]' (FDE) to 'tmp_1250_reg_2406446_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[9]' (FDE) to 'tmp_1250_reg_2406446_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[10]' (FDE) to 'tmp_1250_reg_2406446_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[11]' (FDE) to 'tmp_1250_reg_2406446_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[12]' (FDE) to 'tmp_1250_reg_2406446_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[13]' (FDE) to 'tmp_1250_reg_2406446_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[14]' (FDE) to 'tmp_1250_reg_2406446_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[15]' (FDE) to 'tmp_1250_reg_2406446_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[16]' (FDE) to 'tmp_1250_reg_2406446_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[17]' (FDE) to 'tmp_1250_reg_2406446_reg[16]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[18]' (FDE) to 'tmp_1250_reg_2406446_reg[17]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[19]' (FDE) to 'tmp_1250_reg_2406446_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_330_reg_2406457_reg[20]' (FDE) to 'tmp_1250_reg_2406446_reg[18]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[3]' (FDE) to 'data_20_val_read_reg_2405408_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[4]' (FDE) to 'data_20_val_read_reg_2405408_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[5]' (FDE) to 'data_20_val_read_reg_2405408_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[6]' (FDE) to 'data_20_val_read_reg_2405408_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[7]' (FDE) to 'data_20_val_read_reg_2405408_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[8]' (FDE) to 'data_20_val_read_reg_2405408_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[9]' (FDE) to 'data_20_val_read_reg_2405408_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[10]' (FDE) to 'data_20_val_read_reg_2405408_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[11]' (FDE) to 'data_20_val_read_reg_2405408_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[12]' (FDE) to 'data_20_val_read_reg_2405408_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[13]' (FDE) to 'data_20_val_read_reg_2405408_reg[10]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[14]' (FDE) to 'data_20_val_read_reg_2405408_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[15]' (FDE) to 'data_20_val_read_reg_2405408_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[16]' (FDE) to 'data_20_val_read_reg_2405408_reg[13]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[17]' (FDE) to 'data_20_val_read_reg_2405408_reg[14]'
INFO: [Synth 8-3886] merging instance 'tmp_1250_reg_2406446_reg[18]' (FDE) to 'data_20_val_read_reg_2405408_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[20]' (FDE) to 'tmp_1249_reg_2406405_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[3]' (FDE) to 'tmp_1249_reg_2406405_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[4]' (FDE) to 'tmp_1249_reg_2406405_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[5]' (FDE) to 'tmp_1249_reg_2406405_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[6]' (FDE) to 'tmp_1249_reg_2406405_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[7]' (FDE) to 'tmp_1249_reg_2406405_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[8]' (FDE) to 'tmp_1249_reg_2406405_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[9]' (FDE) to 'tmp_1249_reg_2406405_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[10]' (FDE) to 'tmp_1249_reg_2406405_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[11]' (FDE) to 'tmp_1249_reg_2406405_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[12]' (FDE) to 'tmp_1249_reg_2406405_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[13]' (FDE) to 'tmp_1249_reg_2406405_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[14]' (FDE) to 'tmp_1249_reg_2406405_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[15]' (FDE) to 'tmp_1249_reg_2406405_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[16]' (FDE) to 'tmp_1249_reg_2406405_reg[16]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[17]' (FDE) to 'tmp_1249_reg_2406405_reg[17]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[18]' (FDE) to 'tmp_1249_reg_2406405_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_323_reg_2406410_reg[19]' (FDE) to 'tmp_1249_reg_2406405_reg[18]'
INFO: [Synth 8-3886] merging instance 'tmp_1249_reg_2406405_reg[3]' (FDE) to 'data_19_val_read_reg_2405417_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_1249_reg_2406405_reg[4]' (FDE) to 'data_19_val_read_reg_2405417_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_1249_reg_2406405_reg[5]' (FDE) to 'data_19_val_read_reg_2405417_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_1249_reg_2406405_reg[6]' (FDE) to 'data_19_val_read_reg_2405417_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_1249_reg_2406405_reg[7]' (FDE) to 'data_19_val_read_reg_2405417_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_1249_reg_2406405_reg[8]' (FDE) to 'data_19_val_read_reg_2405417_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_1249_reg_2406405_reg[9]' (FDE) to 'data_19_val_read_reg_2405417_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U195/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U195/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U195/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U195/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U195/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U53/buff0_reg, operation Mode is: (A2*(B:0x16))'.
DSP Report: register data_13_val_read_reg_2405478_reg is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U53/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U53/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U165/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_13_val_read_reg_2405478_reg is absorbed into DSP mul_16s_5ns_21_2_0_U165/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U165/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U165/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U165/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U165/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U107/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U107/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U107/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U107/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U107/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U186/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U186/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U186/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U186/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U186/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U175/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U175/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U175/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U175/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U175/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U121/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U121/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U121/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U121/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U121/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U76/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U76/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U76/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U76/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U76/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U143/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U143/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U143/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U143/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U143/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U100/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U100/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U100/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U100/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U100/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U182/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U182/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U182/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U182/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U182/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U85/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_27_val_read_reg_2405331_reg is absorbed into DSP mul_16s_5ns_21_2_0_U85/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U85/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U85/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U85/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U85/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U188/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U188/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U188/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U188/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U188/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U119/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U119/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U119/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U119/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U119/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U134/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U134/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U134/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U134/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U134/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U51/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U51/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U51/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U51/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U51/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U91/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U91/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U91/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U91/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U91/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U168/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U168/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U168/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U168/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U168/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U108/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U108/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U108/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U108/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U108/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U74/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U74/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U74/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U74/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U74/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U96/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U96/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U96/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U96/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U96/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U111/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U111/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U111/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U111/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U111/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U189/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U189/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U189/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U189/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U189/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U82/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_17_val_read_reg_2405437_reg is absorbed into DSP mul_16s_5ns_21_2_0_U82/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U82/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U82/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U82/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U82/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U99/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U99/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U99/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U99/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U166/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U166/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U166/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U166/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U166/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U170/buff0_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register data_14_val_read_reg_2405467_reg is absorbed into DSP mul_16s_6s_21_2_0_U170/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U170/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U170/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U170/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U170/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U48/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U48/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U48/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U48/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U48/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U194/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U194/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U194/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U194/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U194/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U106/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_0_val_read_reg_2405633_reg is absorbed into DSP mul_16s_5ns_21_2_0_U106/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U106/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U106/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U106/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U106/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U114/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U114/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U114/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U114/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U114/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U130/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U130/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U130/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U130/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U130/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U138/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U138/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U138/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U138/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U138/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U196/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U196/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U196/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U196/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U196/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U157/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U157/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U157/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U157/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U157/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U127/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U127/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U127/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U127/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U127/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U197/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U197/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U197/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U197/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U197/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U159/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U159/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U159/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U159/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U159/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U161/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U161/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U161/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U161/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U161/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U120/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U120/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U120/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U120/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U120/buff0_reg.
INFO: [Synth 8-4471] merging register 'data_8_val_read_reg_2405538_reg[15:0]' into 'data_8_val_read_reg_2405538_reg[15:0]' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:17049]
INFO: [Synth 8-4471] merging register 'data_8_val_read_reg_2405538_reg[15:0]' into 'data_8_val_read_reg_2405538_reg[15:0]' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_000/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:17049]
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U50/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U50/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U50/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U55/buff0_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register data_8_val_read_reg_2405538_reg is absorbed into DSP mul_16s_6s_21_2_0_U55/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U55/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U55/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U55/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U55/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U171/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U171/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U171/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U171/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U171/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U150/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_8_val_read_reg_2405538_reg is absorbed into DSP mul_16s_6s_21_2_0_U150/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U150/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U150/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U150/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U150/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U117/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U117/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U117/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U71/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U71/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U71/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U71/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U71/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U126/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_4_val_read_reg_2405585_reg is absorbed into DSP mul_16s_5ns_21_2_0_U126/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U126/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U126/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U126/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U126/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U140/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U140/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U140/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U140/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U140/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U144/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U144/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U144/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U144/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U144/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U109/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_7_val_read_reg_2405549_reg is absorbed into DSP mul_16s_6s_21_2_0_U109/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U109/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U109/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U109/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U109/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U97/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U97/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U97/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U97/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U97/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U63/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_6_val_read_reg_2405561_reg is absorbed into DSP mul_16s_6ns_21_2_0_U63/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U63/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U63/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U63/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U63/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U177/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U177/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U177/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U177/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U177/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U42/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U42/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U42/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U42/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U42/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U136/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U136/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U136/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U136/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U136/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U557/buff0_reg, operation Mode is: (A2*(B:0x15))'.
DSP Report: register data_118_val_read_reg_1281923_reg is absorbed into DSP mul_16s_6ns_21_2_0_U557/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U557/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U557/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U557/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U557/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U538/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U538/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U538/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U538/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U538/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U544/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U544/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U544/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U544/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U544/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U543/buff0_reg, operation Mode is: (A2*(B:0x1a))'.
DSP Report: register data_117_val_read_reg_1281929_reg is absorbed into DSP mul_16s_6ns_21_2_0_U543/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U543/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U543/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U543/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U543/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U489/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U489/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U489/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U489/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U489/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U508/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U508/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U508/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U508/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U508/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U555/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U555/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U555/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U555/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U555/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U516/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U516/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U516/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U516/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U516/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U496/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U496/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U496/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U496/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U496/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U561/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U561/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U561/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U561/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U561/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U501/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U501/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U501/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U501/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U501/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U537/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_117_val_read_reg_1281929_reg is absorbed into DSP mul_16s_6s_21_2_0_U537/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U537/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U537/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U537/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U537/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U554/buff0_reg, operation Mode is: (A2*(B:0x3ffe3))'.
DSP Report: register data_116_val_read_reg_1281938_reg is absorbed into DSP mul_16s_6s_21_2_0_U554/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U554/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U554/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U554/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U554/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U524/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U524/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U524/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U524/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U524/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U535/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U535/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U535/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U535/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U535/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U531/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U531/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U531/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U531/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U531/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U486/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U486/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U486/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U486/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U486/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U545/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U545/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U545/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U545/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U545/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U495/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U495/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U495/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U495/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U495/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U488/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U488/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U488/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U488/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U488/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U502/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U502/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U502/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U502/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U502/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U498/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U498/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U498/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U498/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U498/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U504/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_112_val_read_reg_1281984_reg is absorbed into DSP mul_16s_6ns_21_2_0_U504/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U504/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U504/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U504/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U504/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U548/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U548/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U548/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U548/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U548/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U550/buff0_reg, operation Mode is: (A2*(B:0x16))'.
DSP Report: register data_112_val_read_reg_1281984_reg is absorbed into DSP mul_16s_6ns_21_2_0_U550/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U550/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U550/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U550/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U550/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U492/buff0_reg, operation Mode is: (A2*(B:0x3ffe7))'.
DSP Report: register data_114_val_read_reg_1281960_reg is absorbed into DSP mul_16s_6s_21_2_0_U492/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U492/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U492/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U492/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U492/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U514/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_112_val_read_reg_1281984_reg is absorbed into DSP mul_16s_5ns_21_2_0_U514/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U514/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U514/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U514/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U514/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U487/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U487/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U487/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U487/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U487/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U527/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U527/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U527/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U527/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U527/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U497/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U497/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U497/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U497/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U497/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U520/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U520/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U520/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U520/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U520/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U540/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U540/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U540/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U540/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U540/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U526/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U526/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U526/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U526/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U526/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U539/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U539/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U539/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U539/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U539/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U511/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U511/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U511/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U511/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U511/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U503/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U503/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U503/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U503/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U503/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U499/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U499/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U499/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U499/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U499/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U515/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U515/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U515/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U515/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U515/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U522/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_51_val_read_reg_1282604_reg is absorbed into DSP mul_16s_5ns_21_2_0_U522/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U522/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U522/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U522/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U522/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U560/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U560/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U560/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U560/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U560/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U528/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U528/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U528/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U528/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U528/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U506/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U506/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U506/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U506/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U506/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_41_reg_177373_reg[0] )
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_626/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244/\ap_CS_fsm_reg[0] )
DSP Report: Generating DSP mul_16s_6s_21_2_0_U238/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U238/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U238/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U238/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U238/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U239/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U239/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U239/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U239/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U239/buff0_reg.
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_706/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_360/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (trunc_ln_reg_1149_reg__9) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.
WARNING: [Synth 8-3332] Sequential element (trunc_ln_reg_1149_reg__10) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.
WARNING: [Synth 8-3332] Sequential element (trunc_ln_reg_1149_reg__11) is unused and will be removed from module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:00 . Memory (MB): peak = 3166.988 ; gain = 1486.969 ; free physical = 71007 ; free virtual = 86938
---------------------------------------------------------------------------------
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U543/buff0_reg_4 : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U537/buff0_reg_10 : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U554/buff0_reg_f : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6ns_21_2_0_U108/buff0_reg_4 : 0 0 : 306 306 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6s_21_2_0_U111/buff0_reg_8 : 0 0 : 306 306 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U53/buff0_reg_2 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6ns_21_2_0_U504/buff0_reg_0 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6ns_21_2_0_U550/buff0_reg_4 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_6ns_21_2_0_U63/buff0_reg_7 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_6s_21_2_0_U109/buff0_reg_4 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U150/buff0_reg_5 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6s_21_2_0_U170/buff0_reg_2 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6s_21_2_0_U492/buff0_reg_5 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U55/buff0_reg_2 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6ns_21_2_0_U117/buff0_reg_0 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U176/buff0_reg_3 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_6ns_21_2_0_U196/buff0_reg_7 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6ns_21_2_0_U487/buff0_reg_8 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U488/buff0_reg_15 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U489/buff0_reg_3 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U496/buff0_reg_a : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U498/buff0_reg_16 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U508/buff0_reg_6 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6ns_21_2_0_U527/buff0_reg_a : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U531/buff0_reg_12 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U544/buff0_reg_2 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U545/buff0_reg_13 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U561/buff0_reg_b : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U65/buff0_reg_7 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U92/buff0_reg_3 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U110/buff0_reg_9 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_6s_21_2_0_U127/buff0_reg_b : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6s_21_2_0_U134/buff0_reg_3 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_6s_21_2_0_U157/buff0_reg_a : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U486/buff0_reg_11 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U501/buff0_reg_c : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U535/buff0_reg_d : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U538/buff0_reg_0 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U555/buff0_reg_7 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6s_21_2_0_U71/buff0_reg_2 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6ns_21_2_0_U557/buff0_reg_0 : 0 0 : 267 267 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6ns_21_2_0_U107/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U141/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U155/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U180/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6ns_21_2_0_U182/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6ns_21_2_0_U186/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U187/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6ns_21_2_0_U45/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB20 mul_16s_6ns_21_2_0_U503/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB20 mul_16s_6ns_21_2_0_U515/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U56/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U70/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6ns_21_2_0_U88/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U89/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U101/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6s_21_2_0_U121/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U124/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6s_21_2_0_U128/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U133/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_6s_21_2_0_U140/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6s_21_2_0_U143/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6s_21_2_0_U166/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6s_21_2_0_U167/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U173/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U179/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_6s_21_2_0_U193/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject__GCB1 mul_16s_6s_21_2_0_U238/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6s_21_2_0_U497/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 mul_16s_6s_21_2_0_U526/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB11 mul_16s_6s_21_2_0_U547/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_6s_21_2_0_U551/buff0_reg_11 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_6ns_21_2_0_U120/buff0_reg_4 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_6ns_21_2_0_U161/buff0_reg_2 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB25 mul_16s_6ns_21_2_0_U560/buff0_reg_0 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 mul_16s_5ns_21_2_0_U522/buff0_reg_0 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_5ns_21_2_0_U106/buff0_reg_3 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_5ns_21_2_0_U126/buff0_reg_3 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U165/buff0_reg_4 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_5ns_21_2_0_U514/buff0_reg_6 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_5ns_21_2_0_U518/buff0_reg_f : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_5ns_21_2_0_U82/buff0_reg_b : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_5ns_21_2_0_U85/buff0_reg_8 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_5ns_21_2_0_U100/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U102/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_5ns_21_2_0_U114/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_5ns_21_2_0_U118/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_5ns_21_2_0_U130/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U135/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_5ns_21_2_0_U138/buff0_reg_9 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U139/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U148/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U153/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_5ns_21_2_0_U159/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U171/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_5ns_21_2_0_U175/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_5ns_21_2_0_U184/buff0_reg_b : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_5ns_21_2_0_U194/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U195/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_5ns_21_2_0_U197/buff0_reg_c : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U41/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U43/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_5ns_21_2_0_U48/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB19 mul_16s_5ns_21_2_0_U493/buff0_reg_13 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U50/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB27 mul_16s_5ns_21_2_0_U506/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB19 mul_16s_5ns_21_2_0_U509/buff0_reg_14 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_5ns_21_2_0_U510/buff0_reg_d : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_5ns_21_2_0_U529/buff0_reg_e : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB15 mul_16s_5ns_21_2_0_U539/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_5ns_21_2_0_U548/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB16 mul_16s_5ns_21_2_0_U559/buff0_reg_12 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U67/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB17 mul_16s_5ns_21_2_0_U73/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_5ns_21_2_0_U76/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U81/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U103/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U113/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U115/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_5ns_21_2_0_U119/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_5ns_21_2_0_U136/buff0_reg_a : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_5ns_21_2_0_U144/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U156/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_5ns_21_2_0_U168/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U172/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_5ns_21_2_0_U177/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U181/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_5ns_21_2_0_U188/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_5ns_21_2_0_U189/buff0_reg_9 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject__GCB1 mul_16s_5ns_21_2_0_U239/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_5ns_21_2_0_U42/buff0_reg_9 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U49/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U495/buff0_reg_14 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB20 mul_16s_5ns_21_2_0_U499/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U502/buff0_reg_17 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_5ns_21_2_0_U51/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB20 mul_16s_5ns_21_2_0_U511/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U516/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_5ns_21_2_0_U520/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U524/buff0_reg_e : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB26 mul_16s_5ns_21_2_0_U528/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 mul_16s_5ns_21_2_0_U540/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U61/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U68/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_5ns_21_2_0_U74/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U79/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U84/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U86/buff0_reg_a : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_5ns_21_2_0_U91/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U93/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_5ns_21_2_0_U96/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_5ns_21_2_0_U97/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_5ns_21_2_0_U99/buff0_reg_a : 0 0 : 157 157 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                      | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7   | (A2*(B:0x16))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7   | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12  | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15  | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18  | (A2*(B:0x3ffea))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19  | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22  | (A2*(B:0x3ffeb))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22  | (A2*(B:0x3ffed))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23  | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24  | (A2*(B:0x3ffed))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24  | (A2*(B:0x13))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5  | (A2*(B:0x15))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6  | (A2*(B:0x1a))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6  | (A2*(B:0x3ffed))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6  | (A2*(B:0x3ffe3))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7  | (A2*(B:0x13))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7  | (A2*(B:0x16))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7  | (A2*(B:0x3ffe7))' | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7  | (A2*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 | (A2*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+---------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:25 . Memory (MB): peak = 3166.988 ; gain = 1486.969 ; free physical = 81379 ; free virtual = 97509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:11 ; elapsed = 00:02:37 . Memory (MB): peak = 3231.414 ; gain = 1551.395 ; free physical = 82609 ; free virtual = 98625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:39 ; elapsed = 00:03:05 . Memory (MB): peak = 3411.461 ; gain = 1731.441 ; free physical = 88210 ; free virtual = 103241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:40 ; elapsed = 00:03:06 . Memory (MB): peak = 3411.461 ; gain = 1731.441 ; free physical = 88055 ; free virtual = 103086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:00 ; elapsed = 00:03:27 . Memory (MB): peak = 3411.461 ; gain = 1731.441 ; free physical = 87290 ; free virtual = 102466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:01 ; elapsed = 00:03:27 . Memory (MB): peak = 3411.461 ; gain = 1731.441 ; free physical = 87272 ; free virtual = 102452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:03 ; elapsed = 00:03:30 . Memory (MB): peak = 3411.461 ; gain = 1731.441 ; free physical = 87039 ; free virtual = 102249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:04 ; elapsed = 00:03:30 . Memory (MB): peak = 3411.461 ; gain = 1731.441 ; free physical = 86997 ; free virtual = 102238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_500/sext_ln42_1578_reg_1288986_pp0_iter3_reg_reg[14] | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_500/add_ln58_6585_reg_1296027_pp0_iter5_reg_reg[15]  | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_500/add_ln58_7677_reg_1296893_pp0_iter5_reg_reg[15]  | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_500/sext_ln42_976_reg_1286607_pp0_iter3_reg_reg[13]  | 3      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/data_0_val_read_reg_814_reg[15]                  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/data_1_val_read_reg_804_reg[15]                  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7  | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7  | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6  | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7  | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5  | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7   | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7   | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24  | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+---------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+-------+
|      |Cell    |Count  |
+------+--------+-------+
|1     |BUFG    |      1|
|2     |CARRY4  |  36434|
|3     |DSP48E1 |    153|
|4     |LUT1    |  13756|
|5     |LUT2    |  66674|
|6     |LUT3    |  40410|
|7     |LUT4    |  39972|
|8     |LUT5    |   2256|
|9     |LUT6    |   2943|
|10    |SRL16E  |     93|
|11    |FDRE    | 137758|
|12    |IBUF    |    600|
|13    |OBUF    |     12|
+------+--------+-------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 341062|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |    805|
|3     |    mul_16s_5ns_21_2_0_U239                                                   |myproject_mul_16s_5ns_21_2_0_297                                           |      3|
|4     |    mul_16s_6s_21_2_0_U238                                                    |myproject_mul_16s_6s_21_2_0_298                                            |      4|
|5     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_500 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | 154964|
|6     |    mul_16s_5ns_21_2_0_U520                                                   |myproject_mul_16s_5ns_21_2_0_232                                           |     35|
|7     |    mul_16s_5ns_21_2_0_U540                                                   |myproject_mul_16s_5ns_21_2_0_238                                           |     35|
|8     |    mul_16s_6s_21_2_0_U526                                                    |myproject_mul_16s_6s_21_2_0_289                                            |     35|
|9     |    mul_16s_5ns_21_2_0_U518                                                   |myproject_mul_16s_5ns_21_2_0_231                                           |     35|
|10    |    mul_16s_5ns_21_2_0_U506                                                   |myproject_mul_16s_5ns_21_2_0_225                                           |     35|
|11    |    mul_16s_5ns_21_2_0_U495                                                   |myproject_mul_16s_5ns_21_2_0_222                                           |     21|
|12    |    mul_16s_5ns_21_2_0_U502                                                   |myproject_mul_16s_5ns_21_2_0_224                                           |     35|
|13    |    mul_16s_5ns_21_2_0_U516                                                   |myproject_mul_16s_5ns_21_2_0_230                                           |     41|
|14    |    mul_16s_5ns_21_2_0_U524                                                   |myproject_mul_16s_5ns_21_2_0_234                                           |      1|
|15    |    mul_16s_5ns_21_2_0_U493                                                   |myproject_mul_16s_5ns_21_2_0_221                                           |     21|
|16    |    mul_16s_5ns_21_2_0_U499                                                   |myproject_mul_16s_5ns_21_2_0_223                                           |     22|
|17    |    mul_16s_5ns_21_2_0_U509                                                   |myproject_mul_16s_5ns_21_2_0_226                                           |     35|
|18    |    mul_16s_5ns_21_2_0_U510                                                   |myproject_mul_16s_5ns_21_2_0_227                                           |     35|
|19    |    mul_16s_5ns_21_2_0_U511                                                   |myproject_mul_16s_5ns_21_2_0_228                                           |     69|
|20    |    mul_16s_5ns_21_2_0_U514                                                   |myproject_mul_16s_5ns_21_2_0_229                                           |     35|
|21    |    mul_16s_5ns_21_2_0_U522                                                   |myproject_mul_16s_5ns_21_2_0_233                                           |     35|
|22    |    mul_16s_5ns_21_2_0_U528                                                   |myproject_mul_16s_5ns_21_2_0_235                                           |     21|
|23    |    mul_16s_5ns_21_2_0_U529                                                   |myproject_mul_16s_5ns_21_2_0_236                                           |     21|
|24    |    mul_16s_5ns_21_2_0_U539                                                   |myproject_mul_16s_5ns_21_2_0_237                                           |     35|
|25    |    mul_16s_5ns_21_2_0_U548                                                   |myproject_mul_16s_5ns_21_2_0_239                                           |     21|
|26    |    mul_16s_5ns_21_2_0_U559                                                   |myproject_mul_16s_5ns_21_2_0_240                                           |     35|
|27    |    mul_16s_5s_21_2_0_U490                                                    |myproject_mul_16s_5s_21_2_0_241                                            |     30|
|28    |    mul_16s_5s_21_2_0_U491                                                    |myproject_mul_16s_5s_21_2_0_242                                            |     52|
|29    |    mul_16s_5s_21_2_0_U494                                                    |myproject_mul_16s_5s_21_2_0_243                                            |     56|
|30    |    mul_16s_5s_21_2_0_U500                                                    |myproject_mul_16s_5s_21_2_0_244                                            |     56|
|31    |    mul_16s_5s_21_2_0_U505                                                    |myproject_mul_16s_5s_21_2_0_245                                            |     56|
|32    |    mul_16s_5s_21_2_0_U507                                                    |myproject_mul_16s_5s_21_2_0_246                                            |     52|
|33    |    mul_16s_5s_21_2_0_U512                                                    |myproject_mul_16s_5s_21_2_0_247                                            |     30|
|34    |    mul_16s_5s_21_2_0_U513                                                    |myproject_mul_16s_5s_21_2_0_248                                            |     34|
|35    |    mul_16s_5s_21_2_0_U517                                                    |myproject_mul_16s_5s_21_2_0_249                                            |     56|
|36    |    mul_16s_5s_21_2_0_U519                                                    |myproject_mul_16s_5s_21_2_0_250                                            |     56|
|37    |    mul_16s_5s_21_2_0_U521                                                    |myproject_mul_16s_5s_21_2_0_251                                            |     30|
|38    |    mul_16s_5s_21_2_0_U523                                                    |myproject_mul_16s_5s_21_2_0_252                                            |     52|
|39    |    mul_16s_5s_21_2_0_U525                                                    |myproject_mul_16s_5s_21_2_0_253                                            |     52|
|40    |    mul_16s_5s_21_2_0_U530                                                    |myproject_mul_16s_5s_21_2_0_254                                            |     52|
|41    |    mul_16s_5s_21_2_0_U532                                                    |myproject_mul_16s_5s_21_2_0_255                                            |     52|
|42    |    mul_16s_5s_21_2_0_U533                                                    |myproject_mul_16s_5s_21_2_0_256                                            |     52|
|43    |    mul_16s_5s_21_2_0_U534                                                    |myproject_mul_16s_5s_21_2_0_257                                            |     52|
|44    |    mul_16s_5s_21_2_0_U536                                                    |myproject_mul_16s_5s_21_2_0_258                                            |     56|
|45    |    mul_16s_5s_21_2_0_U541                                                    |myproject_mul_16s_5s_21_2_0_259                                            |     56|
|46    |    mul_16s_5s_21_2_0_U542                                                    |myproject_mul_16s_5s_21_2_0_260                                            |     52|
|47    |    mul_16s_5s_21_2_0_U546                                                    |myproject_mul_16s_5s_21_2_0_261                                            |     52|
|48    |    mul_16s_5s_21_2_0_U549                                                    |myproject_mul_16s_5s_21_2_0_262                                            |     30|
|49    |    mul_16s_5s_21_2_0_U552                                                    |myproject_mul_16s_5s_21_2_0_263                                            |     30|
|50    |    mul_16s_5s_21_2_0_U553                                                    |myproject_mul_16s_5s_21_2_0_264                                            |     34|
|51    |    mul_16s_5s_21_2_0_U556                                                    |myproject_mul_16s_5s_21_2_0_265                                            |     52|
|52    |    mul_16s_5s_21_2_0_U558                                                    |myproject_mul_16s_5s_21_2_0_266                                            |     52|
|53    |    mul_16s_6ns_21_2_0_U487                                                   |myproject_mul_16s_6ns_21_2_0_267                                           |     21|
|54    |    mul_16s_6ns_21_2_0_U488                                                   |myproject_mul_16s_6ns_21_2_0_268                                           |     21|
|55    |    mul_16s_6ns_21_2_0_U489                                                   |myproject_mul_16s_6ns_21_2_0_269                                           |     55|
|56    |    mul_16s_6ns_21_2_0_U496                                                   |myproject_mul_16s_6ns_21_2_0_270                                           |     35|
|57    |    mul_16s_6ns_21_2_0_U498                                                   |myproject_mul_16s_6ns_21_2_0_271                                           |     21|
|58    |    mul_16s_6ns_21_2_0_U503                                                   |myproject_mul_16s_6ns_21_2_0_272                                           |     35|
|59    |    mul_16s_6ns_21_2_0_U504                                                   |myproject_mul_16s_6ns_21_2_0_273                                           |     35|
|60    |    mul_16s_6ns_21_2_0_U508                                                   |myproject_mul_16s_6ns_21_2_0_274                                           |     66|
|61    |    mul_16s_6ns_21_2_0_U515                                                   |myproject_mul_16s_6ns_21_2_0_275                                           |     21|
|62    |    mul_16s_6ns_21_2_0_U527                                                   |myproject_mul_16s_6ns_21_2_0_276                                           |     21|
|63    |    mul_16s_6ns_21_2_0_U531                                                   |myproject_mul_16s_6ns_21_2_0_277                                           |     55|
|64    |    mul_16s_6ns_21_2_0_U543                                                   |myproject_mul_16s_6ns_21_2_0_278                                           |     35|
|65    |    mul_16s_6ns_21_2_0_U544                                                   |myproject_mul_16s_6ns_21_2_0_279                                           |     21|
|66    |    mul_16s_6ns_21_2_0_U545                                                   |myproject_mul_16s_6ns_21_2_0_280                                           |     35|
|67    |    mul_16s_6ns_21_2_0_U550                                                   |myproject_mul_16s_6ns_21_2_0_281                                           |     21|
|68    |    mul_16s_6ns_21_2_0_U557                                                   |myproject_mul_16s_6ns_21_2_0_282                                           |     35|
|69    |    mul_16s_6ns_21_2_0_U560                                                   |myproject_mul_16s_6ns_21_2_0_283                                           |     35|
|70    |    mul_16s_6ns_21_2_0_U561                                                   |myproject_mul_16s_6ns_21_2_0_284                                           |      4|
|71    |    mul_16s_6s_21_2_0_U486                                                    |myproject_mul_16s_6s_21_2_0_285                                            |     35|
|72    |    mul_16s_6s_21_2_0_U492                                                    |myproject_mul_16s_6s_21_2_0_286                                            |     55|
|73    |    mul_16s_6s_21_2_0_U497                                                    |myproject_mul_16s_6s_21_2_0_287                                            |     21|
|74    |    mul_16s_6s_21_2_0_U501                                                    |myproject_mul_16s_6s_21_2_0_288                                            |     21|
|75    |    mul_16s_6s_21_2_0_U535                                                    |myproject_mul_16s_6s_21_2_0_290                                            |     21|
|76    |    mul_16s_6s_21_2_0_U537                                                    |myproject_mul_16s_6s_21_2_0_291                                            |     34|
|77    |    mul_16s_6s_21_2_0_U538                                                    |myproject_mul_16s_6s_21_2_0_292                                            |     35|
|78    |    mul_16s_6s_21_2_0_U547                                                    |myproject_mul_16s_6s_21_2_0_293                                            |     22|
|79    |    mul_16s_6s_21_2_0_U551                                                    |myproject_mul_16s_6s_21_2_0_294                                            |      1|
|80    |    mul_16s_6s_21_2_0_U554                                                    |myproject_mul_16s_6s_21_2_0_295                                            |      2|
|81    |    mul_16s_6s_21_2_0_U555                                                    |myproject_mul_16s_6s_21_2_0_296                                            |     35|
|82    |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  | 148101|
|83    |    mul_16s_5ns_21_2_0_U153                                                   |myproject_mul_16s_5ns_21_2_0_82                                            |     21|
|84    |    mul_16s_5ns_21_2_0_U100                                                   |myproject_mul_16s_5ns_21_2_0                                               |     41|
|85    |    mul_16s_5ns_21_2_0_U102                                                   |myproject_mul_16s_5ns_21_2_0_66                                            |     35|
|86    |    mul_16s_5ns_21_2_0_U103                                                   |myproject_mul_16s_5ns_21_2_0_67                                            |     42|
|87    |    mul_16s_5ns_21_2_0_U106                                                   |myproject_mul_16s_5ns_21_2_0_68                                            |     21|
|88    |    mul_16s_5ns_21_2_0_U113                                                   |myproject_mul_16s_5ns_21_2_0_69                                            |     57|
|89    |    mul_16s_5ns_21_2_0_U114                                                   |myproject_mul_16s_5ns_21_2_0_70                                            |     42|
|90    |    mul_16s_5ns_21_2_0_U115                                                   |myproject_mul_16s_5ns_21_2_0_71                                            |     51|
|91    |    mul_16s_5ns_21_2_0_U118                                                   |myproject_mul_16s_5ns_21_2_0_72                                            |     44|
|92    |    mul_16s_5ns_21_2_0_U119                                                   |myproject_mul_16s_5ns_21_2_0_73                                            |     85|
|93    |    mul_16s_5ns_21_2_0_U126                                                   |myproject_mul_16s_5ns_21_2_0_74                                            |     38|
|94    |    mul_16s_5ns_21_2_0_U130                                                   |myproject_mul_16s_5ns_21_2_0_75                                            |     37|
|95    |    mul_16s_5ns_21_2_0_U135                                                   |myproject_mul_16s_5ns_21_2_0_76                                            |     85|
|96    |    mul_16s_5ns_21_2_0_U136                                                   |myproject_mul_16s_5ns_21_2_0_77                                            |     57|
|97    |    mul_16s_5ns_21_2_0_U138                                                   |myproject_mul_16s_5ns_21_2_0_78                                            |     41|
|98    |    mul_16s_5ns_21_2_0_U139                                                   |myproject_mul_16s_5ns_21_2_0_79                                            |     71|
|99    |    mul_16s_5ns_21_2_0_U144                                                   |myproject_mul_16s_5ns_21_2_0_80                                            |     64|
|100   |    mul_16s_5ns_21_2_0_U148                                                   |myproject_mul_16s_5ns_21_2_0_81                                            |    123|
|101   |    mul_16s_5ns_21_2_0_U156                                                   |myproject_mul_16s_5ns_21_2_0_83                                            |     71|
|102   |    mul_16s_5ns_21_2_0_U159                                                   |myproject_mul_16s_5ns_21_2_0_84                                            |     58|
|103   |    mul_16s_5ns_21_2_0_U165                                                   |myproject_mul_16s_5ns_21_2_0_85                                            |     21|
|104   |    mul_16s_5ns_21_2_0_U168                                                   |myproject_mul_16s_5ns_21_2_0_86                                            |     42|
|105   |    mul_16s_5ns_21_2_0_U171                                                   |myproject_mul_16s_5ns_21_2_0_87                                            |     43|
|106   |    mul_16s_5ns_21_2_0_U172                                                   |myproject_mul_16s_5ns_21_2_0_88                                            |     56|
|107   |    mul_16s_5ns_21_2_0_U175                                                   |myproject_mul_16s_5ns_21_2_0_89                                            |     37|
|108   |    mul_16s_5ns_21_2_0_U177                                                   |myproject_mul_16s_5ns_21_2_0_90                                            |     37|
|109   |    mul_16s_5ns_21_2_0_U181                                                   |myproject_mul_16s_5ns_21_2_0_91                                            |     21|
|110   |    mul_16s_5ns_21_2_0_U184                                                   |myproject_mul_16s_5ns_21_2_0_92                                            |    110|
|111   |    mul_16s_5ns_21_2_0_U188                                                   |myproject_mul_16s_5ns_21_2_0_93                                            |     64|
|112   |    mul_16s_5ns_21_2_0_U189                                                   |myproject_mul_16s_5ns_21_2_0_94                                            |    143|
|113   |    mul_16s_5ns_21_2_0_U194                                                   |myproject_mul_16s_5ns_21_2_0_95                                            |     62|
|114   |    mul_16s_5ns_21_2_0_U195                                                   |myproject_mul_16s_5ns_21_2_0_96                                            |     68|
|115   |    mul_16s_5ns_21_2_0_U197                                                   |myproject_mul_16s_5ns_21_2_0_97                                            |    119|
|116   |    mul_16s_5ns_21_2_0_U41                                                    |myproject_mul_16s_5ns_21_2_0_98                                            |     71|
|117   |    mul_16s_5ns_21_2_0_U42                                                    |myproject_mul_16s_5ns_21_2_0_99                                            |     22|
|118   |    mul_16s_5ns_21_2_0_U43                                                    |myproject_mul_16s_5ns_21_2_0_100                                           |     21|
|119   |    mul_16s_5ns_21_2_0_U48                                                    |myproject_mul_16s_5ns_21_2_0_101                                           |    171|
|120   |    mul_16s_5ns_21_2_0_U49                                                    |myproject_mul_16s_5ns_21_2_0_102                                           |     72|
|121   |    mul_16s_5ns_21_2_0_U50                                                    |myproject_mul_16s_5ns_21_2_0_103                                           |     77|
|122   |    mul_16s_5ns_21_2_0_U51                                                    |myproject_mul_16s_5ns_21_2_0_104                                           |     21|
|123   |    mul_16s_5ns_21_2_0_U61                                                    |myproject_mul_16s_5ns_21_2_0_105                                           |     35|
|124   |    mul_16s_5ns_21_2_0_U67                                                    |myproject_mul_16s_5ns_21_2_0_106                                           |     37|
|125   |    mul_16s_5ns_21_2_0_U68                                                    |myproject_mul_16s_5ns_21_2_0_107                                           |    124|
|126   |    mul_16s_5ns_21_2_0_U73                                                    |myproject_mul_16s_5ns_21_2_0_108                                           |     41|
|127   |    mul_16s_5ns_21_2_0_U74                                                    |myproject_mul_16s_5ns_21_2_0_109                                           |     57|
|128   |    mul_16s_5ns_21_2_0_U76                                                    |myproject_mul_16s_5ns_21_2_0_110                                           |     98|
|129   |    mul_16s_5ns_21_2_0_U79                                                    |myproject_mul_16s_5ns_21_2_0_111                                           |     51|
|130   |    mul_16s_5ns_21_2_0_U81                                                    |myproject_mul_16s_5ns_21_2_0_112                                           |     51|
|131   |    mul_16s_5ns_21_2_0_U82                                                    |myproject_mul_16s_5ns_21_2_0_113                                           |     51|
|132   |    mul_16s_5ns_21_2_0_U84                                                    |myproject_mul_16s_5ns_21_2_0_114                                           |     56|
|133   |    mul_16s_5ns_21_2_0_U85                                                    |myproject_mul_16s_5ns_21_2_0_115                                           |     51|
|134   |    mul_16s_5ns_21_2_0_U86                                                    |myproject_mul_16s_5ns_21_2_0_116                                           |     51|
|135   |    mul_16s_5ns_21_2_0_U91                                                    |myproject_mul_16s_5ns_21_2_0_117                                           |     42|
|136   |    mul_16s_5ns_21_2_0_U93                                                    |myproject_mul_16s_5ns_21_2_0_118                                           |     55|
|137   |    mul_16s_5ns_21_2_0_U96                                                    |myproject_mul_16s_5ns_21_2_0_119                                           |     42|
|138   |    mul_16s_5ns_21_2_0_U97                                                    |myproject_mul_16s_5ns_21_2_0_120                                           |     52|
|139   |    mul_16s_5ns_21_2_0_U99                                                    |myproject_mul_16s_5ns_21_2_0_121                                           |     35|
|140   |    mul_16s_5s_21_2_0_U104                                                    |myproject_mul_16s_5s_21_2_0                                                |     57|
|141   |    mul_16s_5s_21_2_0_U105                                                    |myproject_mul_16s_5s_21_2_0_122                                            |     59|
|142   |    mul_16s_5s_21_2_0_U112                                                    |myproject_mul_16s_5s_21_2_0_123                                            |     60|
|143   |    mul_16s_5s_21_2_0_U116                                                    |myproject_mul_16s_5s_21_2_0_124                                            |     72|
|144   |    mul_16s_5s_21_2_0_U122                                                    |myproject_mul_16s_5s_21_2_0_125                                            |     72|
|145   |    mul_16s_5s_21_2_0_U123                                                    |myproject_mul_16s_5s_21_2_0_126                                            |     72|
|146   |    mul_16s_5s_21_2_0_U125                                                    |myproject_mul_16s_5s_21_2_0_127                                            |     49|
|147   |    mul_16s_5s_21_2_0_U129                                                    |myproject_mul_16s_5s_21_2_0_128                                            |     53|
|148   |    mul_16s_5s_21_2_0_U131                                                    |myproject_mul_16s_5s_21_2_0_129                                            |     50|
|149   |    mul_16s_5s_21_2_0_U132                                                    |myproject_mul_16s_5s_21_2_0_130                                            |     53|
|150   |    mul_16s_5s_21_2_0_U137                                                    |myproject_mul_16s_5s_21_2_0_131                                            |     72|
|151   |    mul_16s_5s_21_2_0_U142                                                    |myproject_mul_16s_5s_21_2_0_132                                            |     53|
|152   |    mul_16s_5s_21_2_0_U145                                                    |myproject_mul_16s_5s_21_2_0_133                                            |     72|
|153   |    mul_16s_5s_21_2_0_U146                                                    |myproject_mul_16s_5s_21_2_0_134                                            |     53|
|154   |    mul_16s_5s_21_2_0_U147                                                    |myproject_mul_16s_5s_21_2_0_135                                            |     55|
|155   |    mul_16s_5s_21_2_0_U149                                                    |myproject_mul_16s_5s_21_2_0_136                                            |     52|
|156   |    mul_16s_5s_21_2_0_U151                                                    |myproject_mul_16s_5s_21_2_0_137                                            |     62|
|157   |    mul_16s_5s_21_2_0_U152                                                    |myproject_mul_16s_5s_21_2_0_138                                            |     53|
|158   |    mul_16s_5s_21_2_0_U154                                                    |myproject_mul_16s_5s_21_2_0_139                                            |     53|
|159   |    mul_16s_5s_21_2_0_U158                                                    |myproject_mul_16s_5s_21_2_0_140                                            |     58|
|160   |    mul_16s_5s_21_2_0_U160                                                    |myproject_mul_16s_5s_21_2_0_141                                            |     72|
|161   |    mul_16s_5s_21_2_0_U162                                                    |myproject_mul_16s_5s_21_2_0_142                                            |     72|
|162   |    mul_16s_5s_21_2_0_U163                                                    |myproject_mul_16s_5s_21_2_0_143                                            |     72|
|163   |    mul_16s_5s_21_2_0_U164                                                    |myproject_mul_16s_5s_21_2_0_144                                            |     48|
|164   |    mul_16s_5s_21_2_0_U169                                                    |myproject_mul_16s_5s_21_2_0_145                                            |     73|
|165   |    mul_16s_5s_21_2_0_U174                                                    |myproject_mul_16s_5s_21_2_0_146                                            |     56|
|166   |    mul_16s_5s_21_2_0_U178                                                    |myproject_mul_16s_5s_21_2_0_147                                            |     72|
|167   |    mul_16s_5s_21_2_0_U183                                                    |myproject_mul_16s_5s_21_2_0_148                                            |     73|
|168   |    mul_16s_5s_21_2_0_U185                                                    |myproject_mul_16s_5s_21_2_0_149                                            |     72|
|169   |    mul_16s_5s_21_2_0_U190                                                    |myproject_mul_16s_5s_21_2_0_150                                            |     73|
|170   |    mul_16s_5s_21_2_0_U191                                                    |myproject_mul_16s_5s_21_2_0_151                                            |     72|
|171   |    mul_16s_5s_21_2_0_U192                                                    |myproject_mul_16s_5s_21_2_0_152                                            |     73|
|172   |    mul_16s_5s_21_2_0_U198                                                    |myproject_mul_16s_5s_21_2_0_153                                            |     53|
|173   |    mul_16s_5s_21_2_0_U40                                                     |myproject_mul_16s_5s_21_2_0_154                                            |     54|
|174   |    mul_16s_5s_21_2_0_U44                                                     |myproject_mul_16s_5s_21_2_0_155                                            |     72|
|175   |    mul_16s_5s_21_2_0_U46                                                     |myproject_mul_16s_5s_21_2_0_156                                            |     70|
|176   |    mul_16s_5s_21_2_0_U47                                                     |myproject_mul_16s_5s_21_2_0_157                                            |     59|
|177   |    mul_16s_5s_21_2_0_U52                                                     |myproject_mul_16s_5s_21_2_0_158                                            |     73|
|178   |    mul_16s_5s_21_2_0_U54                                                     |myproject_mul_16s_5s_21_2_0_159                                            |     73|
|179   |    mul_16s_5s_21_2_0_U57                                                     |myproject_mul_16s_5s_21_2_0_160                                            |     57|
|180   |    mul_16s_5s_21_2_0_U58                                                     |myproject_mul_16s_5s_21_2_0_161                                            |     53|
|181   |    mul_16s_5s_21_2_0_U59                                                     |myproject_mul_16s_5s_21_2_0_162                                            |     47|
|182   |    mul_16s_5s_21_2_0_U60                                                     |myproject_mul_16s_5s_21_2_0_163                                            |     53|
|183   |    mul_16s_5s_21_2_0_U62                                                     |myproject_mul_16s_5s_21_2_0_164                                            |     49|
|184   |    mul_16s_5s_21_2_0_U64                                                     |myproject_mul_16s_5s_21_2_0_165                                            |     72|
|185   |    mul_16s_5s_21_2_0_U66                                                     |myproject_mul_16s_5s_21_2_0_166                                            |     72|
|186   |    mul_16s_5s_21_2_0_U69                                                     |myproject_mul_16s_5s_21_2_0_167                                            |     73|
|187   |    mul_16s_5s_21_2_0_U72                                                     |myproject_mul_16s_5s_21_2_0_168                                            |     54|
|188   |    mul_16s_5s_21_2_0_U75                                                     |myproject_mul_16s_5s_21_2_0_169                                            |     53|
|189   |    mul_16s_5s_21_2_0_U77                                                     |myproject_mul_16s_5s_21_2_0_170                                            |     71|
|190   |    mul_16s_5s_21_2_0_U78                                                     |myproject_mul_16s_5s_21_2_0_171                                            |     73|
|191   |    mul_16s_5s_21_2_0_U80                                                     |myproject_mul_16s_5s_21_2_0_172                                            |     72|
|192   |    mul_16s_5s_21_2_0_U83                                                     |myproject_mul_16s_5s_21_2_0_173                                            |     72|
|193   |    mul_16s_5s_21_2_0_U87                                                     |myproject_mul_16s_5s_21_2_0_174                                            |     72|
|194   |    mul_16s_5s_21_2_0_U90                                                     |myproject_mul_16s_5s_21_2_0_175                                            |     72|
|195   |    mul_16s_5s_21_2_0_U94                                                     |myproject_mul_16s_5s_21_2_0_176                                            |     51|
|196   |    mul_16s_5s_21_2_0_U95                                                     |myproject_mul_16s_5s_21_2_0_177                                            |     73|
|197   |    mul_16s_5s_21_2_0_U98                                                     |myproject_mul_16s_5s_21_2_0_178                                            |     48|
|198   |    mul_16s_6ns_21_2_0_U107                                                   |myproject_mul_16s_6ns_21_2_0                                               |     23|
|199   |    mul_16s_6ns_21_2_0_U108                                                   |myproject_mul_16s_6ns_21_2_0_179                                           |     36|
|200   |    mul_16s_6ns_21_2_0_U117                                                   |myproject_mul_16s_6ns_21_2_0_180                                           |     37|
|201   |    mul_16s_6ns_21_2_0_U120                                                   |myproject_mul_16s_6ns_21_2_0_181                                           |     38|
|202   |    mul_16s_6ns_21_2_0_U141                                                   |myproject_mul_16s_6ns_21_2_0_182                                           |     23|
|203   |    mul_16s_6ns_21_2_0_U155                                                   |myproject_mul_16s_6ns_21_2_0_183                                           |     51|
|204   |    mul_16s_6ns_21_2_0_U161                                                   |myproject_mul_16s_6ns_21_2_0_184                                           |     37|
|205   |    mul_16s_6ns_21_2_0_U176                                                   |myproject_mul_16s_6ns_21_2_0_185                                           |     35|
|206   |    mul_16s_6ns_21_2_0_U180                                                   |myproject_mul_16s_6ns_21_2_0_186                                           |     21|
|207   |    mul_16s_6ns_21_2_0_U182                                                   |myproject_mul_16s_6ns_21_2_0_187                                           |     36|
|208   |    mul_16s_6ns_21_2_0_U186                                                   |myproject_mul_16s_6ns_21_2_0_188                                           |     22|
|209   |    mul_16s_6ns_21_2_0_U187                                                   |myproject_mul_16s_6ns_21_2_0_189                                           |     22|
|210   |    mul_16s_6ns_21_2_0_U196                                                   |myproject_mul_16s_6ns_21_2_0_190                                           |     37|
|211   |    mul_16s_6ns_21_2_0_U45                                                    |myproject_mul_16s_6ns_21_2_0_191                                           |    119|
|212   |    mul_16s_6ns_21_2_0_U53                                                    |myproject_mul_16s_6ns_21_2_0_192                                           |      1|
|213   |    mul_16s_6ns_21_2_0_U56                                                    |myproject_mul_16s_6ns_21_2_0_193                                           |     37|
|214   |    mul_16s_6ns_21_2_0_U63                                                    |myproject_mul_16s_6ns_21_2_0_194                                           |     50|
|215   |    mul_16s_6ns_21_2_0_U65                                                    |myproject_mul_16s_6ns_21_2_0_195                                           |     22|
|216   |    mul_16s_6ns_21_2_0_U70                                                    |myproject_mul_16s_6ns_21_2_0_196                                           |     21|
|217   |    mul_16s_6ns_21_2_0_U88                                                    |myproject_mul_16s_6ns_21_2_0_197                                           |     21|
|218   |    mul_16s_6ns_21_2_0_U89                                                    |myproject_mul_16s_6ns_21_2_0_198                                           |     37|
|219   |    mul_16s_6ns_21_2_0_U92                                                    |myproject_mul_16s_6ns_21_2_0_199                                           |     23|
|220   |    mul_16s_6s_21_2_0_U101                                                    |myproject_mul_16s_6s_21_2_0                                                |     23|
|221   |    mul_16s_6s_21_2_0_U109                                                    |myproject_mul_16s_6s_21_2_0_200                                            |     51|
|222   |    mul_16s_6s_21_2_0_U110                                                    |myproject_mul_16s_6s_21_2_0_201                                            |     23|
|223   |    mul_16s_6s_21_2_0_U111                                                    |myproject_mul_16s_6s_21_2_0_202                                            |     38|
|224   |    mul_16s_6s_21_2_0_U121                                                    |myproject_mul_16s_6s_21_2_0_203                                            |     36|
|225   |    mul_16s_6s_21_2_0_U124                                                    |myproject_mul_16s_6s_21_2_0_204                                            |     51|
|226   |    mul_16s_6s_21_2_0_U127                                                    |myproject_mul_16s_6s_21_2_0_205                                            |     35|
|227   |    mul_16s_6s_21_2_0_U128                                                    |myproject_mul_16s_6s_21_2_0_206                                            |     23|
|228   |    mul_16s_6s_21_2_0_U133                                                    |myproject_mul_16s_6s_21_2_0_207                                            |     36|
|229   |    mul_16s_6s_21_2_0_U134                                                    |myproject_mul_16s_6s_21_2_0_208                                            |     37|
|230   |    mul_16s_6s_21_2_0_U140                                                    |myproject_mul_16s_6s_21_2_0_209                                            |     21|
|231   |    mul_16s_6s_21_2_0_U143                                                    |myproject_mul_16s_6s_21_2_0_210                                            |     51|
|232   |    mul_16s_6s_21_2_0_U150                                                    |myproject_mul_16s_6s_21_2_0_211                                            |     37|
|233   |    mul_16s_6s_21_2_0_U157                                                    |myproject_mul_16s_6s_21_2_0_212                                            |     70|
|234   |    mul_16s_6s_21_2_0_U166                                                    |myproject_mul_16s_6s_21_2_0_213                                            |     37|
|235   |    mul_16s_6s_21_2_0_U167                                                    |myproject_mul_16s_6s_21_2_0_214                                            |     37|
|236   |    mul_16s_6s_21_2_0_U170                                                    |myproject_mul_16s_6s_21_2_0_215                                            |     51|
|237   |    mul_16s_6s_21_2_0_U173                                                    |myproject_mul_16s_6s_21_2_0_216                                            |     37|
|238   |    mul_16s_6s_21_2_0_U179                                                    |myproject_mul_16s_6s_21_2_0_217                                            |     36|
|239   |    mul_16s_6s_21_2_0_U193                                                    |myproject_mul_16s_6s_21_2_0_218                                            |     37|
|240   |    mul_16s_6s_21_2_0_U55                                                     |myproject_mul_16s_6s_21_2_0_219                                            |     36|
|241   |    mul_16s_6s_21_2_0_U71                                                     |myproject_mul_16s_6s_21_2_0_220                                            |     51|
|242   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_666 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s |  21452|
|243   |    mul_8ns_5ns_12_1_0_U721                                                   |myproject_mul_8ns_5ns_12_1_0_1                                             |     15|
|244   |    mul_8ns_5ns_12_1_0_U722                                                   |myproject_mul_8ns_5ns_12_1_0_2                                             |     18|
|245   |    mul_8ns_5ns_12_1_0_U723                                                   |myproject_mul_8ns_5ns_12_1_0_3                                             |     15|
|246   |    mul_8ns_5ns_12_1_0_U728                                                   |myproject_mul_8ns_5ns_12_1_0_4                                             |     15|
|247   |    mul_8ns_5ns_12_1_0_U734                                                   |myproject_mul_8ns_5ns_12_1_0_5                                             |     15|
|248   |    mul_8ns_5ns_12_1_0_U737                                                   |myproject_mul_8ns_5ns_12_1_0_6                                             |     18|
|249   |    mul_8ns_5ns_12_1_0_U746                                                   |myproject_mul_8ns_5ns_12_1_0_7                                             |     15|
|250   |    mul_8ns_5ns_12_1_0_U750                                                   |myproject_mul_8ns_5ns_12_1_0_8                                             |     15|
|251   |    mul_8ns_5ns_12_1_0_U751                                                   |myproject_mul_8ns_5ns_12_1_0_9                                             |     18|
|252   |    mul_8ns_5ns_12_1_0_U753                                                   |myproject_mul_8ns_5ns_12_1_0_10                                            |     16|
|253   |    mul_8ns_5ns_12_1_0_U755                                                   |myproject_mul_8ns_5ns_12_1_0_11                                            |     18|
|254   |    mul_8ns_5ns_12_1_0_U756                                                   |myproject_mul_8ns_5ns_12_1_0_12                                            |     21|
|255   |    mul_8ns_5ns_12_1_0_U760                                                   |myproject_mul_8ns_5ns_12_1_0_13                                            |     15|
|256   |    mul_8ns_5ns_12_1_0_U761                                                   |myproject_mul_8ns_5ns_12_1_0_14                                            |     18|
|257   |    mul_8ns_5ns_12_1_0_U764                                                   |myproject_mul_8ns_5ns_12_1_0_15                                            |     18|
|258   |    mul_8ns_5ns_12_1_0_U766                                                   |myproject_mul_8ns_5ns_12_1_0_16                                            |     16|
|259   |    mul_8ns_5ns_12_1_0_U767                                                   |myproject_mul_8ns_5ns_12_1_0_17                                            |     18|
|260   |    mul_8ns_5ns_12_1_0_U768                                                   |myproject_mul_8ns_5ns_12_1_0_18                                            |     15|
|261   |    mul_8ns_5ns_12_1_0_U777                                                   |myproject_mul_8ns_5ns_12_1_0_19                                            |     15|
|262   |    mul_8ns_5ns_12_1_0_U779                                                   |myproject_mul_8ns_5ns_12_1_0_20                                            |     18|
|263   |    mul_8ns_5ns_12_1_0_U785                                                   |myproject_mul_8ns_5ns_12_1_0_21                                            |     15|
|264   |    mul_8ns_5s_13_1_0_U720                                                    |myproject_mul_8ns_5s_13_1_0_22                                             |     30|
|265   |    mul_8ns_5s_13_1_0_U725                                                    |myproject_mul_8ns_5s_13_1_0_23                                             |     30|
|266   |    mul_8ns_5s_13_1_0_U726                                                    |myproject_mul_8ns_5s_13_1_0_24                                             |     30|
|267   |    mul_8ns_5s_13_1_0_U727                                                    |myproject_mul_8ns_5s_13_1_0_25                                             |     30|
|268   |    mul_8ns_5s_13_1_0_U736                                                    |myproject_mul_8ns_5s_13_1_0_26                                             |     30|
|269   |    mul_8ns_5s_13_1_0_U739                                                    |myproject_mul_8ns_5s_13_1_0_27                                             |     30|
|270   |    mul_8ns_5s_13_1_0_U742                                                    |myproject_mul_8ns_5s_13_1_0_28                                             |     30|
|271   |    mul_8ns_5s_13_1_0_U743                                                    |myproject_mul_8ns_5s_13_1_0_29                                             |     30|
|272   |    mul_8ns_5s_13_1_0_U745                                                    |myproject_mul_8ns_5s_13_1_0_30                                             |     30|
|273   |    mul_8ns_5s_13_1_0_U754                                                    |myproject_mul_8ns_5s_13_1_0_31                                             |     30|
|274   |    mul_8ns_5s_13_1_0_U757                                                    |myproject_mul_8ns_5s_13_1_0_32                                             |     30|
|275   |    mul_8ns_5s_13_1_0_U765                                                    |myproject_mul_8ns_5s_13_1_0_33                                             |     30|
|276   |    mul_8ns_5s_13_1_0_U769                                                    |myproject_mul_8ns_5s_13_1_0_34                                             |     30|
|277   |    mul_8ns_5s_13_1_0_U771                                                    |myproject_mul_8ns_5s_13_1_0_35                                             |     30|
|278   |    mul_8ns_5s_13_1_0_U772                                                    |myproject_mul_8ns_5s_13_1_0_36                                             |     30|
|279   |    mul_8ns_5s_13_1_0_U781                                                    |myproject_mul_8ns_5s_13_1_0_37                                             |     30|
|280   |    mul_8ns_6ns_13_1_0_U724                                                   |myproject_mul_8ns_6ns_13_1_0                                               |     12|
|281   |    mul_8ns_6ns_13_1_0_U731                                                   |myproject_mul_8ns_6ns_13_1_0_38                                            |     10|
|282   |    mul_8ns_6ns_13_1_0_U733                                                   |myproject_mul_8ns_6ns_13_1_0_39                                            |     24|
|283   |    mul_8ns_6ns_13_1_0_U735                                                   |myproject_mul_8ns_6ns_13_1_0_40                                            |     29|
|284   |    mul_8ns_6ns_13_1_0_U738                                                   |myproject_mul_8ns_6ns_13_1_0_41                                            |     23|
|285   |    mul_8ns_6ns_13_1_0_U747                                                   |myproject_mul_8ns_6ns_13_1_0_42                                            |     23|
|286   |    mul_8ns_6ns_13_1_0_U748                                                   |myproject_mul_8ns_6ns_13_1_0_43                                            |     23|
|287   |    mul_8ns_6ns_13_1_0_U758                                                   |myproject_mul_8ns_6ns_13_1_0_44                                            |     19|
|288   |    mul_8ns_6ns_13_1_0_U762                                                   |myproject_mul_8ns_6ns_13_1_0_45                                            |      7|
|289   |    mul_8ns_6ns_13_1_0_U763                                                   |myproject_mul_8ns_6ns_13_1_0_46                                            |     18|
|290   |    mul_8ns_6ns_13_1_0_U770                                                   |myproject_mul_8ns_6ns_13_1_0_47                                            |     23|
|291   |    mul_8ns_6ns_13_1_0_U773                                                   |myproject_mul_8ns_6ns_13_1_0_48                                            |     23|
|292   |    mul_8ns_6ns_13_1_0_U775                                                   |myproject_mul_8ns_6ns_13_1_0_49                                            |     23|
|293   |    mul_8ns_6ns_13_1_0_U776                                                   |myproject_mul_8ns_6ns_13_1_0_50                                            |     23|
|294   |    mul_8ns_6ns_13_1_0_U778                                                   |myproject_mul_8ns_6ns_13_1_0_51                                            |     23|
|295   |    mul_8ns_6ns_13_1_0_U783                                                   |myproject_mul_8ns_6ns_13_1_0_52                                            |     23|
|296   |    mul_8ns_6ns_13_1_0_U784                                                   |myproject_mul_8ns_6ns_13_1_0_53                                            |     33|
|297   |    mul_8ns_6s_14_1_0_U729                                                    |myproject_mul_8ns_6s_14_1_0_54                                             |     30|
|298   |    mul_8ns_6s_14_1_0_U730                                                    |myproject_mul_8ns_6s_14_1_0_55                                             |     38|
|299   |    mul_8ns_6s_14_1_0_U732                                                    |myproject_mul_8ns_6s_14_1_0_56                                             |     28|
|300   |    mul_8ns_6s_14_1_0_U740                                                    |myproject_mul_8ns_6s_14_1_0_57                                             |     30|
|301   |    mul_8ns_6s_14_1_0_U741                                                    |myproject_mul_8ns_6s_14_1_0_58                                             |     28|
|302   |    mul_8ns_6s_14_1_0_U744                                                    |myproject_mul_8ns_6s_14_1_0_59                                             |     30|
|303   |    mul_8ns_6s_14_1_0_U749                                                    |myproject_mul_8ns_6s_14_1_0_60                                             |     29|
|304   |    mul_8ns_6s_14_1_0_U752                                                    |myproject_mul_8ns_6s_14_1_0_61                                             |     29|
|305   |    mul_8ns_6s_14_1_0_U759                                                    |myproject_mul_8ns_6s_14_1_0_62                                             |     12|
|306   |    mul_8ns_6s_14_1_0_U774                                                    |myproject_mul_8ns_6s_14_1_0_63                                             |     38|
|307   |    mul_8ns_6s_14_1_0_U780                                                    |myproject_mul_8ns_6s_14_1_0_64                                             |     66|
|308   |    mul_8ns_6s_14_1_0_U782                                                    |myproject_mul_8ns_6s_14_1_0_65                                             |     38|
|309   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_728 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s |    860|
|310   |    mul_8ns_5ns_12_1_0_U847                                                   |myproject_mul_8ns_5ns_12_1_0                                               |     18|
|311   |    mul_8ns_5s_13_1_0_U845                                                    |myproject_mul_8ns_5s_13_1_0                                                |     30|
|312   |    mul_8ns_6s_14_1_0_U844                                                    |myproject_mul_8ns_6s_14_1_0                                                |     38|
|313   |    mul_8ns_6s_14_1_0_U846                                                    |myproject_mul_8ns_6s_14_1_0_0                                              |     38|
|314   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s     |   5378|
|315   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_360     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s     |    480|
|316   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_626     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s     |   1728|
|317   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_706     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s     |    831|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:04 ; elapsed = 00:03:31 . Memory (MB): peak = 3411.461 ; gain = 1731.441 ; free physical = 86993 ; free virtual = 102236
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 115 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:07 ; elapsed = 00:03:32 . Memory (MB): peak = 3415.371 ; gain = 1735.352 ; free physical = 92953 ; free virtual = 108219
Synthesis Optimization Complete : Time (s): cpu = 00:03:07 ; elapsed = 00:03:32 . Memory (MB): peak = 3415.371 ; gain = 1735.352 ; free physical = 92990 ; free virtual = 108217
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3415.371 ; gain = 0.000 ; free physical = 91851 ; free virtual = 107408
INFO: [Netlist 29-17] Analyzing 36587 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3549.570 ; gain = 0.000 ; free physical = 90045 ; free virtual = 105838
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2df36af4
INFO: [Common 17-83] Releasing license: Synthesis
274 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:55 ; elapsed = 00:04:18 . Memory (MB): peak = 3549.570 ; gain = 1875.547 ; free physical = 90038 ; free virtual = 105832
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8571.045; main = 2714.588; forked = 6287.581
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17136.266; main = 3549.574; forked = 13724.801
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 21:47:38 2026...
