David I. August , Daniel A. Connors , Scott A. Mahlke , John W. Sias , Kevin M. Crozier , Ben-Chung Cheng , Patrick R. Eaton , Qudus B. Olaniran , Wen-mei W. Hwu, Integrated predicated and speculative execution in the IMPACT EPIC architecture, Proceedings of the 25th annual international symposium on Computer architecture, p.227-237, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279391]
David F. Bacon , Susan L. Graham , Oliver J. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys (CSUR), v.26 n.4, p.345-420, Dec. 1994[doi>10.1145/197405.197406]
Hans-J. Boehm, Simple garbage-collector-safety, Proceedings of the ACM SIGPLAN 1996 conference on Programming language design and implementation, p.89-98, May 21-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/231379.231394]
Matthew Bridges , Neil Vachharajani , Yun Zhang , Thomas Jablin , David August, Revisiting the Sequential Programming Model for Multi-Core, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.69-84, December 01-05, 2007[doi>10.1109/MICRO.2007.35]
Matthew Bridges. 2008. The VELOCITY Compiler: Extracting Efficient Multicore Eexecution from Legacy Sequential Codes. Technical Report. Princeton University.
Derek Bruening, Srikrishna Devabhaktuni, and Saman Amarasinghe. 2000. Softspec: Software-based speculative parallelism. In Workshop on Feedback-Directed and Dynamic Optimization (FDDO).
Luis Ceze , James Tuck , Josep Torrellas , Calin Cascaval, Bulk Disambiguation of Speculative Threads in Multiprocessors, Proceedings of the 33rd annual international symposium on Computer Architecture, p.227-238, June 17-21, 2006[doi>10.1109/ISCA.2006.13]
Ding Kai Chen , Josep Torrellas , Pen Chung Yew, An efficient algorithm for the run-time parallelization of DOACROSS loops, Proceedings of the 1994 ACM/IEEE conference on Supercomputing, November 14-18, 1994, Washington, D.C.
Michael K. Chen , Kunle Olukotun, The Jrpm system for dynamically parallelizing Java programs, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859668]
Marcelo Cintra , Diego R. Llanos, Design Space Exploration of a Software Speculative Parallelization Scheme, IEEE Transactions on Parallel and Distributed Systems, v.16 n.6, p.562-576, June 2005[doi>10.1109/TPDS.2005.69]
Marcelo Cintra , Diego R. Llanos, Toward efficient and robust software speculative parallelization on multiprocessors, Proceedings of the ninth ACM SIGPLAN symposium on Principles and practice of parallel programming, June 11-13, 2003, San Diego, California, USA[doi>10.1145/781498.781501]
Marcelo Cintra , José F. Martínez , Josep Torrellas, Architectural support for scalable speculative parallelization in shared-memory multiprocessors, Proceedings of the 27th annual international symposium on Computer architecture, p.13-24, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.363382]
Ron Cytron. 1986. DOACROSS: Beyond vectorization for multiprocessors. In Proceedings of the International Conference on Parallel Processing (ICPP), 836--844.
Francis Dang , Hao Yu , Lawrence Rauchwerger, The R-LRPD Test: Speculative Parallelization of Partially Parallel Loops, Proceedings of the 16th International Symposium on Parallel and Distributed Processing, p.20, April 15-19, 2002
Jeffrey Dean , Sanjay Ghemawat, MapReduce: simplified data processing on large clusters, Proceedings of the 6th conference on Symposium on Opearting Systems Design & Implementation, p.10-10, December 06-08, 2004, San Francisco, CA
Chen Ding , Xipeng Shen , Kirk Kelsey , Chris Tice , Ruke Huang , Chengliang Zhang, Software behavior oriented parallelization, Proceedings of the 28th ACM SIGPLAN Conference on Programming Language Design and Implementation, June 10-13, 2007, San Diego, California, USA[doi>10.1145/1250734.1250760]
María Jesús Garzarán , Milos Prvulovic , José María Llabería , Víctor Viñals , Lawrence Rauchwerger , Josep Torrellas, Tradeoffs in buffering speculative memory state for thread-level speculation in multiprocessors, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.3, p.247-279, September 2005[doi>10.1145/1089008.1089010]
S. Gopal , T. Vijaykumar , J. Smith , G. Sohi, Speculative Versioning Cache, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.195, January 31-February 04, 1998
Manish Gupta , Rahul Nim, Techniques for speculative run-time parallelization of loops, Proceedings of the 1998 ACM/IEEE conference on Supercomputing, p.1-12, November 07-13, 1998, San Jose, CA
Apache Hadoop. 2005. Apache Hadoop. http://hadoop.apache.org/. (2005). Accessed February 2, 2015.
Lance Hammond , Mark Willey , Kunle Olukotun, Data speculation support for a chip multiprocessor, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.58-69, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291020]
Tim Harris , James Larus , Ravi Rajwar, Transactional Memory, 2nd Edition, Morgan and Claypool Publishers, 2010
Tim Harris , Mark Plesko , Avraham Shinnar , David Tarditi, Optimizing memory transactions, Proceedings of the 27th ACM SIGPLAN Conference on Programming Language Design and Implementation, June 11-14, 2006, Ottawa, Ontario, Canada[doi>10.1145/1133981.1133984]
Maurice Herlihy , J. Eliot B. Moss, Transactional memory: architectural support for lock-free data structures, Proceedings of the 20th annual international symposium on computer architecture, p.289-300, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165164]
Jason Howard, Saurabh Dighe, Yatin Hoskote, Sriram Vangal, David Finan, Gregory Ruhl, David Jenkins, Howard Wilson, Nitin Borkar, Gerhard Schrom, Fabrice Pailet, Shailendra Jain, Tiju Jacob, Satish Yada, Sraven Marella, Praveen Salihundam, Vasantha Erraguntla, Michael Konow, Michael Riepen, Guido Droege, Joerg Lindemann, Matthias Gries, Thomas Apel, Kersten Henriss, Tor Lund-Larsen, Sebastian Steibl, Shekhar Borkar, Vivek De, Rob Van Der Wijngaart, and Timothy Mattson. 2010. A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS. In Proceedings of the International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 108--109.
Shiwen Hu, Ravi Bhargava, and Lizy Kurian John. 2003. The role of return value prediction in exploiting speculative method-level parallelism. Journal of Instruction-Level Parallelsim 5 (2003), 1--21.
Nikolas Ioannou , Jeremy Singer , Salman Khan , Polychronis Xekalakis , Paraskevas Yiapanis , Adam Pocock , Gavin Brown , Mikel Lujan , Ian Watson , Marcelo Cintra, Toward a more accurate understanding of the limits of the TLS execution paradigm, Proceedings of the IEEE International Symposium on Workload Characterization (IISWC'10), p.1-12, December 02-04, 2010[doi>10.1109/IISWC.2010.5649169]
Nick P. Johnson , Hanjun Kim , Prakash Prabhu , Ayal Zaks , David I. August, Speculative separation for privatization and reductions, Proceedings of the 33rd ACM SIGPLAN Conference on Programming Language Design and Implementation, June 11-16, 2012, Beijing, China[doi>10.1145/2254064.2254107]
Troy A. Johnson , Rudolf Eigenmann , T. N. Vijaykumar, Min-cut program decomposition for thread-level speculation, Proceedings of the ACM SIGPLAN 2004 conference on Programming language design and implementation, June 09-11, 2004, Washington DC, USA[doi>10.1145/996841.996851]
Ken Kennedy , John R. Allen, Optimizing compilers for modern architectures: a dependence-based approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001
Hanjun Kim , Arun Raman , Feng Liu , Jae W. Lee , David I. August, Scalable Speculative Parallelization on Commodity Clusters, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 04-08, 2010[doi>10.1109/MICRO.2010.19]
Wei Liu , James Tuck , Luis Ceze , Wonsun Ahn , Karin Strauss , Jose Renau , Josep Torrellas, POSH: a TLS compiler that exploits program structure, Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming, March 29-31, 2006, New York, New York, USA[doi>10.1145/1122971.1122997]
Mikel Luján , Phyllis Gustafson , Michael Paleczny , Christopher A. Vick, Speculative parallelization: eliminating the overhead of failure, Proceedings of the Third international conference on High Performance Computing and Communications, September 26-28, 2007, Houston, TX
Clifford Lynch. 2008. Big data: How do your data grow? Nature 455, 7209 (2008), 28--29.
Pedro Marcuello , Antonio González, Exploiting Speculative Thread-Level Parallelism on a SMT Processor, Proceedings of the 7th International Conference on High-Performance Computing and Networking, p.754-763, April 12-14, 1999
Pedro Marcuello , Antonio González, Thread-Spawning Schemes for Speculative Multithreading, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.55, February 02-06, 2002
Jan Kasper Martinsen , Hakan Grahn, A methodology for evaluating JavaScript execution behavior in interactive web applications, Proceedings of the 2011 9th IEEE/ACS International Conference on Computer Systems and Applications, p.241-248, December 27-30, 2011[doi>10.1109/AICCSA.2011.6126611]
Jan Martinsen , Hakan Grahn , Anders Isberg, Using Speculation to Enhance JavaScript Performance in Web Applications, IEEE Internet Computing, v.17 n.2, p.10-19, March 2013[doi>10.1109/MIC.2012.146]
Mojtaba Mehrara , Jeff Hao , Po-Chun Hsu , Scott Mahlke, Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory, Proceedings of the 30th ACM SIGPLAN Conference on Programming Language Design and Implementation, June 15-21, 2009, Dublin, Ireland[doi>10.1145/1542476.1542495]
Samuel P. Midkiff, Automatic Parallelization: An Overview of Fundamental Compiler Techniques, Morgan & Claypool Publishers, 2012
Erik M. Nystrom, Hong-Seok Kim, and Wen-Mei W. Hwu. 2004. Bottom-up and top-down context-sensitive summary-based pointer analysis. In Proceedings of 11th Static Analysis Symposium (SAS), 165--180.
Cosmin E. Oancea , Alan Mycroft , Tim Harris, A lightweight in-place implementation for software thread-level speculation, Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures, August 11-13, 2009, Calgary, AB, Canada[doi>10.1145/1583991.1584050]
Jeffrey Oplinger , David Heine , Shih Liao , Basem A. Nayfeh , Monica S. Lam , Kunle Olukotun, Software and Hardware for Exploiting Speculative Parallelism with a Multiprocessor, Stanford University, Stanford, CA, 1997
Guilherme Ottoni , Ram Rangan , Adam Stoler , David I. August, Automatic Thread Extraction with Decoupled Software Pipelining, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.105-118, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.13]
Guilherme Ottoni , Ram Rangan , Adam Stoler , David I. August, Automatic Thread Extraction with Decoupled Software Pipelining, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.105-118, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.13]
Christopher J. F. Pickett , Clark Verbrugge, Software thread level speculation for the java language and virtual machine environment, Proceedings of the 18th international conference on Languages and Compilers for Parallel Computing, p.304-318, October 20-22, 2005, Hawthorne, NY[doi>10.1007/978-3-540-69330-7_21]
Manohar K. Prabhu , Kunle Olukotun, Exposing speculative thread parallelism in SPEC2000, Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming, June 15-17, 2005, Chicago, IL, USA[doi>10.1145/1065944.1065964]
Arun Raman , Hanjun Kim , Thomas R. Mason , Thomas B. Jablin , David I. August, Speculative parallelization using software multi-threaded transactions, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736030]
Easwaran Raman , Guilherme Ottoni , Arun Raman , Matthew J. Bridges , David I. August, Parallel-stage decoupled software pipelining, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356074]
Ram Rangan , Neil Vachharajani , Guilherme Ottoni , David I. August, Performance scalability of decoupled software pipelining, ACM Transactions on Architecture and Code Optimization (TACO), v.5 n.2, p.1-25, August 2008[doi>10.1145/1400112.1400113]
Ram Rangan , Neil Vachharajani , Manish Vachharajani , David I. August, Decoupled Software Pipelining with the Synchronization Array, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.177-188, September 29-October 03, 2004[doi>10.1109/PACT.2004.14]
Paruj Ratanaworabhan , Benjamin Livshits , Benjamin G. Zorn, JSMeter: comparing the behavior of JavaScript benchmarks with real web applications, Proceedings of the 2010 USENIX conference on Web application development, p.3-3, June 23-24, 2010, Boston, MA
Lawrence Rauchwerger, Run-time parallelization: its time has come, Parallel Computing, v.24 n.3-4, p.527-556, May, 1998[doi>10.1016/S0167-8191(98)00024-6]
Lawrence Rauchwerger and David Padua. 1994a. Speculative Run-Time Parallelization of Loops. Technical Report CSRD-827. Center for Supercomputing Research and Development, University of Illinois.
Lawrence Rauchwerger , David Padua, The privatizing DOALL test: a run-time technique for DOALL loop identification and array privatization, Proceedings of the 8th international conference on Supercomputing, p.33-43, July 11-15, 1994, Manchester, England[doi>10.1145/181181.181254]
Lawrence Rauchwerger , David Padua, The LRPD test: speculative run-time parallelization of loops with privatization and reduction parallelization, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.218-232, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207148]
Jose Renau , Karin Strauss , Luis Ceze , Wei Liu , Smruti Sarangi , James Tuck , Josep Torrellas, Thread-Level Speculation on a CMP can be energy efficient, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts[doi>10.1145/1088149.1088178]
Jose Renau , James Tuck , Wei Liu , Luis Ceze , Karin Strauss , Josep Torrellas, Tasking with out-of-order spawn in TLS chip multiprocessors: microarchitecture and compilation, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts[doi>10.1145/1088149.1088173]
Gregor Richards , Sylvain Lebresne , Brian Burg , Jan Vitek, An analysis of the dynamic behavior of JavaScript programs, Proceedings of the 31st ACM SIGPLAN Conference on Programming Language Design and Implementation, June 05-10, 2010, Toronto, Ontario, Canada[doi>10.1145/1806596.1806598]
Peter Rundberg and Per Stenström. 2001. An all-software thread-level data dependence speculation system for multiprocessors. Journal of Instruction-Level Parallelism 3 (2001), 1--28.
Bratin Saha , Ali-Reza Adl-Tabatabai , Richard L. Hudson , Chi Cao Minh , Benjamin Hertzberg, McRT-STM: a high performance software transactional memory system for a multi-core runtime, Proceedings of the eleventh ACM SIGPLAN symposium on Principles and practice of parallel programming, March 29-31, 2006, New York, New York, USA[doi>10.1145/1122971.1123001]
Joel H. Salz and Ravi Mirchandaney. 1991. The preprocessed doacross loop. In Proceedings of ICPP, 174--178.
Joel H. Saltz , Ravi Mirchandaney , Kathleen Crowley, The doconsider loop, Proceedings of the 3rd international conference on Supercomputing, p.29-40, June 05-09, 1989, Crete, Greece[doi>10.1145/318789.318794]
Joel H. Salz , Ravi Mirchandaney , Kay Crowley, Run-Time Parallelization and Scheduling of Loops, IEEE Transactions on Computers, v.40 n.5, p.603-612, May 1991[doi>10.1109/12.88484]
Michael F. Spear, Lightweight, robust adaptivity for software transactional memory, Proceedings of the twenty-second annual ACM symposium on Parallelism in algorithms and architectures, June 13-15, 2010, Thira, Santorini, Greece[doi>10.1145/1810479.1810530]
Michael F. Spear , Virendra J. Marathe , William N. Scherer , Michael L. Scott, Conflict detection and validation strategies for software transactional memory, Proceedings of the 20th international conference on Distributed Computing, September 18-20, 2006, Stockholm, Sweden[doi>10.1007/11864219_13]
J. Gregory Steffan , Todd C. Mowry, Hardware support for thread-level speculation, Carnegie Mellon University, Pittsburgh, PA, 2003
J. Gregory Steffan , Christopher Colohan , Antonia Zhai , Todd C. Mowry, The STAMPede approach to thread-level speculation, ACM Transactions on Computer Systems (TOCS), v.23 n.3, p.253-300, August 2005[doi>10.1145/1082469.1082471]
J. Greggory Steffan , Christopher B. Colohan , Antonia Zhai , Todd C. Mowry, A scalable approach to thread-level speculation, Proceedings of the 27th annual international symposium on Computer architecture, p.1-12, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339650]
Peiyi Tang and Pen-Chung Yew. 1986. Processor self-scheduling for multiple nested parallel loops. In Proceedings of the International Conference of Parallel Processing, 528--535.
William Thies , Vikram Chandrasekhar , Saman Amarasinghe, A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.356-369, December 01-05, 2007[doi>10.1109/MICRO.2007.7]
Chen Tian , Min Feng , Rajiv Gupta, Supporting speculative parallelization in the presence of dynamic data structures, Proceedings of the 31st ACM SIGPLAN Conference on Programming Language Design and Implementation, June 05-10, 2010, Toronto, Ontario, Canada[doi>10.1145/1806596.1806604]
Chen Tian , Min Feng , Vijay Nagarajan , Rajiv Gupta, Copy or Discard execution model for speculative parallelization on multicores, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.330-341, November 08-12, 2008[doi>10.1109/MICRO.2008.4771802]
Neil Vachharajani , Ram Rangan , Easwaran Raman , Matthew J. Bridges , Guilherme Ottoni , David I. August, Speculative Decoupled Software Pipelining, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.49-59, September 15-19, 2007[doi>10.1109/PACT.2007.66]
Amy Wang , Matthew Gaudet , Peng Wu , José Nelson Amaral , Martin Ohmacht , Christopher Barton , Raul Silvera , Maged Michael, Evaluation of Blue Gene/Q hardware support for transactional memories, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370836]
Paraskevas Yiapanis. 2013. High Performance Optimizations in Runtime Speculative Parallelization for Multicore Architectures. Ph.D. dissertation. School of Computer Science, University of Manchester.
Paraskevas Yiapanis , Demian Rosas-Ham , Gavin Brown , Mikel Luján, Optimizing software runtime systems for speculative parallelization, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.4, p.1-27, January 2013[doi>10.1145/2400682.2400698]
Chenggang Zhang, Guodong Han, and Cho-Li Wang. 2013. GPU-TLS: An efficient runtime for speculative loop parallelization on GPUs. In Proceedings of the International Symposium on Cluster, Cloud, and Grid Computing (CCGRID). 120--127.
Hongtao Zhong, Mojtaba Mehrara, Steven A. Lieberman, and Scott A. Mahlke. 2008. Uncovering hidden loop level parallelism in sequential applications. In Proceedings of the International Conference on High-Performance Computer Architecture (HPCA), 290--301.
Chuan-Qi Zhu , Pen-Chung Yew, A Scheme to Enforce Data Dependence on Large Multiprocessor Systems, IEEE Transactions on Software Engineering, v.13 n.6, p.726-739, June 1987[doi>10.1109/TSE.1987.233477]
