

================================================================
== Vivado HLS Report for 'xillybus_wrapper_xilly_puts_1'
================================================================
* Date:           Mon May 16 17:09:05 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      4.39|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
4 --> 
	4  / (!tmp_3)
	2  / (tmp_3)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 1.57ns
:0  br label %1


 <State 2>: 2.44ns
ST_2: p_0_rec [1/1] 0.00ns
:0  %p_0_rec = phi i32 [ 0, %0 ], [ %p_rec, %2 ]

ST_2: str_addr [1/1] 0.00ns
:1  %str_addr = getelementptr [4 x i8]* %str, i32 0, i32 %p_0_rec

ST_2: str_load [2/2] 2.39ns
:2  %str_load = load i8* %str_addr, align 1

ST_2: p_rec [1/1] 2.44ns
:4  %p_rec = add i32 %p_0_rec, 1


 <State 3>: 4.39ns
ST_3: str_load [1/2] 2.39ns
:2  %str_load = load i8* %str_addr, align 1

ST_3: tmp [1/1] 2.00ns
:3  %tmp = icmp eq i8 %str_load, 0

ST_3: stg_12 [1/1] 0.00ns
:5  br i1 %tmp, label %3, label %.preheader

ST_3: stg_13 [1/1] 0.00ns
:0  ret void


 <State 4>: 0.00ns
ST_4: debug_ready_load [1/1] 0.00ns
.preheader:0  %debug_ready_load = load volatile i8* @debug_ready, align 1

ST_4: tmp_3 [1/1] 0.00ns
.preheader:1  %tmp_3 = trunc i8 %debug_ready_load to i1

ST_4: stg_16 [1/1] 0.00ns
.preheader:2  br i1 %tmp_3, label %2, label %.preheader

ST_4: stg_17 [1/1] 0.00ns
:0  store volatile i8 %str_load, i8* @debug_out, align 1

ST_4: stg_18 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ str]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x3ea2e18; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ debug_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; mode=0x3ea2d58; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_none:ce=0
Port [ debug_out]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x3ea2e78; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5            (br           ) [ 01111]
p_0_rec          (phi          ) [ 00100]
str_addr         (getelementptr) [ 00010]
p_rec            (add          ) [ 01111]
str_load         (load         ) [ 00001]
tmp              (icmp         ) [ 00111]
stg_12           (br           ) [ 00000]
stg_13           (ret          ) [ 00000]
debug_ready_load (load         ) [ 00000]
tmp_3            (trunc        ) [ 00111]
stg_16           (br           ) [ 00000]
stg_17           (store        ) [ 00000]
stg_18           (br           ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="str">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="debug_ready">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_ready"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="debug_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="str_addr_gep_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="8" slack="0"/>
<pin id="14" dir="0" index="1" bw="1" slack="0"/>
<pin id="15" dir="0" index="2" bw="32" slack="0"/>
<pin id="16" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="str_addr/2 "/>
</bind>
</comp>

<comp id="19" class="1004" name="grp_access_fu_19">
<pin_list>
<pin id="20" dir="0" index="0" bw="2" slack="0"/>
<pin id="21" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="22" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="str_load/2 "/>
</bind>
</comp>

<comp id="24" class="1005" name="p_0_rec_reg_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="1"/>
<pin id="26" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec (phireg) "/>
</bind>
</comp>

<comp id="28" class="1004" name="p_0_rec_phi_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="1"/>
<pin id="30" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="31" dir="0" index="2" bw="32" slack="0"/>
<pin id="32" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="33" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec/2 "/>
</bind>
</comp>

<comp id="37" class="1004" name="p_rec_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="0"/>
<pin id="40" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="tmp_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="8" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="debug_ready_load_load_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="8" slack="0"/>
<pin id="51" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="debug_ready_load/4 "/>
</bind>
</comp>

<comp id="53" class="1004" name="tmp_3_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="57" class="1004" name="stg_17_store_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="1"/>
<pin id="59" dir="0" index="1" bw="8" slack="0"/>
<pin id="60" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_17/4 "/>
</bind>
</comp>

<comp id="62" class="1005" name="str_addr_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="2" slack="1"/>
<pin id="64" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="str_addr "/>
</bind>
</comp>

<comp id="67" class="1005" name="p_rec_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_rec "/>
</bind>
</comp>

<comp id="72" class="1005" name="str_load_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="1"/>
<pin id="74" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="str_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="17"><net_src comp="0" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="18"><net_src comp="6" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="23"><net_src comp="12" pin="3"/><net_sink comp="19" pin=0"/></net>

<net id="27"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="34"><net_src comp="24" pin="1"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="28" pin="4"/><net_sink comp="12" pin=2"/></net>

<net id="41"><net_src comp="28" pin="4"/><net_sink comp="37" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="47"><net_src comp="19" pin="2"/><net_sink comp="43" pin=0"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="56"><net_src comp="49" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="65"><net_src comp="12" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="19" pin=0"/></net>

<net id="70"><net_src comp="37" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="75"><net_src comp="19" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="57" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		str_addr : 1
		str_load : 2
		p_rec : 1
	State 3
		tmp : 1
		stg_12 : 2
	State 4
		tmp_3 : 1
		stg_16 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |   p_rec_fu_37  |    0    |    32   |
|----------|----------------|---------|---------|
|   icmp   |    tmp_fu_43   |    0    |    8    |
|----------|----------------|---------|---------|
|   trunc  |   tmp_3_fu_53  |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    40   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| p_0_rec_reg_24|   32   |
|  p_rec_reg_67 |   32   |
|str_addr_reg_62|    2   |
|str_load_reg_72|    8   |
+---------------+--------+
|     Total     |   74   |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_19 |  p0  |   2  |   2  |    4   ||    2    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    4   ||  1.571  ||    2    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   40   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    2   |
|  Register |    -   |   74   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   74   |   42   |
+-----------+--------+--------+--------+
