#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56d9f31c4880 .scope module, "FSM_tb" "FSM_tb" 2 1;
 .timescale 0 0;
v0x56d9f31f4250_0 .var "busy", 0 0;
v0x56d9f31f4360_0 .var "clk", 0 0;
v0x56d9f31f4470_0 .var "data", 4 0;
v0x56d9f31f4560_0 .var "reset", 0 0;
v0x56d9f31f4650_0 .var "tx", 0 0;
S_0x56d9f3198cf0 .scope module, "u_FSM" "FSM" 2 9, 3 1 0, S_0x56d9f31c4880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "busy";
    .port_info 3 /INPUT 1 "tx";
    .port_info 4 /INPUT 5 "data";
v0x56d9f31f3b90_0 .net "a", 0 0, v0x56d9f31f2cf0_0;  1 drivers
v0x56d9f31f3c50_0 .net "b", 0 0, v0x56d9f31f3a00_0;  1 drivers
v0x56d9f31f3d60_0 .net "busy", 0 0, v0x56d9f31f4250_0;  1 drivers
v0x56d9f31f3e00_0 .net "c", 4 0, v0x56d9f31f3540_0;  1 drivers
v0x56d9f31f3ef0_0 .net "clk", 0 0, v0x56d9f31f4360_0;  1 drivers
v0x56d9f31f3fe0_0 .net "data", 4 0, v0x56d9f31f4470_0;  1 drivers
v0x56d9f31f4080_0 .net "rst", 0 0, v0x56d9f31f4560_0;  1 drivers
v0x56d9f31f4150_0 .net "tx", 0 0, v0x56d9f31f4650_0;  1 drivers
S_0x56d9f3198ed0 .scope module, "u_receiver_state" "receiver_state" 3 24, 4 1 0, S_0x56d9f3198cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "valid_i";
    .port_info 1 /INPUT 5 "data_i";
    .port_info 2 /INPUT 1 "busy";
    .port_info 3 /OUTPUT 1 "ready_o";
v0x56d9f31d78f0_0 .net "busy", 0 0, v0x56d9f31f4250_0;  alias, 1 drivers
v0x56d9f31f2c10_0 .net "data_i", 4 0, v0x56d9f31f3540_0;  alias, 1 drivers
v0x56d9f31f2cf0_0 .var "ready_o", 0 0;
v0x56d9f31f2dc0_0 .net "valid_i", 0 0, v0x56d9f31f3a00_0;  alias, 1 drivers
E_0x56d9f31d62e0 .event edge, v0x56d9f31f2dc0_0, v0x56d9f31d78f0_0;
S_0x56d9f31f2f30 .scope module, "u_transmission_state" "transmission_state" 3 14, 5 1 0, S_0x56d9f3198cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready_i";
    .port_info 3 /INPUT 1 "tx";
    .port_info 4 /INPUT 5 "data";
    .port_info 5 /OUTPUT 1 "valid_o";
    .port_info 6 /OUTPUT 5 "data_o";
P_0x56d9f319a620 .param/l "TX" 1 5 11, C4<01>;
P_0x56d9f319a660 .param/l "idle" 1 5 10, C4<00>;
P_0x56d9f319a6a0 .param/l "valid" 1 5 12, C4<10>;
v0x56d9f31f3380_0 .net "clk", 0 0, v0x56d9f31f4360_0;  alias, 1 drivers
v0x56d9f31f3460_0 .net "data", 4 0, v0x56d9f31f4470_0;  alias, 1 drivers
v0x56d9f31f3540_0 .var "data_o", 4 0;
v0x56d9f31f3610_0 .var "next_state", 1 0;
v0x56d9f31f36d0_0 .net "ready_i", 0 0, v0x56d9f31f2cf0_0;  alias, 1 drivers
v0x56d9f31f37c0_0 .net "rst", 0 0, v0x56d9f31f4560_0;  alias, 1 drivers
v0x56d9f31f3860_0 .var "state", 1 0;
v0x56d9f31f3940_0 .net "tx", 0 0, v0x56d9f31f4650_0;  alias, 1 drivers
v0x56d9f31f3a00_0 .var "valid_o", 0 0;
E_0x56d9f31d5e70 .event edge, v0x56d9f31f3860_0, v0x56d9f31f3940_0, v0x56d9f31f3460_0, v0x56d9f31f2cf0_0;
E_0x56d9f31bca30/0 .event negedge, v0x56d9f31f37c0_0;
E_0x56d9f31bca30/1 .event posedge, v0x56d9f31f3380_0;
E_0x56d9f31bca30 .event/or E_0x56d9f31bca30/0, E_0x56d9f31bca30/1;
    .scope S_0x56d9f31f2f30;
T_0 ;
    %wait E_0x56d9f31bca30;
    %load/vec4 v0x56d9f31f37c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d9f31f3860_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56d9f31f3610_0;
    %assign/vec4 v0x56d9f31f3860_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56d9f31f2f30;
T_1 ;
    %wait E_0x56d9f31d5e70;
    %load/vec4 v0x56d9f31f3860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d9f31f3a00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56d9f31f3610_0, 0, 2;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d9f31f3a00_0, 0, 1;
    %load/vec4 v0x56d9f31f3940_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %store/vec4 v0x56d9f31f3610_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56d9f31f3a00_0, 0, 1;
    %load/vec4 v0x56d9f31f3460_0;
    %store/vec4 v0x56d9f31f3540_0, 0, 5;
    %load/vec4 v0x56d9f31f36d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %store/vec4 v0x56d9f31f3610_0, 0, 2;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56d9f3198ed0;
T_2 ;
    %wait E_0x56d9f31d62e0;
    %load/vec4 v0x56d9f31f2dc0_0;
    %load/vec4 v0x56d9f31d78f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d9f31f2cf0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56d9f31f2dc0_0;
    %load/vec4 v0x56d9f31d78f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56d9f31f2cf0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d9f31f2cf0_0, 0, 1;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56d9f31c4880;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x56d9f31f4360_0;
    %inv;
    %store/vec4 v0x56d9f31f4360_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56d9f31c4880;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d9f31f4250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d9f31f4360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56d9f31f4560_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56d9f31f4470_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d9f31f4650_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d9f31f4560_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56d9f31f4560_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56d9f31f4650_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d9f31f4650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56d9f31f4250_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d9f31f4250_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x56d9f31c4880;
T_5 ;
    %vpi_call 2 43 "$dumpfile", "temp/fsm.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56d9f31c4880 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "/home/sheikhzaid/Verilog/verilog_practice_tasks/comb-seq/FSM/tb/fsm_tb.v";
    "/home/sheikhzaid/Verilog/verilog_practice_tasks/comb-seq/FSM/src/fsm.v";
    "/home/sheikhzaid/Verilog/verilog_practice_tasks/comb-seq/FSM/src/rx.v";
    "/home/sheikhzaid/Verilog/verilog_practice_tasks/comb-seq/FSM/src/tx.v";
