// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/07/2019 23:02:07"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton_temp (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	address_imem,
	q_imem,
	address_dmem,
	data,
	wren,
	q_dmem,
	ctrl_writeEnable,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	data_readRegA,
	data_readRegB,
	reg1,
	reg2,
	reg3,
	reg4,
	reg5,
	reg6,
	reg7,
	reg31);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
output 	[11:0] address_imem;
output 	[31:0] q_imem;
output 	[11:0] address_dmem;
output 	[31:0] data;
output 	wren;
output 	[31:0] q_dmem;
output 	ctrl_writeEnable;
output 	[4:0] ctrl_writeReg;
output 	[4:0] ctrl_readRegA;
output 	[4:0] ctrl_readRegB;
output 	[31:0] data_writeReg;
output 	[31:0] data_readRegA;
output 	[31:0] data_readRegB;
output 	[31:0] reg1;
output 	[31:0] reg2;
output 	[31:0] reg3;
output 	[31:0] reg4;
output 	[31:0] reg5;
output 	[31:0] reg6;
output 	[31:0] reg7;
output 	[31:0] reg31;

// Design Ports Information
// imem_clock	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dmem_clock	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// processor_clock	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regfile_clock	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[0]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[1]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[2]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[3]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[4]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[5]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[6]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[7]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[8]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[9]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[10]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[11]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[0]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[1]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[2]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[3]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[4]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[5]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[6]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[7]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[8]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[10]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[11]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[12]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[13]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[14]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[15]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[16]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[17]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[18]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[19]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[20]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[21]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[22]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[23]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[24]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[25]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[26]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[27]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[28]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[29]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[30]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[31]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[0]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[1]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[2]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[3]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[4]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[5]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[7]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[8]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[9]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[10]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[11]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[0]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[1]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[2]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[3]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[5]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[6]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[7]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[8]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[9]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[10]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[11]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[12]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[14]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[15]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[16]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[17]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[18]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[19]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[20]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[21]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[22]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[23]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[24]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[25]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[26]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[27]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[28]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[29]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[30]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[31]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[0]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[0]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[1]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[3]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[4]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[5]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[6]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[7]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[8]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[9]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[10]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[11]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[12]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[13]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[14]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[15]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[16]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[17]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[18]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[19]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[20]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[21]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[22]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[23]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[24]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[25]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[26]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[27]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[28]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[29]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[30]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[31]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[2]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[3]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[4]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[6]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[7]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[8]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[9]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[10]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[11]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[12]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[13]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[14]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[15]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[16]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[17]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[18]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[19]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[20]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[21]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[22]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[23]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[24]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[25]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[26]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[27]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[28]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[29]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[30]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[31]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[0]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[1]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[3]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[4]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[5]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[6]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[7]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[8]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[9]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[10]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[11]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[12]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[13]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[14]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[15]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[16]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[17]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[18]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[19]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[20]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[21]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[22]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[23]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[24]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[25]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[26]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[27]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[28]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[29]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[30]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[31]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[0]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[1]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[4]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[7]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[8]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[9]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[10]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[11]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[12]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[13]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[14]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[15]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[16]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[17]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[18]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[19]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[20]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[21]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[22]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[23]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[24]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[25]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[26]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[27]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[28]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[29]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[30]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[31]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[1]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[2]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[5]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[6]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[8]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[9]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[10]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[11]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[13]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[14]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[15]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[16]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[17]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[18]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[19]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[20]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[21]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[22]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[23]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[24]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[25]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[26]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[27]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[28]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[29]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[30]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[31]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[0]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[1]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[2]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[3]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[4]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[5]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[6]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[7]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[8]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[9]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[10]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[11]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[12]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[13]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[14]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[15]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[16]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[17]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[18]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[19]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[20]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[21]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[22]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[23]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[24]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[25]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[26]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[27]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[28]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[29]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[30]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[31]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[0]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[1]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[3]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[4]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[5]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[6]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[7]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[8]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[9]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[10]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[11]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[12]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[13]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[14]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[15]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[16]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[17]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[18]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[19]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[20]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[21]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[22]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[23]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[24]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[25]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[26]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[27]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[28]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[29]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[30]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[31]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[1]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[2]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[3]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[4]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[6]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[7]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[8]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[9]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[10]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[11]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[12]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[13]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[14]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[15]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[16]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[17]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[18]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[19]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[20]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[21]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[22]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[23]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[24]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[25]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[26]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[27]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[28]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[29]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[30]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[31]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[0]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[2]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[3]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[4]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[5]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[6]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[7]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[8]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[9]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[10]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[11]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[12]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[13]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[14]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[15]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[16]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[17]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[18]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[19]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[20]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[21]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[22]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[23]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[24]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[25]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[26]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[27]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[28]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[29]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[30]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[31]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[0]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[2]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[4]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[5]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[7]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[8]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[9]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[10]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[11]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[12]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[13]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[14]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[15]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[16]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[17]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[18]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[19]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[20]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[21]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[22]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[23]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[24]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[25]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[26]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[27]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[28]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[29]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[30]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[31]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("skeleton_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \data[8]~output_o ;
wire \data[9]~output_o ;
wire \data[10]~output_o ;
wire \data[11]~output_o ;
wire \data[12]~output_o ;
wire \data[13]~output_o ;
wire \data[14]~output_o ;
wire \data[15]~output_o ;
wire \data[16]~output_o ;
wire \data[17]~output_o ;
wire \data[18]~output_o ;
wire \data[19]~output_o ;
wire \data[20]~output_o ;
wire \data[21]~output_o ;
wire \data[22]~output_o ;
wire \data[23]~output_o ;
wire \data[24]~output_o ;
wire \data[25]~output_o ;
wire \data[26]~output_o ;
wire \data[27]~output_o ;
wire \data[28]~output_o ;
wire \data[29]~output_o ;
wire \data[30]~output_o ;
wire \data[31]~output_o ;
wire \data_readRegA[0]~output_o ;
wire \data_readRegA[1]~output_o ;
wire \data_readRegA[2]~output_o ;
wire \data_readRegA[3]~output_o ;
wire \data_readRegA[4]~output_o ;
wire \data_readRegA[5]~output_o ;
wire \data_readRegA[6]~output_o ;
wire \data_readRegA[7]~output_o ;
wire \data_readRegA[8]~output_o ;
wire \data_readRegA[9]~output_o ;
wire \data_readRegA[10]~output_o ;
wire \data_readRegA[11]~output_o ;
wire \data_readRegA[12]~output_o ;
wire \data_readRegA[13]~output_o ;
wire \data_readRegA[14]~output_o ;
wire \data_readRegA[15]~output_o ;
wire \data_readRegA[16]~output_o ;
wire \data_readRegA[17]~output_o ;
wire \data_readRegA[18]~output_o ;
wire \data_readRegA[19]~output_o ;
wire \data_readRegA[20]~output_o ;
wire \data_readRegA[21]~output_o ;
wire \data_readRegA[22]~output_o ;
wire \data_readRegA[23]~output_o ;
wire \data_readRegA[24]~output_o ;
wire \data_readRegA[25]~output_o ;
wire \data_readRegA[26]~output_o ;
wire \data_readRegA[27]~output_o ;
wire \data_readRegA[28]~output_o ;
wire \data_readRegA[29]~output_o ;
wire \data_readRegA[30]~output_o ;
wire \data_readRegA[31]~output_o ;
wire \data_readRegB[0]~output_o ;
wire \data_readRegB[1]~output_o ;
wire \data_readRegB[2]~output_o ;
wire \data_readRegB[3]~output_o ;
wire \data_readRegB[4]~output_o ;
wire \data_readRegB[5]~output_o ;
wire \data_readRegB[6]~output_o ;
wire \data_readRegB[7]~output_o ;
wire \data_readRegB[8]~output_o ;
wire \data_readRegB[9]~output_o ;
wire \data_readRegB[10]~output_o ;
wire \data_readRegB[11]~output_o ;
wire \data_readRegB[12]~output_o ;
wire \data_readRegB[13]~output_o ;
wire \data_readRegB[14]~output_o ;
wire \data_readRegB[15]~output_o ;
wire \data_readRegB[16]~output_o ;
wire \data_readRegB[17]~output_o ;
wire \data_readRegB[18]~output_o ;
wire \data_readRegB[19]~output_o ;
wire \data_readRegB[20]~output_o ;
wire \data_readRegB[21]~output_o ;
wire \data_readRegB[22]~output_o ;
wire \data_readRegB[23]~output_o ;
wire \data_readRegB[24]~output_o ;
wire \data_readRegB[25]~output_o ;
wire \data_readRegB[26]~output_o ;
wire \data_readRegB[27]~output_o ;
wire \data_readRegB[28]~output_o ;
wire \data_readRegB[29]~output_o ;
wire \data_readRegB[30]~output_o ;
wire \data_readRegB[31]~output_o ;
wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \q_imem[0]~output_o ;
wire \q_imem[1]~output_o ;
wire \q_imem[2]~output_o ;
wire \q_imem[3]~output_o ;
wire \q_imem[4]~output_o ;
wire \q_imem[5]~output_o ;
wire \q_imem[6]~output_o ;
wire \q_imem[7]~output_o ;
wire \q_imem[8]~output_o ;
wire \q_imem[9]~output_o ;
wire \q_imem[10]~output_o ;
wire \q_imem[11]~output_o ;
wire \q_imem[12]~output_o ;
wire \q_imem[13]~output_o ;
wire \q_imem[14]~output_o ;
wire \q_imem[15]~output_o ;
wire \q_imem[16]~output_o ;
wire \q_imem[17]~output_o ;
wire \q_imem[18]~output_o ;
wire \q_imem[19]~output_o ;
wire \q_imem[20]~output_o ;
wire \q_imem[21]~output_o ;
wire \q_imem[22]~output_o ;
wire \q_imem[23]~output_o ;
wire \q_imem[24]~output_o ;
wire \q_imem[25]~output_o ;
wire \q_imem[26]~output_o ;
wire \q_imem[27]~output_o ;
wire \q_imem[28]~output_o ;
wire \q_imem[29]~output_o ;
wire \q_imem[30]~output_o ;
wire \q_imem[31]~output_o ;
wire \address_dmem[0]~output_o ;
wire \address_dmem[1]~output_o ;
wire \address_dmem[2]~output_o ;
wire \address_dmem[3]~output_o ;
wire \address_dmem[4]~output_o ;
wire \address_dmem[5]~output_o ;
wire \address_dmem[6]~output_o ;
wire \address_dmem[7]~output_o ;
wire \address_dmem[8]~output_o ;
wire \address_dmem[9]~output_o ;
wire \address_dmem[10]~output_o ;
wire \address_dmem[11]~output_o ;
wire \wren~output_o ;
wire \q_dmem[0]~output_o ;
wire \q_dmem[1]~output_o ;
wire \q_dmem[2]~output_o ;
wire \q_dmem[3]~output_o ;
wire \q_dmem[4]~output_o ;
wire \q_dmem[5]~output_o ;
wire \q_dmem[6]~output_o ;
wire \q_dmem[7]~output_o ;
wire \q_dmem[8]~output_o ;
wire \q_dmem[9]~output_o ;
wire \q_dmem[10]~output_o ;
wire \q_dmem[11]~output_o ;
wire \q_dmem[12]~output_o ;
wire \q_dmem[13]~output_o ;
wire \q_dmem[14]~output_o ;
wire \q_dmem[15]~output_o ;
wire \q_dmem[16]~output_o ;
wire \q_dmem[17]~output_o ;
wire \q_dmem[18]~output_o ;
wire \q_dmem[19]~output_o ;
wire \q_dmem[20]~output_o ;
wire \q_dmem[21]~output_o ;
wire \q_dmem[22]~output_o ;
wire \q_dmem[23]~output_o ;
wire \q_dmem[24]~output_o ;
wire \q_dmem[25]~output_o ;
wire \q_dmem[26]~output_o ;
wire \q_dmem[27]~output_o ;
wire \q_dmem[28]~output_o ;
wire \q_dmem[29]~output_o ;
wire \q_dmem[30]~output_o ;
wire \q_dmem[31]~output_o ;
wire \ctrl_writeEnable~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \reg1[0]~output_o ;
wire \reg1[1]~output_o ;
wire \reg1[2]~output_o ;
wire \reg1[3]~output_o ;
wire \reg1[4]~output_o ;
wire \reg1[5]~output_o ;
wire \reg1[6]~output_o ;
wire \reg1[7]~output_o ;
wire \reg1[8]~output_o ;
wire \reg1[9]~output_o ;
wire \reg1[10]~output_o ;
wire \reg1[11]~output_o ;
wire \reg1[12]~output_o ;
wire \reg1[13]~output_o ;
wire \reg1[14]~output_o ;
wire \reg1[15]~output_o ;
wire \reg1[16]~output_o ;
wire \reg1[17]~output_o ;
wire \reg1[18]~output_o ;
wire \reg1[19]~output_o ;
wire \reg1[20]~output_o ;
wire \reg1[21]~output_o ;
wire \reg1[22]~output_o ;
wire \reg1[23]~output_o ;
wire \reg1[24]~output_o ;
wire \reg1[25]~output_o ;
wire \reg1[26]~output_o ;
wire \reg1[27]~output_o ;
wire \reg1[28]~output_o ;
wire \reg1[29]~output_o ;
wire \reg1[30]~output_o ;
wire \reg1[31]~output_o ;
wire \reg2[0]~output_o ;
wire \reg2[1]~output_o ;
wire \reg2[2]~output_o ;
wire \reg2[3]~output_o ;
wire \reg2[4]~output_o ;
wire \reg2[5]~output_o ;
wire \reg2[6]~output_o ;
wire \reg2[7]~output_o ;
wire \reg2[8]~output_o ;
wire \reg2[9]~output_o ;
wire \reg2[10]~output_o ;
wire \reg2[11]~output_o ;
wire \reg2[12]~output_o ;
wire \reg2[13]~output_o ;
wire \reg2[14]~output_o ;
wire \reg2[15]~output_o ;
wire \reg2[16]~output_o ;
wire \reg2[17]~output_o ;
wire \reg2[18]~output_o ;
wire \reg2[19]~output_o ;
wire \reg2[20]~output_o ;
wire \reg2[21]~output_o ;
wire \reg2[22]~output_o ;
wire \reg2[23]~output_o ;
wire \reg2[24]~output_o ;
wire \reg2[25]~output_o ;
wire \reg2[26]~output_o ;
wire \reg2[27]~output_o ;
wire \reg2[28]~output_o ;
wire \reg2[29]~output_o ;
wire \reg2[30]~output_o ;
wire \reg2[31]~output_o ;
wire \reg3[0]~output_o ;
wire \reg3[1]~output_o ;
wire \reg3[2]~output_o ;
wire \reg3[3]~output_o ;
wire \reg3[4]~output_o ;
wire \reg3[5]~output_o ;
wire \reg3[6]~output_o ;
wire \reg3[7]~output_o ;
wire \reg3[8]~output_o ;
wire \reg3[9]~output_o ;
wire \reg3[10]~output_o ;
wire \reg3[11]~output_o ;
wire \reg3[12]~output_o ;
wire \reg3[13]~output_o ;
wire \reg3[14]~output_o ;
wire \reg3[15]~output_o ;
wire \reg3[16]~output_o ;
wire \reg3[17]~output_o ;
wire \reg3[18]~output_o ;
wire \reg3[19]~output_o ;
wire \reg3[20]~output_o ;
wire \reg3[21]~output_o ;
wire \reg3[22]~output_o ;
wire \reg3[23]~output_o ;
wire \reg3[24]~output_o ;
wire \reg3[25]~output_o ;
wire \reg3[26]~output_o ;
wire \reg3[27]~output_o ;
wire \reg3[28]~output_o ;
wire \reg3[29]~output_o ;
wire \reg3[30]~output_o ;
wire \reg3[31]~output_o ;
wire \reg4[0]~output_o ;
wire \reg4[1]~output_o ;
wire \reg4[2]~output_o ;
wire \reg4[3]~output_o ;
wire \reg4[4]~output_o ;
wire \reg4[5]~output_o ;
wire \reg4[6]~output_o ;
wire \reg4[7]~output_o ;
wire \reg4[8]~output_o ;
wire \reg4[9]~output_o ;
wire \reg4[10]~output_o ;
wire \reg4[11]~output_o ;
wire \reg4[12]~output_o ;
wire \reg4[13]~output_o ;
wire \reg4[14]~output_o ;
wire \reg4[15]~output_o ;
wire \reg4[16]~output_o ;
wire \reg4[17]~output_o ;
wire \reg4[18]~output_o ;
wire \reg4[19]~output_o ;
wire \reg4[20]~output_o ;
wire \reg4[21]~output_o ;
wire \reg4[22]~output_o ;
wire \reg4[23]~output_o ;
wire \reg4[24]~output_o ;
wire \reg4[25]~output_o ;
wire \reg4[26]~output_o ;
wire \reg4[27]~output_o ;
wire \reg4[28]~output_o ;
wire \reg4[29]~output_o ;
wire \reg4[30]~output_o ;
wire \reg4[31]~output_o ;
wire \reg5[0]~output_o ;
wire \reg5[1]~output_o ;
wire \reg5[2]~output_o ;
wire \reg5[3]~output_o ;
wire \reg5[4]~output_o ;
wire \reg5[5]~output_o ;
wire \reg5[6]~output_o ;
wire \reg5[7]~output_o ;
wire \reg5[8]~output_o ;
wire \reg5[9]~output_o ;
wire \reg5[10]~output_o ;
wire \reg5[11]~output_o ;
wire \reg5[12]~output_o ;
wire \reg5[13]~output_o ;
wire \reg5[14]~output_o ;
wire \reg5[15]~output_o ;
wire \reg5[16]~output_o ;
wire \reg5[17]~output_o ;
wire \reg5[18]~output_o ;
wire \reg5[19]~output_o ;
wire \reg5[20]~output_o ;
wire \reg5[21]~output_o ;
wire \reg5[22]~output_o ;
wire \reg5[23]~output_o ;
wire \reg5[24]~output_o ;
wire \reg5[25]~output_o ;
wire \reg5[26]~output_o ;
wire \reg5[27]~output_o ;
wire \reg5[28]~output_o ;
wire \reg5[29]~output_o ;
wire \reg5[30]~output_o ;
wire \reg5[31]~output_o ;
wire \reg6[0]~output_o ;
wire \reg6[1]~output_o ;
wire \reg6[2]~output_o ;
wire \reg6[3]~output_o ;
wire \reg6[4]~output_o ;
wire \reg6[5]~output_o ;
wire \reg6[6]~output_o ;
wire \reg6[7]~output_o ;
wire \reg6[8]~output_o ;
wire \reg6[9]~output_o ;
wire \reg6[10]~output_o ;
wire \reg6[11]~output_o ;
wire \reg6[12]~output_o ;
wire \reg6[13]~output_o ;
wire \reg6[14]~output_o ;
wire \reg6[15]~output_o ;
wire \reg6[16]~output_o ;
wire \reg6[17]~output_o ;
wire \reg6[18]~output_o ;
wire \reg6[19]~output_o ;
wire \reg6[20]~output_o ;
wire \reg6[21]~output_o ;
wire \reg6[22]~output_o ;
wire \reg6[23]~output_o ;
wire \reg6[24]~output_o ;
wire \reg6[25]~output_o ;
wire \reg6[26]~output_o ;
wire \reg6[27]~output_o ;
wire \reg6[28]~output_o ;
wire \reg6[29]~output_o ;
wire \reg6[30]~output_o ;
wire \reg6[31]~output_o ;
wire \reg7[0]~output_o ;
wire \reg7[1]~output_o ;
wire \reg7[2]~output_o ;
wire \reg7[3]~output_o ;
wire \reg7[4]~output_o ;
wire \reg7[5]~output_o ;
wire \reg7[6]~output_o ;
wire \reg7[7]~output_o ;
wire \reg7[8]~output_o ;
wire \reg7[9]~output_o ;
wire \reg7[10]~output_o ;
wire \reg7[11]~output_o ;
wire \reg7[12]~output_o ;
wire \reg7[13]~output_o ;
wire \reg7[14]~output_o ;
wire \reg7[15]~output_o ;
wire \reg7[16]~output_o ;
wire \reg7[17]~output_o ;
wire \reg7[18]~output_o ;
wire \reg7[19]~output_o ;
wire \reg7[20]~output_o ;
wire \reg7[21]~output_o ;
wire \reg7[22]~output_o ;
wire \reg7[23]~output_o ;
wire \reg7[24]~output_o ;
wire \reg7[25]~output_o ;
wire \reg7[26]~output_o ;
wire \reg7[27]~output_o ;
wire \reg7[28]~output_o ;
wire \reg7[29]~output_o ;
wire \reg7[30]~output_o ;
wire \reg7[31]~output_o ;
wire \reg31[0]~output_o ;
wire \reg31[1]~output_o ;
wire \reg31[2]~output_o ;
wire \reg31[3]~output_o ;
wire \reg31[4]~output_o ;
wire \reg31[5]~output_o ;
wire \reg31[6]~output_o ;
wire \reg31[7]~output_o ;
wire \reg31[8]~output_o ;
wire \reg31[9]~output_o ;
wire \reg31[10]~output_o ;
wire \reg31[11]~output_o ;
wire \reg31[12]~output_o ;
wire \reg31[13]~output_o ;
wire \reg31[14]~output_o ;
wire \reg31[15]~output_o ;
wire \reg31[16]~output_o ;
wire \reg31[17]~output_o ;
wire \reg31[18]~output_o ;
wire \reg31[19]~output_o ;
wire \reg31[20]~output_o ;
wire \reg31[21]~output_o ;
wire \reg31[22]~output_o ;
wire \reg31[23]~output_o ;
wire \reg31[24]~output_o ;
wire \reg31[25]~output_o ;
wire \reg31[26]~output_o ;
wire \reg31[27]~output_o ;
wire \reg31[28]~output_o ;
wire \reg31[29]~output_o ;
wire \reg31[30]~output_o ;
wire \reg31[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \frediv_1|out_clk~0_combout ;
wire \frediv_1|out_clk~feeder_combout ;
wire \frediv_1|out_clk~q ;
wire \frediv_1|out_clk~clkctrl_outclk ;
wire \frediv_2|out_clk~0_combout ;
wire \frediv_2|out_clk~feeder_combout ;
wire \frediv_2|out_clk~q ;
wire \frediv_2|out_clk~clkctrl_outclk ;
wire \my_processor|alu_2|Add0~1 ;
wire \my_processor|alu_2|Add0~2_combout ;
wire \my_processor|alu_2|Add0~3 ;
wire \my_processor|alu_2|Add0~5 ;
wire \my_processor|alu_2|Add0~6_combout ;
wire \my_processor|alu_2|Add0~7 ;
wire \my_processor|alu_2|Add0~9 ;
wire \my_processor|alu_2|Add0~11 ;
wire \my_processor|alu_2|Add0~13 ;
wire \my_processor|alu_2|Add0~15 ;
wire \my_processor|alu_2|Add0~17 ;
wire \my_processor|alu_2|Add0~18_combout ;
wire \my_processor|alu_2|Add0~19 ;
wire \my_processor|alu_2|Add0~21 ;
wire \my_processor|alu_2|Add0~22_combout ;
wire \my_processor|alu_2|Add0~20_combout ;
wire \my_processor|alu_2|Add0~16_combout ;
wire \my_processor|alu_2|Add0~14_combout ;
wire \my_processor|alu_2|Add0~12_combout ;
wire \my_processor|alu_2|Add0~10_combout ;
wire \my_processor|alu_2|Add0~8_combout ;
wire \my_processor|alu_2|Add0~4_combout ;
wire \my_processor|alu_2|Add0~0_combout ;
wire \my_processor|alu_3|Add0~1 ;
wire \my_processor|alu_3|Add0~3 ;
wire \my_processor|alu_3|Add0~5 ;
wire \my_processor|alu_3|Add0~7 ;
wire \my_processor|alu_3|Add0~9 ;
wire \my_processor|alu_3|Add0~11 ;
wire \my_processor|alu_3|Add0~13 ;
wire \my_processor|alu_3|Add0~15 ;
wire \my_processor|alu_3|Add0~17 ;
wire \my_processor|alu_3|Add0~19 ;
wire \my_processor|alu_3|Add0~21 ;
wire \my_processor|alu_3|Add0~22_combout ;
wire \my_processor|dec_1|d4|d1|and1~0_combout ;
wire \my_processor|dec_1|d4|and6~combout ;
wire \my_processor|or_~0_combout ;
wire \my_processor|dec_1|d6|d1|and2~0_combout ;
wire \my_processor|dec_1|d4|d1|and2~4_combout ;
wire \my_regfile|decoder2|d3|and1~combout ;
wire \my_regfile|decoder2|d7|d1|and1~0_combout ;
wire \my_processor|mux32_8|start[30].mux0|or_1~0_combout ;
wire \my_processor|dec_1|d5|d2|and4~0_combout ;
wire \my_processor|dec_1|d4|d2|and1~combout ;
wire \my_processor|dec_1|d6|d1|and3~0_combout ;
wire \my_processor|mux32_8|start[8].mux0|or_1~4_combout ;
wire \my_processor|dec_1|d4|d1|and1~1_combout ;
wire \my_processor|mux5_1|start[0].mux0|or_1~0_combout ;
wire \my_processor|or_1~0_combout ;
wire \my_processor|or_1~combout ;
wire \my_processor|mux5_1|start[4].mux0|or_1~0_combout ;
wire \my_processor|mux5_1|start[0].mux0|or_1~1_combout ;
wire \my_processor|mux5_1|start[3].mux0|or_1~0_combout ;
wire \my_processor|mux5_1|start[1].mux0|or_1~0_combout ;
wire \my_regfile|start5[0].trb2|out[0]~776_combout ;
wire \my_regfile|decoder3|d5|d1|and1~4_combout ;
wire \my_regfile|start5[0].trb2|out[0]~777_combout ;
wire \my_regfile|decoder3|d5|d2|and2~4_combout ;
wire \my_regfile|decoder3|d5|d1|and4~0_combout ;
wire \my_regfile|decoder3|d4|d2|and2~4_combout ;
wire \my_regfile|decoder3|d4|d1|and4~0_combout ;
wire \my_regfile|decoder3|d4|d2|and1~5_combout ;
wire \my_regfile|decoder3|d4|d1|and3~0_combout ;
wire \my_regfile|start5[0].trb2|out[0]~27_combout ;
wire \my_regfile|start5[0].trb2|out[0]~778_combout ;
wire \my_regfile|decoder3|d6|d1|and3~0_combout ;
wire \my_regfile|decoder3|d7|d1|and4~0_combout ;
wire \my_regfile|decoder3|d6|d1|and4~0_combout ;
wire \my_regfile|start5[0].trb2|out[0]~28_combout ;
wire \my_regfile|start5[0].trb2|out[0]~29_combout ;
wire \my_regfile|decoder3|d6|d2|and1~4_combout ;
wire \my_regfile|decoder3|d7|d1|and1~4_combout ;
wire \reset~inputclkctrl_outclk ;
wire \my_processor|dec_1|d5|d2|and4~combout ;
wire \my_processor|or_5~0_combout ;
wire \my_processor|or_5~1_combout ;
wire \my_processor|dec_1|d6|d1|and2~1_combout ;
wire \my_regfile|decoder1|d7|and5~0_combout ;
wire \my_regfile|decoder1|d7|and5~1_combout ;
wire \my_processor|mux5_4|start[0].mux0|or_1~combout ;
wire \my_processor|mux5_4|start[1].mux0|or_1~combout ;
wire \my_regfile|start1[31].and1~combout ;
wire \my_regfile|start2[31].reg32_2|start[8].dff1|q~q ;
wire \my_processor|mux5_4|start[2].mux0|or_1~0_combout ;
wire \my_processor|mux5_4|start[4].mux0|or_1~0_combout ;
wire \my_processor|mux5_3|start[3].mux0|or_1~combout ;
wire \my_regfile|start1[5].and1~0_combout ;
wire \my_regfile|start1[1].and1~0_combout ;
wire \my_regfile|start2[1].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d4|d2|and3~4_combout ;
wire \my_regfile|decoder3|d4|d2|and3~5_combout ;
wire \my_regfile|start1[30].and1~0_combout ;
wire \my_regfile|start1[2].and1~0_combout ;
wire \my_regfile|start2[2].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d4|d2|and2~5_combout ;
wire \my_regfile|start5[0].trb2|out[8]~176_combout ;
wire \my_regfile|start1[4].and1~0_combout ;
wire \my_processor|mux5_4|start[3].mux0|or_1~0_combout ;
wire \my_regfile|start1[8].and1~combout ;
wire \my_regfile|start2[8].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[8].dff1|q~feeder_combout ;
wire \my_regfile|start1[27].and1~0_combout ;
wire \my_regfile|start1[7].and1~combout ;
wire \my_regfile|start2[7].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d4|d1|and1~4_combout ;
wire \my_regfile|decoder3|d5|d2|and4~0_combout ;
wire \my_regfile|start5[0].trb2|out[8]~179_combout ;
wire \my_regfile|start2[10].reg32_2|start[8].dff1|q~feeder_combout ;
wire \my_regfile|start1[10].and1~combout ;
wire \my_regfile|start2[10].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[8].dff1|q~feeder_combout ;
wire \my_regfile|start1[11].and1~combout ;
wire \my_regfile|start2[11].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d4|d2|and1~4_combout ;
wire \my_regfile|decoder3|d5|d2|and1~4_combout ;
wire \my_regfile|decoder3|d5|d2|and2~5_combout ;
wire \my_regfile|start5[0].trb2|out[8]~180_combout ;
wire \my_regfile|start1[6].and1~combout ;
wire \my_regfile|start2[6].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[8].dff1|q~feeder_combout ;
wire \my_regfile|start1[5].and1~combout ;
wire \my_regfile|start2[5].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d4|d1|and2~0_combout ;
wire \my_regfile|start5[0].trb2|out[8]~178_combout ;
wire \my_regfile|start1[12].and1~combout ;
wire \my_regfile|start2[12].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d5|d1|and3~0_combout ;
wire \my_regfile|start1[13].and1~combout ;
wire \my_regfile|start2[13].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[8]~181_combout ;
wire \my_regfile|start5[0].trb2|out[8]~182_combout ;
wire \my_regfile|start2[25].reg32_2|start[8].dff1|q~feeder_combout ;
wire \my_regfile|start1[25].and1~combout ;
wire \my_regfile|start2[25].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start1[9].and1~combout ;
wire \my_regfile|start2[9].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d7|d2|and3~0_combout ;
wire \my_regfile|start5[0].trb2|out[8]~175_combout ;
wire \my_regfile|start2[4].reg32_2|start[8].dff1|q~feeder_combout ;
wire \my_regfile|start1[4].and1~combout ;
wire \my_regfile|start2[4].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d4|d2|and1~6_combout ;
wire \my_regfile|start5[0].trb2|out[8]~177_combout ;
wire \my_regfile|start5[0].trb2|out[8]~183_combout ;
wire \my_regfile|start1[20].and1~combout ;
wire \my_regfile|start2[20].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start1[21].and1~combout ;
wire \my_regfile|start2[21].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[8]~188_combout ;
wire \my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder_combout ;
wire \my_regfile|start1[18].and1~combout ;
wire \my_regfile|start2[18].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start1[19].and1~combout ;
wire \my_regfile|start2[19].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d6|d2|and2~4_combout ;
wire \my_regfile|decoder3|d6|d2|and1~5_combout ;
wire \my_regfile|start5[0].trb2|out[8]~187_combout ;
wire \my_regfile|decoder3|d6|d2|and3~4_combout ;
wire \my_regfile|start1[17].and1~combout ;
wire \my_regfile|start2[17].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[8].dff1|q~feeder_combout ;
wire \my_regfile|start1[16].and1~combout ;
wire \my_regfile|start2[16].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[8]~185_combout ;
wire \my_regfile|start1[14].and1~combout ;
wire \my_regfile|start2[14].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[8].dff1|q~feeder_combout ;
wire \my_regfile|start1[15].and1~combout ;
wire \my_regfile|start2[15].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d5|d1|and2~4_combout ;
wire \my_regfile|decoder3|d5|d1|and1~5_combout ;
wire \my_regfile|start5[0].trb2|out[8]~184_combout ;
wire \my_regfile|start5[0].trb2|out[8]~186_combout ;
wire \my_regfile|start1[24].and1~combout ;
wire \my_regfile|start2[24].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d7|d2|and2~4_combout ;
wire \my_regfile|start2[26].reg32_2|start[8].dff1|q~feeder_combout ;
wire \my_regfile|start1[26].and1~combout ;
wire \my_regfile|start2[26].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d7|d2|and4~0_combout ;
wire \my_regfile|start5[0].trb2|out[8]~190_combout ;
wire \my_regfile|start1[22].and1~combout ;
wire \my_regfile|start2[22].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d6|d1|and1~4_combout ;
wire \my_regfile|start1[23].and1~combout ;
wire \my_regfile|start2[23].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d6|d1|and2~0_combout ;
wire \my_regfile|start5[0].trb2|out[8]~189_combout ;
wire \my_regfile|start1[28].and1~combout ;
wire \my_regfile|start2[28].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start1[27].and1~combout ;
wire \my_regfile|start2[27].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d7|d2|and1~4_combout ;
wire \my_regfile|start5[0].trb2|out[8]~191_combout ;
wire \my_regfile|decoder3|d7|d1|and2~4_combout ;
wire \my_regfile|start1[29].and1~combout ;
wire \my_regfile|start2[29].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start1[30].and1~combout ;
wire \my_regfile|start2[30].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|decoder3|d7|d1|and3~0_combout ;
wire \my_regfile|start5[0].trb2|out[8]~192_combout ;
wire \my_regfile|start5[0].trb2|out[8]~193_combout ;
wire \my_regfile|start5[0].trb2|out[8]~194_combout ;
wire \my_regfile|start5[0].trb2|out[8]~195_combout ;
wire \my_regfile|start5[0].trb2|out[8]~752_combout ;
wire \my_processor|or_3~2_combout ;
wire \my_processor|mux5_01|start[2].m3|and_1~combout ;
wire \my_processor|mux5_01|start[1].m3|and_1~combout ;
wire \my_processor|alu_1|Selector30~8_combout ;
wire \my_processor|mux5_01|start[0].m3|or_1~0_combout ;
wire \my_processor|alu_1|Selector30~9_combout ;
wire \my_regfile|start5[0].trb2|out[0]~743_combout ;
wire \my_processor|mux32_8|start[1].mux0|or_1~0_combout ;
wire \my_processor|mux5_2|start[1].mux0|and_1~combout ;
wire \my_processor|mux5_2|start[0].mux0|and_1~combout ;
wire \my_processor|mux5_2|start[2].mux0|and_1~2_combout ;
wire \my_regfile|decoder2|d3|and3~combout ;
wire \my_regfile|decoder2|d5|d2|and4~0_combout ;
wire \my_regfile|start2[16].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~50_combout ;
wire \my_regfile|start2[17].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~49_combout ;
wire \my_regfile|start5[0].trb2|out[2]~51_combout ;
wire \my_regfile|start2[25].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~57_combout ;
wire \my_regfile|start2[18].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~58_combout ;
wire \my_regfile|start2[20].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~59_combout ;
wire \my_regfile|start2[10].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~60_combout ;
wire \my_regfile|start5[0].trb2|out[2]~61_combout ;
wire \my_regfile|start2[30].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~55_combout ;
wire \my_regfile|start2[22].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~52_combout ;
wire \my_regfile|start2[27].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~54_combout ;
wire \my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~53_combout ;
wire \my_regfile|start5[0].trb2|out[2]~56_combout ;
wire \my_regfile|start2[1].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[1].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~62_combout ;
wire \my_regfile|start2[7].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~64_combout ;
wire \my_regfile|start2[3].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start1[3].and1~0_combout ;
wire \my_regfile|start2[3].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~63_combout ;
wire \my_regfile|start2[31].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[31].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[5].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~65_combout ;
wire \my_regfile|start2[12].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[2]~66_combout ;
wire \my_regfile|start5[0].trb2|out[2]~67_combout ;
wire \my_regfile|start5[0].trb2|out[2]~68_combout ;
wire \my_regfile|start5[0].trb2|out[2]~69_combout ;
wire \my_regfile|start5[0].trb2|out[2]~746_combout ;
wire \my_processor|mux32_8|start[3].mux0|or_1~0_combout ;
wire \my_regfile|start2[16].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~96_combout ;
wire \my_regfile|start2[17].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~95_combout ;
wire \my_regfile|start5[0].trb2|out[4]~97_combout ;
wire \my_regfile|start2[27].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~105_combout ;
wire \my_regfile|start2[22].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~103_combout ;
wire \my_regfile|start2[24].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~104_combout ;
wire \my_regfile|start2[10].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~108_combout ;
wire \my_regfile|start2[31].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[31].trb2|out[4]~3_combout ;
wire \my_regfile|start2[8].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~107_combout ;
wire \my_regfile|start2[30].reg32_2|start[4].dff1|q~feeder_combout ;
wire \my_regfile|start2[30].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~106_combout ;
wire \my_regfile|start5[0].trb2|out[4]~109_combout ;
wire \my_regfile|start5[0].trb2|out[4]~110_combout ;
wire \my_regfile|start2[25].reg32_2|start[4].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~91_combout ;
wire \my_regfile|start2[2].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[4].dff1|q~feeder_combout ;
wire \my_regfile|start2[1].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~92_combout ;
wire \my_regfile|start2[3].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~93_combout ;
wire \my_regfile|start5[0].trb2|out[4]~94_combout ;
wire \my_regfile|start2[6].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[4].dff1|q~feeder_combout ;
wire \my_regfile|start2[5].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~100_combout ;
wire \my_regfile|start2[20].reg32_2|start[4].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~99_combout ;
wire \my_regfile|start2[12].reg32_2|start[4].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~101_combout ;
wire \my_regfile|start2[18].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[4]~98_combout ;
wire \my_regfile|start5[0].trb2|out[4]~102_combout ;
wire \my_regfile|start5[0].trb2|out[4]~111_combout ;
wire \my_regfile|start5[0].trb2|out[4]~748_combout ;
wire \my_processor|mux32_8|start[5].mux0|or_1~0_combout ;
wire \my_regfile|start5[0].trb2|out[6]~750_combout ;
wire \my_processor|mux32_8|start[7].mux0|or_1~0_combout ;
wire \my_processor|mux32_1|start[8].mux0|or_1~0_combout ;
wire \my_regfile|start2[31].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[31].trb2|out[7]~5_combout ;
wire \my_regfile|start2[11].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~160_combout ;
wire \my_regfile|start2[8].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[7].dff1|q~feeder_combout ;
wire \my_regfile|start2[7].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~159_combout ;
wire \my_regfile|start2[12].reg32_2|start[7].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~161_combout ;
wire \my_regfile|start2[6].reg32_2|start[7].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~158_combout ;
wire \my_regfile|start5[0].trb2|out[7]~162_combout ;
wire \my_regfile|start2[3].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~156_combout ;
wire \my_regfile|start2[9].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~154_combout ;
wire \my_regfile|start2[1].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~155_combout ;
wire \my_regfile|start5[0].trb2|out[7]~157_combout ;
wire \my_regfile|start2[18].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~166_combout ;
wire \my_regfile|start2[16].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~164_combout ;
wire \my_regfile|start2[14].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~163_combout ;
wire \my_regfile|start2[17].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~165_combout ;
wire \my_regfile|start2[20].reg32_2|start[7].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~167_combout ;
wire \my_regfile|start2[28].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[7].dff1|q~feeder_combout ;
wire \my_regfile|start2[27].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~170_combout ;
wire \my_regfile|start2[26].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~169_combout ;
wire \my_regfile|start2[29].reg32_2|start[7].dff1|q~feeder_combout ;
wire \my_regfile|start2[29].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~171_combout ;
wire \my_regfile|start2[23].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[7]~168_combout ;
wire \my_regfile|start5[0].trb2|out[7]~172_combout ;
wire \my_regfile|start5[0].trb2|out[7]~173_combout ;
wire \my_regfile|start5[0].trb2|out[7]~174_combout ;
wire \my_processor|mux32_1|start[7].mux0|or_1~0_combout ;
wire \my_regfile|decoder2|d7|d1|and3~0_combout ;
wire \my_regfile|start2[29].reg32_2|start[6].dff1|q~feeder_combout ;
wire \my_regfile|start2[29].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d7|d2|and1~0_combout ;
wire \my_regfile|start2[27].reg32_2|start[6].dff1|q~feeder_combout ;
wire \my_regfile|start2[27].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~125_combout ;
wire \my_regfile|decoder2|d7|d1|and2~0_combout ;
wire \my_regfile|start2[30].reg32_2|start[6].dff1|q~feeder_combout ;
wire \my_regfile|start2[30].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d4|and6~2_combout ;
wire \my_regfile|decoder2|d4|d2|and1~0_combout ;
wire \my_regfile|start2[3].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~126_combout ;
wire \my_regfile|start4[0].trb1|out[6]~127_combout ;
wire \my_regfile|decoder2|d3|and2~combout ;
wire \my_regfile|decoder2|d6|d1|and2~0_combout ;
wire \my_regfile|start2[23].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d6|d1|and1~0_combout ;
wire \my_regfile|start4[0].trb1|out[6]~124_combout ;
wire \my_regfile|decoder2|d6|d2|and1~0_combout ;
wire \my_regfile|decoder2|d6|d1|and3~0_combout ;
wire \my_regfile|start2[19].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~122_combout ;
wire \my_regfile|decoder2|d4|and5~0_combout ;
wire \my_regfile|decoder2|d4|and5~combout ;
wire \my_regfile|decoder2|d4|d1|and2~combout ;
wire \my_regfile|decoder2|d4|d1|and1~0_combout ;
wire \my_regfile|start2[6].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~119_combout ;
wire \my_regfile|start2[15].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d5|d1|and2~0_combout ;
wire \my_regfile|start2[14].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d5|d1|and1~0_combout ;
wire \my_regfile|start4[0].trb1|out[6]~121_combout ;
wire \my_regfile|start2[13].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d5|d1|and3~0_combout ;
wire \my_regfile|start2[11].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d5|d2|and1~0_combout ;
wire \my_regfile|start4[0].trb1|out[6]~120_combout ;
wire \my_regfile|start4[0].trb1|out[6]~123_combout ;
wire \my_regfile|start4[0].trb1|out[6]~128_combout ;
wire \my_regfile|start2[28].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d7|d1|and4~combout ;
wire \my_regfile|start2[26].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d7|d2|and2~0_combout ;
wire \my_regfile|start4[0].trb1|out[6]~114_combout ;
wire \my_regfile|decoder2|d7|d2|and4~0_combout ;
wire \my_regfile|decoder2|d7|d2|and3~0_combout ;
wire \my_regfile|start2[25].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~113_combout ;
wire \my_regfile|decoder2|d6|d2|and4~0_combout ;
wire \my_regfile|decoder2|d6|d2|and3~0_combout ;
wire \my_regfile|start2[16].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~110_combout ;
wire \my_regfile|decoder2|d6|d1|and4~combout ;
wire \my_regfile|start2[18].reg32_2|start[6].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d6|d2|and2~0_combout ;
wire \my_regfile|start4[0].trb1|out[6]~111_combout ;
wire \my_regfile|decoder2|d5|d2|and3~0_combout ;
wire \my_regfile|start2[8].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~108_combout ;
wire \my_regfile|start2[12].reg32_2|start[6].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d5|d1|and4~combout ;
wire \my_regfile|start2[10].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d5|d2|and2~0_combout ;
wire \my_regfile|start4[0].trb1|out[6]~109_combout ;
wire \my_regfile|start4[0].trb1|out[6]~112_combout ;
wire \my_regfile|decoder2|d4|and6~3_combout ;
wire \my_regfile|decoder2|d4|d2|and2~combout ;
wire \my_regfile|start2[1].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[6]~115_combout ;
wire \my_regfile|start2[2].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d4|d1|and4~combout ;
wire \my_regfile|start2[5].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|decoder2|d4|d1|and3~combout ;
wire \my_regfile|start4[0].trb1|out[6]~116_combout ;
wire \my_regfile|start4[0].trb1|out[6]~117_combout ;
wire \my_regfile|start4[0].trb1|out[6]~118_combout ;
wire \my_regfile|start4[0].trb1|out[6]~129_combout ;
wire \my_regfile|start2[31].reg32_2|start[5].dff1|q~feeder_combout ;
wire \my_regfile|start2[31].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~116_combout ;
wire \my_regfile|start2[4].reg32_2|start[5].dff1|q~feeder_combout ;
wire \my_regfile|start2[4].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~115_combout ;
wire \my_regfile|start5[0].trb2|out[5]~117_combout ;
wire \my_regfile|start2[2].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~120_combout ;
wire \my_regfile|start2[21].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~118_combout ;
wire \my_regfile|start2[25].reg32_2|start[5].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~119_combout ;
wire \my_regfile|start2[24].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[5].dff1|q~feeder_combout ;
wire \my_regfile|start2[26].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~121_combout ;
wire \my_regfile|start5[0].trb2|out[5]~122_combout ;
wire \my_regfile|start2[16].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~113_combout ;
wire \my_regfile|start2[17].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~112_combout ;
wire \my_regfile|start5[0].trb2|out[5]~114_combout ;
wire \my_regfile|start2[27].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~130_combout ;
wire \my_regfile|start2[19].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[5].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~123_combout ;
wire \my_regfile|start2[22].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~129_combout ;
wire \my_regfile|start2[6].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~124_combout ;
wire \my_regfile|start2[11].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[5].dff1|q~feeder_combout ;
wire \my_regfile|start2[10].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~126_combout ;
wire \my_regfile|start2[8].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~125_combout ;
wire \my_regfile|start2[12].reg32_2|start[5].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[5]~127_combout ;
wire \my_regfile|start5[0].trb2|out[5]~128_combout ;
wire \my_regfile|start5[0].trb2|out[5]~131_combout ;
wire \my_regfile|start5[0].trb2|out[5]~132_combout ;
wire \my_processor|mux32_1|start[5].mux0|or_1~0_combout ;
wire \my_processor|mux32_1|start[4].mux0|or_1~0_combout ;
wire \my_regfile|start2[27].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~60_combout ;
wire \my_regfile|start2[22].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~59_combout ;
wire \my_regfile|start2[19].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~57_combout ;
wire \my_regfile|start2[11].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[11].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~55_combout ;
wire \my_regfile|start2[6].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~54_combout ;
wire \my_regfile|start2[14].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[14].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~56_combout ;
wire \my_regfile|start4[0].trb1|out[3]~58_combout ;
wire \my_regfile|start2[30].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~61_combout ;
wire \my_regfile|start4[0].trb1|out[3]~62_combout ;
wire \my_regfile|start4[0].trb1|out[3]~63_combout ;
wire \my_regfile|start2[20].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~46_combout ;
wire \my_regfile|start2[16].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[17].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~45_combout ;
wire \my_regfile|start2[9].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[8].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~43_combout ;
wire \my_regfile|start2[10].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~44_combout ;
wire \my_regfile|start4[0].trb1|out[3]~47_combout ;
wire \my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[1].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~50_combout ;
wire \my_regfile|start2[2].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[2].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~51_combout ;
wire \my_regfile|start4[0].trb1|out[3]~52_combout ;
wire \my_regfile|start2[28].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~49_combout ;
wire \my_regfile|start2[24].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[3]~48_combout ;
wire \my_regfile|start4[0].trb1|out[3]~53_combout ;
wire \my_regfile|start4[0].trb1|out[3]~64_combout ;
wire \my_processor|mux32_1|start[2].mux0|or_1~0_combout ;
wire \my_regfile|start2[29].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[1].dff1|q~feeder_combout ;
wire \my_regfile|start2[27].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~38_combout ;
wire \my_regfile|start2[23].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~37_combout ;
wire \my_regfile|start2[30].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[1].dff1|q~feeder_combout ;
wire \my_regfile|start2[3].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~39_combout ;
wire \my_regfile|start4[0].trb1|out[1]~40_combout ;
wire \my_regfile|start2[21].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~35_combout ;
wire \my_regfile|start2[7].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~32_combout ;
wire \my_regfile|start2[14].reg32_2|start[1].dff1|q~feeder_combout ;
wire \my_regfile|start2[14].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[1].dff1|q~feeder_combout ;
wire \my_regfile|start2[15].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~34_combout ;
wire \my_regfile|start2[11].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~33_combout ;
wire \my_regfile|start4[0].trb1|out[1]~36_combout ;
wire \my_regfile|start4[0].trb1|out[1]~41_combout ;
wire \my_regfile|start2[12].reg32_2|start[1].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~22_combout ;
wire \my_regfile|start2[1].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~23_combout ;
wire \my_regfile|start2[16].reg32_2|start[1].dff1|q~feeder_combout ;
wire \my_regfile|start2[16].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder_combout ;
wire \my_regfile|start2[2].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~24_combout ;
wire \my_regfile|start4[0].trb1|out[1]~25_combout ;
wire \my_regfile|start2[28].reg32_2|start[1].dff1|q~feeder_combout ;
wire \my_regfile|start2[28].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[1].dff1|q~feeder_combout ;
wire \my_regfile|start2[26].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~21_combout ;
wire \my_regfile|start2[9].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~27_combout ;
wire \my_regfile|start2[24].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~26_combout ;
wire \my_regfile|start2[4].reg32_2|start[1].dff1|q~feeder_combout ;
wire \my_regfile|start2[4].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~29_combout ;
wire \my_regfile|start2[20].reg32_2|start[1].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[1]~28_combout ;
wire \my_regfile|start4[0].trb1|out[1]~30_combout ;
wire \my_regfile|start4[0].trb1|out[1]~31_combout ;
wire \my_regfile|start4[0].trb1|out[1]~42_combout ;
wire \my_processor|mux32_1|start[0].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~1 ;
wire \my_processor|alu_1|Add0~3 ;
wire \my_processor|alu_1|Add0~5 ;
wire \my_processor|alu_1|Add0~7 ;
wire \my_processor|alu_1|Add0~9 ;
wire \my_processor|alu_1|Add0~11 ;
wire \my_processor|alu_1|Add0~13 ;
wire \my_processor|alu_1|Add0~15 ;
wire \my_processor|alu_1|Add0~16_combout ;
wire \my_processor|alu_1|Add1~1 ;
wire \my_processor|alu_1|Add1~3 ;
wire \my_processor|alu_1|Add1~5 ;
wire \my_processor|alu_1|Add1~7 ;
wire \my_processor|alu_1|Add1~9 ;
wire \my_processor|alu_1|Add1~11 ;
wire \my_processor|alu_1|Add1~13 ;
wire \my_processor|alu_1|Add1~15 ;
wire \my_processor|alu_1|Add1~16_combout ;
wire \my_processor|alu_1|Selector30~6_combout ;
wire \my_processor|alu_1|Selector30~7_combout ;
wire \my_processor|alu_1|Selector23~2_combout ;
wire \my_processor|alu_1|Selector30~4_combout ;
wire \my_processor|alu_3|Add0~23 ;
wire \my_processor|alu_3|Add0~24_combout ;
wire \my_processor|and_1~0_combout ;
wire \my_processor|dec_1|d4|d1|and4~combout ;
wire \my_processor|dec_1|d4|d1|and2~5_combout ;
wire \my_processor|pc_counter1|pc_out[21]~2_combout ;
wire \my_regfile|start5[0].trb2|out[31]~775_combout ;
wire \my_processor|mux32_6|start[27].mux0|and_1~0_combout ;
wire \my_processor|mux32_8|start[27].mux0|or_1~2_combout ;
wire \my_regfile|start2[29].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~426_combout ;
wire \my_regfile|start2[3].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~425_combout ;
wire \my_regfile|start2[26].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~433_combout ;
wire \my_regfile|start2[25].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~432_combout ;
wire \my_regfile|start2[5].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~435_combout ;
wire \my_regfile|start2[2].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~434_combout ;
wire \my_regfile|start4[0].trb1|out[31]~436_combout ;
wire \my_regfile|start2[20].reg32_2|start[31].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~430_combout ;
wire \my_regfile|start2[16].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~429_combout ;
wire \my_regfile|start2[9].reg32_2|start[31].dff1|q~feeder_combout ;
wire \my_regfile|start2[9].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~427_combout ;
wire \my_regfile|start2[12].reg32_2|start[31].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[31].dff1|q~feeder_combout ;
wire \my_regfile|start2[10].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~428_combout ;
wire \my_regfile|start4[0].trb1|out[31]~431_combout ;
wire \my_regfile|start4[0].trb1|out[31]~437_combout ;
wire \my_regfile|start2[22].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~443_combout ;
wire \my_regfile|start2[30].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~439_combout ;
wire \my_regfile|start2[6].reg32_2|start[31].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~438_combout ;
wire \my_regfile|start2[21].reg32_2|start[31].dff1|q~feeder_combout ;
wire \my_regfile|start2[21].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~441_combout ;
wire \my_regfile|start2[15].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[31]~440_combout ;
wire \my_regfile|start4[0].trb1|out[31]~442_combout ;
wire \my_regfile|start4[0].trb1|out[31]~444_combout ;
wire \my_regfile|start4[0].trb1|out[31]~445_combout ;
wire \my_processor|alu_1|ShiftLeft0~6_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~0_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~5_combout ;
wire \my_regfile|start2[26].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~473_combout ;
wire \my_regfile|start2[5].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~475_combout ;
wire \my_regfile|start2[2].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~474_combout ;
wire \my_regfile|start4[0].trb1|out[30]~476_combout ;
wire \my_regfile|start2[24].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~472_combout ;
wire \my_regfile|start2[17].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~469_combout ;
wire \my_regfile|start2[9].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~467_combout ;
wire \my_regfile|start2[18].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[30].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~470_combout ;
wire \my_regfile|start2[12].reg32_2|start[30].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~468_combout ;
wire \my_regfile|start4[0].trb1|out[30]~471_combout ;
wire \my_regfile|start4[0].trb1|out[30]~477_combout ;
wire \my_regfile|start2[23].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~483_combout ;
wire \my_regfile|start2[30].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~485_combout ;
wire \my_regfile|start4[0].trb1|out[30]~486_combout ;
wire \my_regfile|start2[27].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~484_combout ;
wire \my_regfile|start2[21].reg32_2|start[30].dff1|q~feeder_combout ;
wire \my_regfile|start2[21].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~481_combout ;
wire \my_regfile|start2[15].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~480_combout ;
wire \my_regfile|start2[11].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~479_combout ;
wire \my_regfile|start2[6].reg32_2|start[30].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[30]~478_combout ;
wire \my_regfile|start4[0].trb1|out[30]~482_combout ;
wire \my_regfile|start4[0].trb1|out[30]~487_combout ;
wire \my_regfile|start4[0].trb1|out[30]~488_combout ;
wire \my_processor|mux32_8|start[31].mux0|or_1~2_combout ;
wire \my_processor|alu_3|Add0~27 ;
wire \my_processor|alu_3|Add0~28_combout ;
wire \my_processor|mux32_8|start[14].mux0|or_1~13_combout ;
wire \my_processor|mux32_8|start[14].mux0|or_1~14_combout ;
wire \my_regfile|start2[27].reg32_2|start[14].dff1|q~feeder_combout ;
wire \my_regfile|start2[27].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~216_combout ;
wire \my_regfile|start2[22].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~233_combout ;
wire \my_regfile|start2[30].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~228_combout ;
wire \my_regfile|start2[21].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~231_combout ;
wire \my_regfile|start2[11].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder_combout ;
wire \my_regfile|start2[13].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~229_combout ;
wire \my_regfile|start2[15].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~230_combout ;
wire \my_regfile|start4[0].trb1|out[14]~232_combout ;
wire \my_regfile|start4[0].trb1|out[14]~234_combout ;
wire \my_regfile|start2[3].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~215_combout ;
wire \my_regfile|start2[28].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~223_combout ;
wire \my_regfile|start2[24].reg32_2|start[14].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~222_combout ;
wire \my_regfile|start2[9].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~217_combout ;
wire \my_regfile|start2[12].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[14].dff1|q~feeder_combout ;
wire \my_regfile|start2[10].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~218_combout ;
wire \my_regfile|start2[20].reg32_2|start[14].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~220_combout ;
wire \my_regfile|start2[16].reg32_2|start[14].dff1|q~feeder_combout ;
wire \my_regfile|start2[16].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[14].dff1|q~feeder_combout ;
wire \my_regfile|start2[17].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~219_combout ;
wire \my_regfile|start4[0].trb1|out[14]~221_combout ;
wire \my_regfile|start2[1].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~224_combout ;
wire \my_regfile|start2[2].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[14]~225_combout ;
wire \my_regfile|start4[0].trb1|out[14]~226_combout ;
wire \my_regfile|start4[0].trb1|out[14]~227_combout ;
wire \my_regfile|start4[0].trb1|out[14]~235_combout ;
wire \my_processor|mux32_1|start[14].mux0|or_1~0_combout ;
wire \my_regfile|start2[4].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~314_combout ;
wire \my_regfile|start2[25].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[13].dff1|q~feeder_combout ;
wire \my_regfile|start2[9].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~312_combout ;
wire \my_regfile|start2[2].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~313_combout ;
wire \my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder_combout ;
wire \my_regfile|start2[8].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~316_combout ;
wire \my_regfile|start2[11].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~317_combout ;
wire \my_regfile|start2[5].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~315_combout ;
wire \my_regfile|start2[12].reg32_2|start[13].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~318_combout ;
wire \my_regfile|start5[0].trb2|out[13]~319_combout ;
wire \my_regfile|start5[0].trb2|out[13]~320_combout ;
wire \my_regfile|start2[31].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~324_combout ;
wire \my_regfile|start2[20].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~325_combout ;
wire \my_regfile|start2[26].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[13].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~327_combout ;
wire \my_regfile|start2[22].reg32_2|start[13].dff1|q~feeder_combout ;
wire \my_regfile|start2[22].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~326_combout ;
wire \my_regfile|start2[27].reg32_2|start[13].dff1|q~feeder_combout ;
wire \my_regfile|start2[27].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~328_combout ;
wire \my_regfile|start2[29].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~329_combout ;
wire \my_regfile|start5[0].trb2|out[13]~330_combout ;
wire \my_regfile|start2[16].reg32_2|start[13].dff1|q~feeder_combout ;
wire \my_regfile|start2[16].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~322_combout ;
wire \my_regfile|start2[17].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[13].dff1|q~feeder_combout ;
wire \my_regfile|start2[14].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[13].dff1|q~feeder_combout ;
wire \my_regfile|start2[15].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[13]~321_combout ;
wire \my_regfile|start5[0].trb2|out[13]~323_combout ;
wire \my_regfile|start5[0].trb2|out[13]~331_combout ;
wire \my_regfile|start5[0].trb2|out[13]~332_combout ;
wire \my_processor|mux32_1|start[13].mux0|or_1~0_combout ;
wire \my_regfile|start2[2].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~292_combout ;
wire \my_regfile|start2[4].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~293_combout ;
wire \my_regfile|start2[25].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~291_combout ;
wire \my_regfile|start2[12].reg32_2|start[12].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[12].dff1|q~feeder_combout ;
wire \my_regfile|start2[13].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~297_combout ;
wire \my_regfile|start2[10].reg32_2|start[12].dff1|q~feeder_combout ;
wire \my_regfile|start2[10].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~296_combout ;
wire \my_regfile|start2[7].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~295_combout ;
wire \my_regfile|start2[6].reg32_2|start[12].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~294_combout ;
wire \my_regfile|start5[0].trb2|out[12]~298_combout ;
wire \my_regfile|start5[0].trb2|out[12]~299_combout ;
wire \my_regfile|start2[19].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[12].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~303_combout ;
wire \my_regfile|start2[16].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~301_combout ;
wire \my_regfile|start2[17].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~300_combout ;
wire \my_regfile|start5[0].trb2|out[12]~302_combout ;
wire \my_regfile|start2[28].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~307_combout ;
wire \my_regfile|start2[30].reg32_2|start[12].dff1|q~feeder_combout ;
wire \my_regfile|start2[30].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~308_combout ;
wire \my_regfile|start2[22].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~305_combout ;
wire \my_regfile|start2[26].reg32_2|start[12].dff1|q~feeder_combout ;
wire \my_regfile|start2[26].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~306_combout ;
wire \my_regfile|start5[0].trb2|out[12]~309_combout ;
wire \my_regfile|start2[20].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[12]~304_combout ;
wire \my_regfile|start5[0].trb2|out[12]~310_combout ;
wire \my_regfile|start5[0].trb2|out[12]~311_combout ;
wire \my_regfile|start5[0].trb2|out[12]~756_combout ;
wire \my_regfile|start2[21].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~230_combout ;
wire \my_regfile|start2[18].reg32_2|start[10].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~229_combout ;
wire \my_regfile|start2[28].reg32_2|start[10].dff1|q~feeder_combout ;
wire \my_regfile|start2[28].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~233_combout ;
wire \my_regfile|start2[24].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~232_combout ;
wire \my_regfile|start2[30].reg32_2|start[10].dff1|q~feeder_combout ;
wire \my_regfile|start2[30].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~234_combout ;
wire \my_regfile|start2[23].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~231_combout ;
wire \my_regfile|start5[0].trb2|out[10]~235_combout ;
wire \my_regfile|start2[14].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~226_combout ;
wire \my_regfile|start2[16].reg32_2|start[10].dff1|q~feeder_combout ;
wire \my_regfile|start2[16].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~227_combout ;
wire \my_regfile|start2[17].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~228_combout ;
wire \my_regfile|start5[0].trb2|out[10]~236_combout ;
wire \my_regfile|start2[31].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~219_combout ;
wire \my_regfile|start2[2].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~218_combout ;
wire \my_regfile|start2[9].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[10].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~217_combout ;
wire \my_regfile|start2[11].reg32_2|start[10].dff1|q~feeder_combout ;
wire \my_regfile|start2[11].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~222_combout ;
wire \my_regfile|start2[6].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~220_combout ;
wire \my_regfile|start2[13].reg32_2|start[10].dff1|q~feeder_combout ;
wire \my_regfile|start2[13].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[10].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~223_combout ;
wire \my_regfile|start2[8].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[10]~221_combout ;
wire \my_regfile|start5[0].trb2|out[10]~224_combout ;
wire \my_regfile|start5[0].trb2|out[10]~225_combout ;
wire \my_regfile|start5[0].trb2|out[10]~237_combout ;
wire \my_regfile|start5[0].trb2|out[10]~753_combout ;
wire \my_processor|mux32_8|start[11].mux0|or_1~0_combout ;
wire \my_regfile|start5[0].trb2|out[11]~754_combout ;
wire \my_processor|mux32_8|start[11].mux0|or_1~1_combout ;
wire \my_regfile|start2[20].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~251_combout ;
wire \my_regfile|start2[18].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~250_combout ;
wire \my_regfile|start2[17].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_regfile|start2[17].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~247_combout ;
wire \my_regfile|start2[16].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~248_combout ;
wire \my_regfile|start5[0].trb2|out[11]~249_combout ;
wire \my_regfile|start2[23].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~252_combout ;
wire \my_regfile|start2[27].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_regfile|start2[28].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~254_combout ;
wire \my_regfile|start2[26].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~253_combout ;
wire \my_regfile|start2[30].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_regfile|start2[30].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~255_combout ;
wire \my_regfile|start5[0].trb2|out[11]~256_combout ;
wire \my_regfile|start5[0].trb2|out[11]~257_combout ;
wire \my_regfile|start2[31].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~239_combout ;
wire \my_regfile|start2[3].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~240_combout ;
wire \my_regfile|start2[11].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_regfile|start2[11].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_regfile|start2[10].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~243_combout ;
wire \my_regfile|start2[6].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~241_combout ;
wire \my_regfile|start2[8].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~242_combout ;
wire \my_regfile|start2[12].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_regfile|start2[13].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~244_combout ;
wire \my_regfile|start5[0].trb2|out[11]~245_combout ;
wire \my_regfile|start2[25].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[11].dff1|q~feeder_combout ;
wire \my_regfile|start2[9].reg32_2|start[11].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[11]~238_combout ;
wire \my_regfile|start5[0].trb2|out[11]~246_combout ;
wire \my_regfile|start5[0].trb2|out[11]~258_combout ;
wire \my_processor|mux32_1|start[11].mux0|or_1~0_combout ;
wire \my_regfile|start4[0].trb1|out[11]~258_combout ;
wire \my_regfile|start4[0].trb1|out[11]~257_combout ;
wire \my_regfile|start4[0].trb1|out[11]~259_combout ;
wire \my_regfile|start4[0].trb1|out[11]~261_combout ;
wire \my_regfile|start4[0].trb1|out[11]~262_combout ;
wire \my_regfile|start4[0].trb1|out[11]~260_combout ;
wire \my_regfile|start4[0].trb1|out[11]~263_combout ;
wire \my_regfile|start4[0].trb1|out[11]~265_combout ;
wire \my_regfile|start4[0].trb1|out[11]~264_combout ;
wire \my_regfile|start4[0].trb1|out[11]~266_combout ;
wire \my_regfile|start4[0].trb1|out[11]~267_combout ;
wire \my_regfile|start4[0].trb1|out[11]~268_combout ;
wire \my_regfile|start4[0].trb1|out[11]~269_combout ;
wire \my_regfile|start4[0].trb1|out[11]~275_combout ;
wire \my_regfile|start4[0].trb1|out[11]~273_combout ;
wire \my_regfile|start4[0].trb1|out[11]~272_combout ;
wire \my_regfile|start4[0].trb1|out[11]~271_combout ;
wire \my_regfile|start4[0].trb1|out[11]~270_combout ;
wire \my_regfile|start4[0].trb1|out[11]~274_combout ;
wire \my_regfile|start4[0].trb1|out[11]~276_combout ;
wire \my_regfile|start4[0].trb1|out[11]~277_combout ;
wire \my_processor|mux32_1|start[10].mux0|or_1~0_combout ;
wire \my_regfile|start2[31].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[31].trb2|out[9]~6_combout ;
wire \my_regfile|start2[9].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~196_combout ;
wire \my_regfile|start2[1].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~197_combout ;
wire \my_regfile|start2[3].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~198_combout ;
wire \my_regfile|start2[6].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~199_combout ;
wire \my_regfile|start2[12].reg32_2|start[9].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~202_combout ;
wire \my_regfile|start2[11].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~201_combout ;
wire \my_regfile|start2[8].reg32_2|start[9].dff1|q~feeder_combout ;
wire \my_regfile|start2[8].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~200_combout ;
wire \my_regfile|start5[0].trb2|out[9]~203_combout ;
wire \my_regfile|start5[0].trb2|out[9]~204_combout ;
wire \my_regfile|start2[18].reg32_2|start[9].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~208_combout ;
wire \my_regfile|start2[20].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~209_combout ;
wire \my_regfile|start2[16].reg32_2|start[9].dff1|q~feeder_combout ;
wire \my_regfile|start2[16].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~206_combout ;
wire \my_regfile|start2[17].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~205_combout ;
wire \my_regfile|start5[0].trb2|out[9]~207_combout ;
wire \my_regfile|start2[22].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~210_combout ;
wire \my_regfile|start2[24].reg32_2|start[9].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~211_combout ;
wire \my_regfile|start2[27].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~212_combout ;
wire \my_regfile|start2[30].reg32_2|start[9].dff1|q~feeder_combout ;
wire \my_regfile|start2[30].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[9]~213_combout ;
wire \my_regfile|start5[0].trb2|out[9]~214_combout ;
wire \my_regfile|start5[0].trb2|out[9]~215_combout ;
wire \my_regfile|start5[0].trb2|out[9]~216_combout ;
wire \my_processor|mux32_1|start[9].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~17 ;
wire \my_processor|alu_1|Add0~19 ;
wire \my_processor|alu_1|Add0~21 ;
wire \my_processor|alu_1|Add0~22_combout ;
wire \my_processor|alu_1|Add1~17 ;
wire \my_processor|alu_1|Add1~19 ;
wire \my_processor|alu_1|Add1~21 ;
wire \my_processor|alu_1|Add1~22_combout ;
wire \my_processor|alu_1|Selector29~4_combout ;
wire \my_processor|mux32_8|start[19].mux0|or_1~2_combout ;
wire \my_processor|mux32_8|start[19].mux0|or_1~13_combout ;
wire \my_regfile|start2[24].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~641_combout ;
wire \my_regfile|start2[28].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[28].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~642_combout ;
wire \my_regfile|start2[1].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~643_combout ;
wire \my_regfile|start2[2].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[5].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~644_combout ;
wire \my_regfile|start4[0].trb1|out[18]~645_combout ;
wire \my_regfile|start2[18].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~639_combout ;
wire \my_regfile|start2[16].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~638_combout ;
wire \my_regfile|start2[8].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[9].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~636_combout ;
wire \my_regfile|start2[12].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[10].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~637_combout ;
wire \my_regfile|start4[0].trb1|out[18]~640_combout ;
wire \my_regfile|start4[0].trb1|out[18]~646_combout ;
wire \my_regfile|start4[0].trb1|out[18]~678_combout ;
wire \my_regfile|start2[31].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[18]~417_combout ;
wire \my_regfile|start5[0].trb2|out[18]~418_combout ;
wire \my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[3].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[18]~419_combout ;
wire \my_regfile|start2[6].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[18]~420_combout ;
wire \my_regfile|start2[7].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[7].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[18]~421_combout ;
wire \my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[13].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[18]~423_combout ;
wire \my_regfile|start2[11].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[11].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[18]~422_combout ;
wire \my_regfile|start5[0].trb2|out[18]~424_combout ;
wire \my_regfile|start5[0].trb2|out[18]~425_combout ;
wire \my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder_combout ;
wire \my_regfile|start2[14].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[18]~426_combout ;
wire \my_regfile|start5[0].trb2|out[18]~427_combout ;
wire \my_regfile|start5[0].trb2|out[18]~428_combout ;
wire \my_regfile|start2[19].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[18]~429_combout ;
wire \my_regfile|start2[21].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[18]~430_combout ;
wire \my_regfile|start2[27].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[18]~433_combout ;
wire \my_regfile|start2[22].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[18]~431_combout ;
wire \my_regfile|start2[30].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[18]~434_combout ;
wire \my_regfile|start5[0].trb2|out[18]~432_combout ;
wire \my_regfile|start5[0].trb2|out[18]~435_combout ;
wire \my_regfile|start5[0].trb2|out[18]~436_combout ;
wire \my_regfile|start5[0].trb2|out[18]~437_combout ;
wire \my_processor|mux32_1|start[18].mux0|or_1~0_combout ;
wire \my_regfile|start2[3].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~615_combout ;
wire \my_regfile|start2[13].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~628_combout ;
wire \my_regfile|start2[6].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~627_combout ;
wire \my_regfile|start2[21].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~630_combout ;
wire \my_regfile|start2[15].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~629_combout ;
wire \my_regfile|start4[0].trb1|out[17]~631_combout ;
wire \my_regfile|start2[22].reg32_2|start[17].dff1|q~feeder_combout ;
wire \my_regfile|start2[22].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder_combout ;
wire \my_regfile|start2[23].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~633_combout ;
wire \my_regfile|start2[27].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~632_combout ;
wire \my_regfile|start4[0].trb1|out[17]~634_combout ;
wire \my_regfile|start2[28].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~622_combout ;
wire \my_regfile|start2[25].reg32_2|start[17].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~621_combout ;
wire \my_regfile|start2[8].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~616_combout ;
wire \my_regfile|start2[17].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~618_combout ;
wire \my_regfile|start2[12].reg32_2|start[17].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~617_combout ;
wire \my_regfile|start2[20].reg32_2|start[17].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~619_combout ;
wire \my_regfile|start4[0].trb1|out[17]~620_combout ;
wire \my_regfile|start2[1].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~623_combout ;
wire \my_regfile|start2[2].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[17].dff1|q~feeder_combout ;
wire \my_regfile|start2[5].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[17]~624_combout ;
wire \my_regfile|start4[0].trb1|out[17]~625_combout ;
wire \my_regfile|start4[0].trb1|out[17]~626_combout ;
wire \my_regfile|start4[0].trb1|out[17]~635_combout ;
wire \my_regfile|start2[17].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~661_combout ;
wire \my_regfile|start2[12].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~660_combout ;
wire \my_regfile|start2[9].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[9].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[8].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~659_combout ;
wire \my_regfile|start2[20].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~662_combout ;
wire \my_regfile|start4[0].trb1|out[16]~663_combout ;
wire \my_regfile|start2[27].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~658_combout ;
wire \my_regfile|start2[3].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~657_combout ;
wire \my_regfile|start2[22].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~666_combout ;
wire \my_regfile|start2[25].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~664_combout ;
wire \my_regfile|start2[26].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[26].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[28].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~665_combout ;
wire \my_regfile|start2[30].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[30].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[1].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~667_combout ;
wire \my_regfile|start2[2].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[4].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~668_combout ;
wire \my_regfile|start4[0].trb1|out[16]~669_combout ;
wire \my_regfile|start2[15].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[15].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[14].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~672_combout ;
wire \my_regfile|start2[11].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~671_combout ;
wire \my_regfile|start2[6].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~670_combout ;
wire \my_regfile|start2[19].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[19].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[21].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[16]~673_combout ;
wire \my_regfile|start4[0].trb1|out[16]~674_combout ;
wire \my_regfile|start4[0].trb1|out[16]~675_combout ;
wire \my_regfile|start4[0].trb1|out[16]~676_combout ;
wire \my_regfile|start4[0].trb1|out[16]~677_combout ;
wire \my_regfile|start2[1].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~355_combout ;
wire \my_regfile|start2[25].reg32_2|start[15].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~354_combout ;
wire \my_regfile|start2[4].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[15].dff1|q~feeder_combout ;
wire \my_regfile|start2[3].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~356_combout ;
wire \my_regfile|start2[7].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~358_combout ;
wire \my_regfile|start2[13].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[15].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~360_combout ;
wire \my_regfile|start2[11].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~359_combout ;
wire \my_regfile|start2[6].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~357_combout ;
wire \my_regfile|start5[0].trb2|out[15]~361_combout ;
wire \my_regfile|start5[0].trb2|out[15]~362_combout ;
wire \my_regfile|start2[31].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~366_combout ;
wire \my_regfile|start2[20].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~367_combout ;
wire \my_regfile|start2[16].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~364_combout ;
wire \my_regfile|start2[17].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~363_combout ;
wire \my_regfile|start5[0].trb2|out[15]~365_combout ;
wire \my_regfile|start2[23].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~368_combout ;
wire \my_regfile|start2[27].reg32_2|start[15].dff1|q~feeder_combout ;
wire \my_regfile|start2[27].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~370_combout ;
wire \my_regfile|start2[24].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~369_combout ;
wire \my_regfile|start2[29].reg32_2|start[15].dff1|q~feeder_combout ;
wire \my_regfile|start2[29].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[15]~371_combout ;
wire \my_regfile|start5[0].trb2|out[15]~372_combout ;
wire \my_regfile|start5[0].trb2|out[15]~373_combout ;
wire \my_regfile|start5[0].trb2|out[15]~374_combout ;
wire \my_processor|mux32_1|start[15].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~29 ;
wire \my_processor|alu_1|Add0~30_combout ;
wire \my_regfile|start5[0].trb2|out[15]~759_combout ;
wire \my_processor|mux32_1|start[12].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add1~23 ;
wire \my_processor|alu_1|Add1~25 ;
wire \my_processor|alu_1|Add1~27 ;
wire \my_processor|alu_1|Add1~29 ;
wire \my_processor|alu_1|Add1~30_combout ;
wire \my_regfile|start2[31].reg32_2|start[21].dff1|q~feeder_combout ;
wire \my_regfile|start2[31].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~482_combout ;
wire \my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~480_combout ;
wire \my_regfile|start2[2].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~481_combout ;
wire \my_regfile|start2[12].reg32_2|start[21].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~486_combout ;
wire \my_regfile|start2[10].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~485_combout ;
wire \my_regfile|start2[7].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~484_combout ;
wire \my_regfile|start2[6].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~483_combout ;
wire \my_regfile|start5[0].trb2|out[21]~487_combout ;
wire \my_regfile|start5[0].trb2|out[21]~488_combout ;
wire \my_regfile|start2[20].reg32_2|start[21].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~493_combout ;
wire \my_regfile|start2[19].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~492_combout ;
wire \my_regfile|start2[27].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~496_combout ;
wire \my_regfile|start2[26].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~495_combout ;
wire \my_regfile|start2[22].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~494_combout ;
wire \my_regfile|start2[30].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~497_combout ;
wire \my_regfile|start5[0].trb2|out[21]~498_combout ;
wire \my_regfile|start2[16].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~490_combout ;
wire \my_regfile|start2[17].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[21]~489_combout ;
wire \my_regfile|start5[0].trb2|out[21]~491_combout ;
wire \my_regfile|start5[0].trb2|out[21]~499_combout ;
wire \my_regfile|start5[0].trb2|out[21]~500_combout ;
wire \my_processor|mux32_1|start[21].mux0|or_1~0_combout ;
wire \my_regfile|start2[21].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~587_combout ;
wire \my_regfile|start2[11].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[20].dff1|q~feeder_combout ;
wire \my_regfile|start2[13].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~585_combout ;
wire \my_regfile|start2[6].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~584_combout ;
wire \my_regfile|start2[15].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~586_combout ;
wire \my_regfile|start4[0].trb1|out[20]~588_combout ;
wire \my_regfile|start2[2].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~580_combout ;
wire \my_regfile|start4[0].trb1|out[20]~581_combout ;
wire \my_regfile|start2[24].reg32_2|start[20].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~578_combout ;
wire \my_regfile|start2[5].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~582_combout ;
wire \my_regfile|start2[28].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~579_combout ;
wire \my_regfile|start4[0].trb1|out[20]~583_combout ;
wire \my_regfile|start2[17].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~575_combout ;
wire \my_regfile|start2[8].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~573_combout ;
wire \my_regfile|start2[18].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[20].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~576_combout ;
wire \my_regfile|start2[12].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[20].dff1|q~feeder_combout ;
wire \my_regfile|start2[10].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~574_combout ;
wire \my_regfile|start4[0].trb1|out[20]~577_combout ;
wire \my_regfile|start2[3].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~591_combout ;
wire \my_regfile|start2[22].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~589_combout ;
wire \my_regfile|start2[30].reg32_2|start[20].dff1|q~feeder_combout ;
wire \my_regfile|start2[30].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[30].trb1|out[20]~0_combout ;
wire \my_regfile|start2[29].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[20]~590_combout ;
wire \my_regfile|start4[0].trb1|out[20]~592_combout ;
wire \my_regfile|start4[0].trb1|out[20]~593_combout ;
wire \my_regfile|start2[31].reg32_2|start[19].dff1|q~feeder_combout ;
wire \my_regfile|start2[31].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~440_combout ;
wire \my_regfile|start2[9].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~438_combout ;
wire \my_regfile|start2[1].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~439_combout ;
wire \my_regfile|start2[8].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~442_combout ;
wire \my_regfile|start2[11].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~443_combout ;
wire \my_regfile|start2[6].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~441_combout ;
wire \my_regfile|start2[12].reg32_2|start[19].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~444_combout ;
wire \my_regfile|start5[0].trb2|out[19]~445_combout ;
wire \my_regfile|start5[0].trb2|out[19]~446_combout ;
wire \my_regfile|start2[18].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder_combout ;
wire \my_regfile|start2[19].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~450_combout ;
wire \my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~451_combout ;
wire \my_regfile|start2[23].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~452_combout ;
wire \my_regfile|start2[26].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[19].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~453_combout ;
wire \my_regfile|start2[30].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[19].dff1|q~feeder_combout ;
wire \my_regfile|start2[29].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~455_combout ;
wire \my_regfile|start2[28].reg32_2|start[19].dff1|q~feeder_combout ;
wire \my_regfile|start2[28].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~454_combout ;
wire \my_regfile|start5[0].trb2|out[19]~456_combout ;
wire \my_regfile|start2[16].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~448_combout ;
wire \my_regfile|start2[17].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[19]~447_combout ;
wire \my_regfile|start5[0].trb2|out[19]~449_combout ;
wire \my_regfile|start5[0].trb2|out[19]~457_combout ;
wire \my_regfile|start5[0].trb2|out[19]~458_combout ;
wire \my_processor|mux32_1|start[19].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~37 ;
wire \my_processor|alu_1|Add0~38_combout ;
wire \my_regfile|start5[0].trb2|out[18]~762_combout ;
wire \my_regfile|start5[0].trb2|out[19]~763_combout ;
wire \my_processor|alu_1|Add1~31 ;
wire \my_processor|alu_1|Add1~33 ;
wire \my_processor|alu_1|Add1~35 ;
wire \my_processor|alu_1|Add1~37 ;
wire \my_processor|alu_1|Add1~38_combout ;
wire \my_processor|mux32_8|start[19].mux0|or_1~4_combout ;
wire \my_processor|alu_1|ShiftLeft0~20_combout ;
wire \my_regfile|start4[0].trb1|out[7]~102_combout ;
wire \my_regfile|start4[0].trb1|out[7]~103_combout ;
wire \my_regfile|start4[0].trb1|out[7]~98_combout ;
wire \my_regfile|start4[0].trb1|out[7]~100_combout ;
wire \my_regfile|start4[0].trb1|out[7]~97_combout ;
wire \my_regfile|start4[0].trb1|out[7]~99_combout ;
wire \my_regfile|start4[0].trb1|out[7]~101_combout ;
wire \my_regfile|start4[0].trb1|out[7]~104_combout ;
wire \my_regfile|start4[0].trb1|out[7]~105_combout ;
wire \my_regfile|start4[0].trb1|out[7]~106_combout ;
wire \my_processor|alu_1|ShiftLeft0~24_combout ;
wire \my_processor|alu_1|ShiftLeft0~25_combout ;
wire \my_processor|alu_1|ShiftLeft0~39_combout ;
wire \my_processor|alu_1|ShiftLeft0~35_combout ;
wire \my_processor|alu_1|ShiftLeft0~40_combout ;
wire \my_processor|alu_1|ShiftLeft0~41_combout ;
wire \my_processor|mux32_8|start[19].mux0|or_1~3_combout ;
wire \my_processor|alu_1|Selector29~1_combout ;
wire \my_processor|alu_1|ShiftLeft0~9_combout ;
wire \my_processor|alu_1|ShiftLeft0~5_combout ;
wire \my_processor|alu_1|ShiftLeft0~10_combout ;
wire \my_processor|alu_1|ShiftLeft0~52_combout ;
wire \my_processor|alu_1|ShiftLeft0~57_combout ;
wire \my_processor|alu_1|ShiftLeft0~58_combout ;
wire \my_processor|alu_1|ShiftLeft0~70_combout ;
wire \my_processor|alu_1|ShiftLeft0~67_combout ;
wire \my_processor|alu_1|ShiftLeft0~71_combout ;
wire \my_processor|alu_1|ShiftLeft0~72_combout ;
wire \my_processor|mux32_8|start[19].mux0|or_1~5_combout ;
wire \my_regfile|start2[14].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~657_combout ;
wire \my_regfile|start2[17].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~658_combout ;
wire \my_regfile|start5[0].trb2|out[29]~659_combout ;
wire \my_regfile|start2[21].reg32_2|start[29].dff1|q~feeder_combout ;
wire \my_regfile|start2[21].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[29].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~661_combout ;
wire \my_regfile|start2[19].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~660_combout ;
wire \my_regfile|start2[30].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~665_combout ;
wire \my_regfile|start2[23].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~662_combout ;
wire \my_regfile|start2[26].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[29].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~663_combout ;
wire \my_regfile|start2[27].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~664_combout ;
wire \my_regfile|start5[0].trb2|out[29]~666_combout ;
wire \my_regfile|start5[0].trb2|out[29]~667_combout ;
wire \my_regfile|start2[31].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~648_combout ;
wire \my_regfile|start2[4].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~650_combout ;
wire \my_regfile|start2[1].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~649_combout ;
wire \my_regfile|start2[7].reg32_2|start[29].dff1|q~feeder_combout ;
wire \my_regfile|start2[7].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~652_combout ;
wire \my_regfile|start2[12].reg32_2|start[29].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~654_combout ;
wire \my_regfile|start2[10].reg32_2|start[29].dff1|q~feeder_combout ;
wire \my_regfile|start2[10].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~653_combout ;
wire \my_regfile|start2[6].reg32_2|start[29].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[29]~651_combout ;
wire \my_regfile|start5[0].trb2|out[29]~655_combout ;
wire \my_regfile|start5[0].trb2|out[29]~656_combout ;
wire \my_regfile|start5[0].trb2|out[29]~668_combout ;
wire \my_regfile|start5[0].trb2|out[29]~773_combout ;
wire \my_regfile|start2[9].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~490_combout ;
wire \my_regfile|start2[12].reg32_2|start[28].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[28].dff1|q~feeder_combout ;
wire \my_regfile|start2[10].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~491_combout ;
wire \my_regfile|start2[17].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~492_combout ;
wire \my_regfile|start2[18].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[28].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~493_combout ;
wire \my_regfile|start4[0].trb1|out[28]~494_combout ;
wire \my_regfile|start2[26].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~496_combout ;
wire \my_regfile|start2[24].reg32_2|start[28].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~495_combout ;
wire \my_regfile|start2[1].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~497_combout ;
wire \my_regfile|start2[2].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~498_combout ;
wire \my_regfile|start4[0].trb1|out[28]~499_combout ;
wire \my_regfile|start4[0].trb1|out[28]~500_combout ;
wire \my_regfile|start2[23].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~489_combout ;
wire \my_regfile|start2[3].reg32_2|start[28].dff1|q~feeder_combout ;
wire \my_regfile|start2[3].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~507_combout ;
wire \my_regfile|start2[30].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[28].dff1|q~feeder_combout ;
wire \my_regfile|start2[27].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[28].dff1|q~feeder_combout ;
wire \my_regfile|start2[29].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~506_combout ;
wire \my_regfile|start4[0].trb1|out[28]~508_combout ;
wire \my_regfile|start2[7].reg32_2|start[28].dff1|q~feeder_combout ;
wire \my_regfile|start2[7].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[28].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~501_combout ;
wire \my_regfile|start2[21].reg32_2|start[28].dff1|q~feeder_combout ;
wire \my_regfile|start2[21].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~504_combout ;
wire \my_regfile|start2[15].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~503_combout ;
wire \my_regfile|start2[13].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[28]~502_combout ;
wire \my_regfile|start4[0].trb1|out[28]~505_combout ;
wire \my_regfile|start4[0].trb1|out[28]~509_combout ;
wire \my_processor|mux32_1|start[28].mux0|or_1~0_combout ;
wire \my_regfile|start2[2].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~607_combout ;
wire \my_regfile|start2[12].reg32_2|start[27].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~612_combout ;
wire \my_regfile|start2[6].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~609_combout ;
wire \my_regfile|start2[8].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~610_combout ;
wire \my_regfile|start2[10].reg32_2|start[27].dff1|q~feeder_combout ;
wire \my_regfile|start2[10].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~611_combout ;
wire \my_regfile|start5[0].trb2|out[27]~613_combout ;
wire \my_regfile|start2[25].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~606_combout ;
wire \my_regfile|start2[3].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~608_combout ;
wire \my_regfile|start5[0].trb2|out[27]~614_combout ;
wire \my_regfile|start2[16].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~616_combout ;
wire \my_regfile|start2[14].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~615_combout ;
wire \my_regfile|start2[17].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~617_combout ;
wire \my_regfile|start2[20].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~619_combout ;
wire \my_regfile|start2[18].reg32_2|start[27].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~618_combout ;
wire \my_regfile|start2[30].reg32_2|start[27].dff1|q~feeder_combout ;
wire \my_regfile|start2[30].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~623_combout ;
wire \my_regfile|start2[28].reg32_2|start[27].dff1|q~feeder_combout ;
wire \my_regfile|start2[28].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~622_combout ;
wire \my_regfile|start2[23].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[27].dff1|q~feeder_combout ;
wire \my_regfile|start2[22].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~620_combout ;
wire \my_regfile|start2[26].reg32_2|start[27].dff1|q~feeder_combout ;
wire \my_regfile|start2[26].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[27].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[27]~621_combout ;
wire \my_regfile|start5[0].trb2|out[27]~624_combout ;
wire \my_regfile|start5[0].trb2|out[27]~625_combout ;
wire \my_regfile|start5[0].trb2|out[27]~626_combout ;
wire \my_regfile|start5[0].trb2|out[27]~771_combout ;
wire \my_processor|alu_1|Selector29~9_combout ;
wire \my_processor|mux32_1|start[26].mux0|or_1~0_combout ;
wire \my_regfile|start2[29].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~384_combout ;
wire \my_regfile|start2[22].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~401_combout ;
wire \my_regfile|start2[30].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~399_combout ;
wire \my_regfile|start2[6].reg32_2|start[26].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[26].dff1|q~feeder_combout ;
wire \my_regfile|start2[7].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~396_combout ;
wire \my_regfile|start2[11].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~397_combout ;
wire \my_regfile|start2[15].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~398_combout ;
wire \my_regfile|start4[0].trb1|out[26]~400_combout ;
wire \my_regfile|start4[0].trb1|out[26]~402_combout ;
wire \my_regfile|start2[31].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~383_combout ;
wire \my_regfile|start2[25].reg32_2|start[26].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~390_combout ;
wire \my_regfile|start2[26].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~391_combout ;
wire \my_regfile|start2[1].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~392_combout ;
wire \my_regfile|start2[5].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~393_combout ;
wire \my_regfile|start4[0].trb1|out[26]~394_combout ;
wire \my_regfile|start2[17].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~387_combout ;
wire \my_regfile|start2[9].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~385_combout ;
wire \my_regfile|start2[10].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[26].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~386_combout ;
wire \my_regfile|start2[18].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[26]~388_combout ;
wire \my_regfile|start4[0].trb1|out[26]~389_combout ;
wire \my_regfile|start4[0].trb1|out[26]~395_combout ;
wire \my_regfile|start4[0].trb1|out[26]~403_combout ;
wire \my_processor|alu_3|Add0~47 ;
wire \my_processor|alu_3|Add0~48_combout ;
wire \my_regfile|start2[31].reg32_2|start[25].dff1|q~feeder_combout ;
wire \my_regfile|start2[31].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~577_combout ;
wire \my_regfile|start2[18].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~576_combout ;
wire \my_regfile|start2[27].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~580_combout ;
wire \my_regfile|start2[24].reg32_2|start[25].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~579_combout ;
wire \my_regfile|start2[22].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~578_combout ;
wire \my_regfile|start2[30].reg32_2|start[25].dff1|q~feeder_combout ;
wire \my_regfile|start2[30].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~581_combout ;
wire \my_regfile|start5[0].trb2|out[25]~582_combout ;
wire \my_regfile|start2[16].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~574_combout ;
wire \my_regfile|start2[17].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~573_combout ;
wire \my_regfile|start5[0].trb2|out[25]~575_combout ;
wire \my_regfile|start5[0].trb2|out[25]~583_combout ;
wire \my_regfile|start2[3].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~566_combout ;
wire \my_regfile|start2[25].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~564_combout ;
wire \my_regfile|start2[2].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~565_combout ;
wire \my_regfile|start2[11].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~569_combout ;
wire \my_regfile|start2[6].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[25].dff1|q~feeder_combout ;
wire \my_regfile|start2[5].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~567_combout ;
wire \my_regfile|start2[8].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~568_combout ;
wire \my_regfile|start2[12].reg32_2|start[25].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start2[13].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[25]~570_combout ;
wire \my_regfile|start5[0].trb2|out[25]~571_combout ;
wire \my_regfile|start5[0].trb2|out[25]~572_combout ;
wire \my_regfile|start5[0].trb2|out[25]~584_combout ;
wire \my_regfile|start5[0].trb2|out[25]~769_combout ;
wire \my_processor|alu_1|Selector29~10_combout ;
wire \my_regfile|start2[3].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~404_combout ;
wire \my_regfile|start2[15].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~418_combout ;
wire \my_regfile|start2[13].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~417_combout ;
wire \my_regfile|start2[7].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~416_combout ;
wire \my_regfile|start2[19].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~419_combout ;
wire \my_regfile|start4[0].trb1|out[24]~420_combout ;
wire \my_regfile|start2[26].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~411_combout ;
wire \my_regfile|start2[1].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~412_combout ;
wire \my_regfile|start2[2].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~413_combout ;
wire \my_regfile|start4[0].trb1|out[24]~414_combout ;
wire \my_regfile|start2[17].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~407_combout ;
wire \my_regfile|start2[10].reg32_2|start[24].dff1|q~feeder_combout ;
wire \my_regfile|start2[10].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~406_combout ;
wire \my_regfile|start2[9].reg32_2|start[24].dff1|q~feeder_combout ;
wire \my_regfile|start2[9].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~405_combout ;
wire \my_regfile|start2[18].reg32_2|start[24].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[20].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~408_combout ;
wire \my_regfile|start4[0].trb1|out[24]~409_combout ;
wire \my_regfile|start2[24].reg32_2|start[24].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[24].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~410_combout ;
wire \my_regfile|start4[0].trb1|out[24]~415_combout ;
wire \my_regfile|start2[30].reg32_2|start[24].dff1|q~feeder_combout ;
wire \my_regfile|start2[30].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~421_combout ;
wire \my_regfile|start2[27].reg32_2|start[24].dff1|q~feeder_combout ;
wire \my_regfile|start2[27].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[24].dff1|q~feeder_combout ;
wire \my_regfile|start2[29].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[24]~422_combout ;
wire \my_regfile|start4[0].trb1|out[24]~423_combout ;
wire \my_regfile|start4[0].trb1|out[24]~424_combout ;
wire \my_processor|mux32_1|start[24].mux0|or_1~0_combout ;
wire \my_processor|mux32_8|start[24].mux0|or_1~4_combout ;
wire \my_regfile|start2[14].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~531_combout ;
wire \my_regfile|start2[17].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[16].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~532_combout ;
wire \my_regfile|start5[0].trb2|out[23]~533_combout ;
wire \my_regfile|start2[18].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~534_combout ;
wire \my_regfile|start2[20].reg32_2|start[23].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~535_combout ;
wire \my_regfile|start2[23].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~536_combout ;
wire \my_regfile|start2[30].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~539_combout ;
wire \my_regfile|start2[26].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[24].reg32_2|start[23].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~537_combout ;
wire \my_regfile|start2[27].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~538_combout ;
wire \my_regfile|start5[0].trb2|out[23]~540_combout ;
wire \my_regfile|start5[0].trb2|out[23]~541_combout ;
wire \my_regfile|start2[31].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~523_combout ;
wire \my_regfile|start2[4].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~524_combout ;
wire \my_regfile|start2[25].reg32_2|start[23].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~522_combout ;
wire \my_regfile|start2[11].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~527_combout ;
wire \my_regfile|start2[13].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[23].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~528_combout ;
wire \my_regfile|start2[6].reg32_2|start[23].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~525_combout ;
wire \my_regfile|start2[8].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start2[7].reg32_2|start[23].dff1|q~feeder_combout ;
wire \my_regfile|start2[7].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[23]~526_combout ;
wire \my_regfile|start5[0].trb2|out[23]~529_combout ;
wire \my_regfile|start5[0].trb2|out[23]~530_combout ;
wire \my_regfile|start5[0].trb2|out[23]~542_combout ;
wire \my_processor|mux32_1|start[23].mux0|or_1~0_combout ;
wire \my_regfile|start2[16].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~511_combout ;
wire \my_regfile|start2[17].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[15].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~510_combout ;
wire \my_regfile|start5[0].trb2|out[22]~512_combout ;
wire \my_regfile|start2[18].reg32_2|start[22].dff1|q~feeder_combout ;
wire \my_regfile|start2[18].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~513_combout ;
wire \my_regfile|start2[20].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[21].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~514_combout ;
wire \my_regfile|start2[24].reg32_2|start[22].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[26].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~516_combout ;
wire \my_regfile|start2[29].reg32_2|start[22].dff1|q~feeder_combout ;
wire \my_regfile|start2[29].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[30].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~518_combout ;
wire \my_regfile|start2[28].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[27].reg32_2|start[22].dff1|q~feeder_combout ;
wire \my_regfile|start2[27].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~517_combout ;
wire \my_regfile|start2[22].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[23].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~515_combout ;
wire \my_regfile|start5[0].trb2|out[22]~519_combout ;
wire \my_regfile|start5[0].trb2|out[22]~520_combout ;
wire \my_regfile|start2[31].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[2].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[1].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~502_combout ;
wire \my_regfile|start2[3].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[22].dff1|q~feeder_combout ;
wire \my_regfile|start2[4].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~503_combout ;
wire \my_regfile|start2[25].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~501_combout ;
wire \my_regfile|start2[11].reg32_2|start[22].dff1|q~feeder_combout ;
wire \my_regfile|start2[11].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[10].reg32_2|start[22].dff1|q~feeder_combout ;
wire \my_regfile|start2[10].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~506_combout ;
wire \my_regfile|start2[7].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[8].reg32_2|start[22].dff1|q~feeder_combout ;
wire \my_regfile|start2[8].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~505_combout ;
wire \my_regfile|start2[12].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~507_combout ;
wire \my_regfile|start2[5].reg32_2|start[22].dff1|q~feeder_combout ;
wire \my_regfile|start2[5].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[22]~504_combout ;
wire \my_regfile|start5[0].trb2|out[22]~508_combout ;
wire \my_regfile|start5[0].trb2|out[22]~509_combout ;
wire \my_regfile|start5[0].trb2|out[22]~521_combout ;
wire \my_regfile|start5[0].trb2|out[22]~766_combout ;
wire \my_regfile|start5[0].trb2|out[23]~767_combout ;
wire \my_processor|mux32_1|start[22].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~43 ;
wire \my_processor|alu_1|Add0~44_combout ;
wire \my_processor|mux32_8|start[22].mux0|or_1~2_combout ;
wire \my_processor|alu_1|ShiftLeft0~7_combout ;
wire \my_processor|alu_1|ShiftLeft0~8_combout ;
wire \my_processor|alu_1|ShiftLeft0~16_combout ;
wire \my_processor|alu_1|ShiftLeft0~21_combout ;
wire \my_processor|alu_1|ShiftLeft0~22_combout ;
wire \my_processor|alu_1|ShiftLeft0~31_combout ;
wire \my_processor|alu_1|ShiftLeft0~36_combout ;
wire \my_processor|alu_1|ShiftLeft0~47_combout ;
wire \my_processor|alu_1|ShiftLeft0~53_combout ;
wire \my_processor|alu_1|ShiftLeft0~54_combout ;
wire \my_processor|alu_1|ShiftLeft0~76_combout ;
wire \my_processor|alu_1|ShiftLeft0~79_combout ;
wire \my_processor|alu_1|ShiftLeft0~80_combout ;
wire \my_processor|alu_1|ShiftLeft0~64_combout ;
wire \my_processor|alu_1|ShiftLeft0~68_combout ;
wire \my_processor|alu_1|ShiftLeft0~81_combout ;
wire \my_processor|mux32_8|start[22].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftRight0~92_combout ;
wire \my_processor|alu_1|ShiftRight0~56_combout ;
wire \my_processor|alu_1|ShiftRight0~46_combout ;
wire \my_processor|alu_1|ShiftRight0~57_combout ;
wire \my_processor|alu_1|ShiftRight0~59_combout ;
wire \my_processor|alu_1|ShiftRight0~49_combout ;
wire \my_processor|alu_1|ShiftRight0~60_combout ;
wire \my_processor|alu_1|ShiftRight0~93_combout ;
wire \my_processor|alu_1|ShiftRight0~94_combout ;
wire \my_processor|mux32_8|start[22].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Add1~39 ;
wire \my_processor|alu_1|Add1~41 ;
wire \my_processor|alu_1|Add1~43 ;
wire \my_processor|alu_1|Add1~44_combout ;
wire \my_processor|mux32_8|start[22].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[22].mux0|or_1~4_combout ;
wire \my_processor|mux32_8|start[22].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[22].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[22].mux0|or_1~7_combout ;
wire \my_regfile|start2[13].reg32_2|start[22].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[22]~565_combout ;
wire \my_regfile|start4[0].trb1|out[22]~566_combout ;
wire \my_regfile|start4[0].trb1|out[22]~564_combout ;
wire \my_regfile|start4[0].trb1|out[22]~567_combout ;
wire \my_regfile|start4[0].trb1|out[22]~568_combout ;
wire \my_regfile|start4[0].trb1|out[22]~552_combout ;
wire \my_regfile|start4[0].trb1|out[22]~569_combout ;
wire \my_regfile|start4[0].trb1|out[22]~570_combout ;
wire \my_regfile|start4[0].trb1|out[22]~571_combout ;
wire \my_regfile|start4[0].trb1|out[22]~555_combout ;
wire \my_regfile|start4[0].trb1|out[22]~556_combout ;
wire \my_regfile|start4[0].trb1|out[22]~553_combout ;
wire \my_regfile|start4[0].trb1|out[22]~554_combout ;
wire \my_regfile|start4[0].trb1|out[22]~557_combout ;
wire \my_regfile|start4[0].trb1|out[22]~559_combout ;
wire \my_regfile|start4[0].trb1|out[22]~560_combout ;
wire \my_regfile|start4[0].trb1|out[22]~561_combout ;
wire \my_regfile|start4[0].trb1|out[22]~562_combout ;
wire \my_regfile|start4[0].trb1|out[22]~558_combout ;
wire \my_regfile|start4[0].trb1|out[22]~563_combout ;
wire \my_regfile|start4[0].trb1|out[22]~572_combout ;
wire \my_processor|alu_1|Add0~45 ;
wire \my_processor|alu_1|Add0~47 ;
wire \my_processor|alu_1|Add0~48_combout ;
wire \my_processor|alu_1|Selector29~6_combout ;
wire \my_regfile|start4[0].trb1|out[4]~156_combout ;
wire \my_regfile|start4[0].trb1|out[4]~157_combout ;
wire \my_regfile|start4[0].trb1|out[4]~158_combout ;
wire \my_regfile|start4[0].trb1|out[4]~159_combout ;
wire \my_regfile|start4[0].trb1|out[4]~160_combout ;
wire \my_regfile|start4[0].trb1|out[4]~154_combout ;
wire \my_regfile|start4[0].trb1|out[4]~153_combout ;
wire \my_regfile|start4[0].trb1|out[4]~151_combout ;
wire \my_regfile|start4[0].trb1|out[4]~152_combout ;
wire \my_regfile|start4[0].trb1|out[4]~155_combout ;
wire \my_regfile|start4[0].trb1|out[4]~161_combout ;
wire \my_processor|alu_1|ShiftLeft0~12_combout ;
wire \my_processor|alu_1|ShiftLeft0~11_combout ;
wire \my_processor|alu_1|ShiftLeft0~13_combout ;
wire \my_processor|alu_1|ShiftLeft0~27_combout ;
wire \my_processor|alu_1|ShiftLeft0~28_combout ;
wire \my_processor|alu_1|ShiftLeft0~29_combout ;
wire \my_processor|alu_1|ShiftLeft0~30_combout ;
wire \my_processor|alu_1|Selector24~0_combout ;
wire \my_processor|alu_1|ShiftLeft0~85_combout ;
wire \my_processor|alu_1|ShiftLeft0~82_combout ;
wire \my_processor|alu_1|ShiftLeft0~86_combout ;
wire \my_processor|alu_1|ShiftLeft0~73_combout ;
wire \my_processor|alu_1|ShiftLeft0~74_combout ;
wire \my_processor|mux32_8|start[24].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftLeft0~43_combout ;
wire \my_processor|alu_1|ShiftLeft0~44_combout ;
wire \my_processor|alu_1|ShiftLeft0~61_combout ;
wire \my_processor|alu_1|ShiftLeft0~62_combout ;
wire \my_processor|alu_1|ShiftLeft0~63_combout ;
wire \my_processor|mux32_8|start[24].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Add1~45 ;
wire \my_processor|alu_1|Add1~47 ;
wire \my_processor|alu_1|Add1~48_combout ;
wire \my_processor|alu_1|ShiftRight0~26_combout ;
wire \my_processor|alu_1|ShiftRight0~27_combout ;
wire \my_processor|alu_1|ShiftRight0~23_combout ;
wire \my_processor|alu_1|ShiftRight0~24_combout ;
wire \my_processor|alu_1|ShiftRight0~25_combout ;
wire \my_processor|alu_1|ShiftRight0~28_combout ;
wire \my_processor|alu_1|ShiftRight0~98_combout ;
wire \my_processor|mux32_8|start[24].mux0|or_1~2_combout ;
wire \my_processor|mux32_8|start[24].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[24].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[24].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[24].mux0|or_1~7_combout ;
wire \my_regfile|start2[31].reg32_2|start[24].dff1|q~feeder_combout ;
wire \my_regfile|start2[31].reg32_2|start[24].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[24]~544_combout ;
wire \my_regfile|start5[0].trb2|out[24]~543_combout ;
wire \my_regfile|start5[0].trb2|out[24]~545_combout ;
wire \my_regfile|start5[0].trb2|out[24]~549_combout ;
wire \my_regfile|start5[0].trb2|out[24]~548_combout ;
wire \my_regfile|start5[0].trb2|out[24]~547_combout ;
wire \my_regfile|start5[0].trb2|out[24]~546_combout ;
wire \my_regfile|start5[0].trb2|out[24]~550_combout ;
wire \my_regfile|start5[0].trb2|out[24]~551_combout ;
wire \my_regfile|start5[0].trb2|out[24]~555_combout ;
wire \my_regfile|start5[0].trb2|out[24]~556_combout ;
wire \my_regfile|start5[0].trb2|out[24]~552_combout ;
wire \my_regfile|start5[0].trb2|out[24]~553_combout ;
wire \my_regfile|start5[0].trb2|out[24]~554_combout ;
wire \my_regfile|start5[0].trb2|out[24]~559_combout ;
wire \my_regfile|start5[0].trb2|out[24]~557_combout ;
wire \my_regfile|start5[0].trb2|out[24]~560_combout ;
wire \my_regfile|start5[0].trb2|out[24]~558_combout ;
wire \my_regfile|start5[0].trb2|out[24]~561_combout ;
wire \my_regfile|start5[0].trb2|out[24]~562_combout ;
wire \my_regfile|start5[0].trb2|out[24]~563_combout ;
wire \my_regfile|start5[0].trb2|out[24]~768_combout ;
wire \my_processor|pc_counter1|pc_out~52_combout ;
wire \my_processor|pc_counter1|pc_out~53_combout ;
wire \my_processor|alu_2|Add0~23 ;
wire \my_processor|alu_2|Add0~25 ;
wire \my_processor|alu_2|Add0~27 ;
wire \my_processor|alu_2|Add0~29 ;
wire \my_processor|alu_2|Add0~31 ;
wire \my_processor|alu_2|Add0~33 ;
wire \my_processor|alu_2|Add0~35 ;
wire \my_processor|alu_2|Add0~37 ;
wire \my_processor|alu_2|Add0~39 ;
wire \my_processor|alu_2|Add0~41 ;
wire \my_processor|alu_2|Add0~43 ;
wire \my_processor|alu_2|Add0~45 ;
wire \my_processor|alu_2|Add0~47 ;
wire \my_processor|alu_2|Add0~48_combout ;
wire \my_processor|alu_3|Add0~49 ;
wire \my_processor|alu_3|Add0~50_combout ;
wire \my_processor|pc_counter1|pc_out~54_combout ;
wire \my_processor|pc_counter1|pc_out~55_combout ;
wire \my_processor|alu_2|Add0~49 ;
wire \my_processor|alu_2|Add0~50_combout ;
wire \my_processor|mux32_1|start[25].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~49 ;
wire \my_processor|alu_1|Add0~50_combout ;
wire \my_processor|alu_1|ShiftRight0~47_combout ;
wire \my_processor|alu_1|ShiftRight0~45_combout ;
wire \my_processor|alu_1|ShiftRight0~48_combout ;
wire \my_processor|alu_1|ShiftRight0~99_combout ;
wire \my_processor|alu_1|Add1~49 ;
wire \my_processor|alu_1|Add1~50_combout ;
wire \my_processor|alu_1|ShiftLeft0~77_combout ;
wire \my_processor|alu_1|ShiftLeft0~87_combout ;
wire \my_processor|alu_1|ShiftLeft0~88_combout ;
wire \my_processor|alu_1|ShiftLeft0~48_combout ;
wire \my_processor|alu_1|ShiftLeft0~65_combout ;
wire \my_processor|alu_1|ShiftLeft0~66_combout ;
wire \my_processor|mux32_8|start[25].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Selector30~3_combout ;
wire \my_processor|alu_1|ShiftLeft0~32_combout ;
wire \my_processor|alu_1|ShiftLeft0~17_combout ;
wire \my_processor|alu_1|ShiftLeft0~33_combout ;
wire \my_processor|alu_1|ShiftLeft0~34_combout ;
wire \my_processor|mux32_8|start[25].mux0|or_1~1_combout ;
wire \my_processor|mux32_8|start[25].mux0|or_1~2_combout ;
wire \my_processor|mux32_8|start[25].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[25].mux0|or_1~4_combout ;
wire \my_processor|mux32_8|start[25].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[25].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[25].mux0|or_1~7_combout ;
wire \my_regfile|start2[28].reg32_2|start[25].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[25]~367_combout ;
wire \my_regfile|start4[24].trb1|out[25]~0_combout ;
wire \my_regfile|start4[0].trb1|out[25]~368_combout ;
wire \my_regfile|start4[0].trb1|out[25]~362_combout ;
wire \my_regfile|start4[0].trb1|out[25]~364_combout ;
wire \my_regfile|start4[0].trb1|out[25]~365_combout ;
wire \my_regfile|start4[0].trb1|out[25]~363_combout ;
wire \my_regfile|start4[0].trb1|out[25]~366_combout ;
wire \my_regfile|start4[0].trb1|out[25]~369_combout ;
wire \my_regfile|start4[0].trb1|out[25]~370_combout ;
wire \my_regfile|start4[0].trb1|out[25]~371_combout ;
wire \my_regfile|start4[0].trb1|out[25]~377_combout ;
wire \my_regfile|start4[0].trb1|out[25]~379_combout ;
wire \my_regfile|start4[0].trb1|out[25]~380_combout ;
wire \my_regfile|start4[0].trb1|out[25]~378_combout ;
wire \my_regfile|start4[0].trb1|out[25]~375_combout ;
wire \my_regfile|start4[0].trb1|out[25]~374_combout ;
wire \my_regfile|start4[0].trb1|out[25]~373_combout ;
wire \my_regfile|start4[0].trb1|out[25]~372_combout ;
wire \my_regfile|start4[0].trb1|out[25]~376_combout ;
wire \my_regfile|start4[0].trb1|out[25]~381_combout ;
wire \my_regfile|start4[0].trb1|out[25]~382_combout ;
wire \my_processor|alu_1|Add0~51 ;
wire \my_processor|alu_1|Add0~52_combout ;
wire \my_processor|mux32_8|start[26].mux0|or_1~4_combout ;
wire \my_processor|alu_1|ShiftRight0~55_combout ;
wire \my_processor|alu_1|ShiftRight0~58_combout ;
wire \my_processor|alu_1|ShiftRight0~100_combout ;
wire \my_processor|mux32_8|start[26].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftLeft0~37_combout ;
wire \my_processor|alu_1|ShiftLeft0~38_combout ;
wire \my_processor|alu_1|ShiftLeft0~69_combout ;
wire \my_processor|mux32_8|start[26].mux0|or_1~1_combout ;
wire \my_processor|mux32_8|start[26].mux0|or_1~2_combout ;
wire \my_processor|alu_1|Add1~51 ;
wire \my_processor|alu_1|Add1~52_combout ;
wire \my_processor|mux32_8|start[26].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[26].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[26].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[26].mux0|or_1~7_combout ;
wire \my_regfile|start2[2].reg32_2|start[26].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[26]~586_combout ;
wire \my_regfile|start5[0].trb2|out[26]~587_combout ;
wire \my_regfile|start5[0].trb2|out[26]~585_combout ;
wire \my_regfile|start5[0].trb2|out[26]~589_combout ;
wire \my_regfile|start5[0].trb2|out[26]~590_combout ;
wire \my_regfile|start5[0].trb2|out[26]~588_combout ;
wire \my_regfile|start5[0].trb2|out[26]~591_combout ;
wire \my_regfile|start5[0].trb2|out[26]~592_combout ;
wire \my_regfile|start5[0].trb2|out[26]~593_combout ;
wire \my_regfile|start5[0].trb2|out[26]~597_combout ;
wire \my_regfile|start5[0].trb2|out[26]~598_combout ;
wire \my_regfile|start5[0].trb2|out[26]~595_combout ;
wire \my_regfile|start5[0].trb2|out[26]~594_combout ;
wire \my_regfile|start5[0].trb2|out[26]~596_combout ;
wire \my_regfile|start5[0].trb2|out[26]~601_combout ;
wire \my_regfile|start5[0].trb2|out[26]~599_combout ;
wire \my_regfile|start5[0].trb2|out[26]~600_combout ;
wire \my_regfile|start5[0].trb2|out[26]~602_combout ;
wire \my_regfile|start5[0].trb2|out[26]~603_combout ;
wire \my_regfile|start5[0].trb2|out[26]~604_combout ;
wire \my_regfile|start5[0].trb2|out[26]~605_combout ;
wire \my_regfile|start5[0].trb2|out[26]~770_combout ;
wire \my_processor|pc_counter1|pc_out~56_combout ;
wire \my_processor|alu_3|Add0~51 ;
wire \my_processor|alu_3|Add0~52_combout ;
wire \my_processor|pc_counter1|pc_out~57_combout ;
wire \my_processor|alu_2|Add0~51 ;
wire \my_processor|alu_2|Add0~52_combout ;
wire \my_processor|alu_3|Add0~53 ;
wire \my_processor|alu_3|Add0~54_combout ;
wire \my_processor|pc_counter1|pc_out[21]~58_combout ;
wire \my_processor|mux32_6|start[27].mux0|and_1~1_combout ;
wire \my_processor|mux32_6|start[27].mux0|and_1~2_combout ;
wire \my_processor|alu_2|Add0~53 ;
wire \my_processor|alu_2|Add0~54_combout ;
wire \my_processor|alu_1|ShiftLeft0~83_combout ;
wire \my_processor|alu_1|ShiftLeft0~93_combout ;
wire \my_processor|alu_1|ShiftLeft0~92_combout ;
wire \my_processor|alu_1|ShiftLeft0~94_combout ;
wire \my_processor|mux32_8|start[27].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[27].mux0|or_1~4_combout ;
wire \my_processor|alu_1|ShiftLeft0~23_combout ;
wire \my_processor|alu_1|ShiftLeft0~42_combout ;
wire \my_processor|mux32_8|start[27].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[27].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[27].mux0|or_1~7_combout ;
wire \my_processor|mux32_8|start[27].mux0|or_1~8_combout ;
wire \my_processor|mux32_1|start[27].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~53 ;
wire \my_processor|alu_1|Add0~54_combout ;
wire \my_processor|mux32_8|start[27].mux0|or_1~12_combout ;
wire \my_processor|alu_1|Add1~53 ;
wire \my_processor|alu_1|Add1~54_combout ;
wire \my_processor|alu_1|Selector4~0_combout ;
wire \my_processor|alu_1|Selector4~1_combout ;
wire \my_processor|mux32_8|start[27].mux0|or_1~9_combout ;
wire \my_processor|mux32_8|start[27].mux0|or_1~10_combout ;
wire \my_processor|mux32_8|start[27].mux0|or_1~11_combout ;
wire \my_regfile|start2[31].reg32_2|start[27].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[27]~341_combout ;
wire \my_regfile|start4[0].trb1|out[27]~354_combout ;
wire \my_regfile|start4[0].trb1|out[27]~353_combout ;
wire \my_regfile|start4[0].trb1|out[27]~355_combout ;
wire \my_regfile|start4[0].trb1|out[27]~356_combout ;
wire \my_regfile|start4[0].trb1|out[27]~357_combout ;
wire \my_regfile|start4[0].trb1|out[27]~358_combout ;
wire \my_regfile|start4[0].trb1|out[27]~359_combout ;
wire \my_regfile|start4[0].trb1|out[27]~360_combout ;
wire \my_regfile|start4[0].trb1|out[27]~347_combout ;
wire \my_regfile|start4[0].trb1|out[27]~348_combout ;
wire \my_regfile|start4[0].trb1|out[27]~343_combout ;
wire \my_regfile|start4[0].trb1|out[27]~342_combout ;
wire \my_regfile|start4[0].trb1|out[27]~344_combout ;
wire \my_regfile|start4[0].trb1|out[27]~345_combout ;
wire \my_regfile|start4[0].trb1|out[27]~346_combout ;
wire \my_regfile|start4[0].trb1|out[27]~349_combout ;
wire \my_regfile|start4[0].trb1|out[27]~350_combout ;
wire \my_regfile|start4[0].trb1|out[27]~351_combout ;
wire \my_regfile|start4[0].trb1|out[27]~352_combout ;
wire \my_regfile|start4[0].trb1|out[27]~361_combout ;
wire \my_processor|alu_1|Add0~55 ;
wire \my_processor|alu_1|Add0~56_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~4_combout ;
wire \my_processor|alu_1|ShiftRight0~101_combout ;
wire \my_processor|alu_1|ShiftLeft0~14_combout ;
wire \my_processor|alu_1|ShiftLeft0~45_combout ;
wire \my_processor|alu_1|ShiftLeft0~46_combout ;
wire \my_processor|alu_1|Selector29~0_combout ;
wire \my_processor|alu_1|ShiftLeft0~90_combout ;
wire \my_processor|alu_1|ShiftLeft0~75_combout ;
wire \my_processor|alu_1|ShiftLeft0~95_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~0_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~1_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~2_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~3_combout ;
wire \my_processor|alu_1|Add1~55 ;
wire \my_processor|alu_1|Add1~56_combout ;
wire \my_processor|mux32_2|start[28].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[28].mux0|or_1~0_combout ;
wire \my_processor|mux32_8|start[28].mux0|or_1~1_combout ;
wire \my_processor|mux32_8|start[28].mux0|or_1~2_combout ;
wire \my_regfile|start2[31].reg32_2|start[28].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[28]~628_combout ;
wire \my_regfile|start5[0].trb2|out[28]~629_combout ;
wire \my_regfile|start5[0].trb2|out[28]~627_combout ;
wire \my_regfile|start5[0].trb2|out[28]~630_combout ;
wire \my_regfile|start5[0].trb2|out[28]~632_combout ;
wire \my_regfile|start5[0].trb2|out[28]~631_combout ;
wire \my_regfile|start5[0].trb2|out[28]~633_combout ;
wire \my_regfile|start5[0].trb2|out[28]~634_combout ;
wire \my_regfile|start5[0].trb2|out[28]~635_combout ;
wire \my_regfile|start5[0].trb2|out[28]~640_combout ;
wire \my_regfile|start5[0].trb2|out[28]~639_combout ;
wire \my_regfile|start5[0].trb2|out[28]~637_combout ;
wire \my_regfile|start5[0].trb2|out[28]~636_combout ;
wire \my_regfile|start5[0].trb2|out[28]~638_combout ;
wire \my_regfile|start5[0].trb2|out[28]~644_combout ;
wire \my_regfile|start5[0].trb2|out[28]~642_combout ;
wire \my_regfile|start5[0].trb2|out[28]~643_combout ;
wire \my_regfile|start5[0].trb2|out[28]~641_combout ;
wire \my_regfile|start5[0].trb2|out[28]~645_combout ;
wire \my_regfile|start5[0].trb2|out[28]~646_combout ;
wire \my_regfile|start5[0].trb2|out[28]~647_combout ;
wire \my_regfile|start5[0].trb2|out[28]~772_combout ;
wire \my_processor|alu_3|Add0~55 ;
wire \my_processor|alu_3|Add0~56_combout ;
wire \my_processor|mux32_6|start[28].mux0|and_1~0_combout ;
wire \my_processor|mux32_6|start[28].mux0|and_1~1_combout ;
wire \my_processor|alu_2|Add0~55 ;
wire \my_processor|alu_2|Add0~56_combout ;
wire \my_processor|alu_3|Add0~57 ;
wire \my_processor|alu_3|Add0~58_combout ;
wire \my_processor|mux32_6|start[29].mux0|and_1~0_combout ;
wire \my_processor|mux32_6|start[29].mux0|and_1~1_combout ;
wire \my_processor|alu_2|Add0~57 ;
wire \my_processor|alu_2|Add0~58_combout ;
wire \my_processor|mux32_1|start[29].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~57 ;
wire \my_processor|alu_1|Add0~58_combout ;
wire \my_processor|mux32_8|start[29].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftRight0~102_combout ;
wire \my_processor|alu_1|ShiftLeft0~96_combout ;
wire \my_processor|mux32_2|start[29].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftLeft0~78_combout ;
wire \my_processor|mux32_2|start[29].mux0|or_1~1_combout ;
wire \my_processor|alu_1|ShiftLeft0~18_combout ;
wire \my_processor|alu_1|ShiftLeft0~49_combout ;
wire \my_processor|alu_1|ShiftLeft0~50_combout ;
wire \my_processor|mux32_8|start[29].mux0|or_1~1_combout ;
wire \my_processor|mux32_8|start[29].mux0|or_1~2_combout ;
wire \my_processor|alu_1|Add1~57 ;
wire \my_processor|alu_1|Add1~58_combout ;
wire \my_processor|mux32_8|start[29].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[29].mux0|or_1~4_combout ;
wire \my_processor|mux32_8|start[29].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[29].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[29].mux0|or_1~7_combout ;
wire \my_regfile|start2[3].reg32_2|start[29].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[29]~446_combout ;
wire \my_regfile|start4[0].trb1|out[29]~447_combout ;
wire \my_regfile|start4[0].trb1|out[29]~464_combout ;
wire \my_regfile|start4[0].trb1|out[29]~462_combout ;
wire \my_regfile|start4[0].trb1|out[29]~461_combout ;
wire \my_regfile|start4[0].trb1|out[29]~460_combout ;
wire \my_regfile|start4[0].trb1|out[29]~459_combout ;
wire \my_regfile|start4[0].trb1|out[29]~463_combout ;
wire \my_regfile|start4[0].trb1|out[29]~465_combout ;
wire \my_regfile|start4[0].trb1|out[29]~455_combout ;
wire \my_regfile|start4[0].trb1|out[29]~456_combout ;
wire \my_regfile|start4[0].trb1|out[29]~457_combout ;
wire \my_regfile|start4[0].trb1|out[29]~453_combout ;
wire \my_regfile|start4[0].trb1|out[29]~454_combout ;
wire \my_regfile|start4[0].trb1|out[29]~449_combout ;
wire \my_regfile|start4[0].trb1|out[29]~448_combout ;
wire \my_regfile|start4[0].trb1|out[29]~450_combout ;
wire \my_regfile|start4[0].trb1|out[29]~451_combout ;
wire \my_regfile|start4[0].trb1|out[29]~452_combout ;
wire \my_regfile|start4[0].trb1|out[29]~458_combout ;
wire \my_regfile|start4[0].trb1|out[29]~466_combout ;
wire \my_processor|alu_1|ShiftRight0~44_combout ;
wire \my_processor|alu_1|ShiftRight0~72_combout ;
wire \my_processor|alu_1|ShiftRight0~73_combout ;
wire \my_processor|alu_1|ShiftRight0~74_combout ;
wire \my_processor|alu_1|ShiftRight0~75_combout ;
wire \my_processor|alu_1|ShiftRight0~77_combout ;
wire \my_processor|alu_1|ShiftRight0~78_combout ;
wire \my_processor|mux32_8|start[19].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[19].mux0|or_1~7_combout ;
wire \my_processor|mux32_8|start[19].mux0|or_1~8_combout ;
wire \my_processor|mux32_8|start[19].mux0|or_1~9_combout ;
wire \my_processor|mux32_8|start[19].mux0|or_1~10_combout ;
wire \my_processor|mux32_8|start[19].mux0|or_1~11_combout ;
wire \my_processor|mux32_8|start[19].mux0|or_1~12_combout ;
wire \my_regfile|start2[25].reg32_2|start[19].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[19].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[19]~601_combout ;
wire \my_regfile|start4[0].trb1|out[19]~602_combout ;
wire \my_regfile|start4[0].trb1|out[19]~603_combout ;
wire \my_regfile|start4[0].trb1|out[19]~604_combout ;
wire \my_regfile|start4[0].trb1|out[19]~605_combout ;
wire \my_regfile|start4[0].trb1|out[19]~597_combout ;
wire \my_regfile|start4[0].trb1|out[19]~596_combout ;
wire \my_regfile|start4[0].trb1|out[19]~599_combout ;
wire \my_regfile|start4[0].trb1|out[19]~598_combout ;
wire \my_regfile|start4[0].trb1|out[19]~600_combout ;
wire \my_regfile|start4[0].trb1|out[19]~606_combout ;
wire \my_regfile|start4[0].trb1|out[19]~594_combout ;
wire \my_regfile|start4[0].trb1|out[19]~595_combout ;
wire \my_regfile|start4[0].trb1|out[19]~612_combout ;
wire \my_regfile|start4[0].trb1|out[19]~609_combout ;
wire \my_regfile|start4[0].trb1|out[19]~608_combout ;
wire \my_regfile|start4[0].trb1|out[19]~607_combout ;
wire \my_regfile|start4[0].trb1|out[19]~610_combout ;
wire \my_regfile|start4[0].trb1|out[19]~611_combout ;
wire \my_regfile|start4[0].trb1|out[19]~613_combout ;
wire \my_regfile|start4[0].trb1|out[19]~614_combout ;
wire \my_processor|alu_1|Add0~39 ;
wire \my_processor|alu_1|Add0~40_combout ;
wire \my_processor|alu_1|Add1~40_combout ;
wire \my_processor|mux32_8|start[20].mux0|or_1~2_combout ;
wire \my_processor|alu_1|ShiftLeft0~15_combout ;
wire \my_processor|mux32_8|start[20].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftRight0~84_combout ;
wire \my_processor|alu_1|ShiftRight0~30_combout ;
wire \my_processor|alu_1|ShiftRight0~29_combout ;
wire \my_processor|alu_1|ShiftRight0~31_combout ;
wire \my_processor|alu_1|ShiftRight0~85_combout ;
wire \my_processor|alu_1|ShiftRight0~86_combout ;
wire \my_processor|mux32_8|start[20].mux0|or_1~1_combout ;
wire \my_processor|mux32_8|start[20].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[20].mux0|or_1~4_combout ;
wire \my_regfile|start5[0].trb2|out[20]~764_combout ;
wire \my_regfile|start5[0].trb2|out[21]~765_combout ;
wire \my_processor|mux32_8|start[20].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[20].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[20].mux0|or_1~7_combout ;
wire \my_regfile|start2[31].reg32_2|start[20].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[20]~464_combout ;
wire \my_regfile|start5[0].trb2|out[20]~462_combout ;
wire \my_regfile|start5[0].trb2|out[20]~463_combout ;
wire \my_regfile|start5[0].trb2|out[20]~465_combout ;
wire \my_regfile|start5[0].trb2|out[20]~466_combout ;
wire \my_regfile|start5[0].trb2|out[20]~459_combout ;
wire \my_regfile|start5[0].trb2|out[20]~461_combout ;
wire \my_regfile|start5[0].trb2|out[20]~460_combout ;
wire \my_regfile|start5[0].trb2|out[20]~467_combout ;
wire \my_regfile|start5[0].trb2|out[20]~471_combout ;
wire \my_regfile|start5[0].trb2|out[20]~469_combout ;
wire \my_regfile|start5[0].trb2|out[20]~468_combout ;
wire \my_regfile|start5[0].trb2|out[20]~470_combout ;
wire \my_regfile|start5[0].trb2|out[20]~472_combout ;
wire \my_regfile|start5[0].trb2|out[20]~476_combout ;
wire \my_regfile|start5[0].trb2|out[20]~474_combout ;
wire \my_regfile|start5[0].trb2|out[20]~475_combout ;
wire \my_regfile|start5[0].trb2|out[20]~473_combout ;
wire \my_regfile|start5[0].trb2|out[20]~477_combout ;
wire \my_regfile|start5[0].trb2|out[20]~478_combout ;
wire \my_regfile|start5[0].trb2|out[20]~479_combout ;
wire \my_processor|mux32_1|start[20].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~41 ;
wire \my_processor|alu_1|Add0~42_combout ;
wire \my_processor|alu_1|Add1~42_combout ;
wire \my_processor|alu_1|ShiftLeft0~19_combout ;
wire \my_processor|mux32_8|start[21].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftRight0~88_combout ;
wire \my_processor|alu_1|ShiftRight0~50_combout ;
wire \my_processor|alu_1|ShiftRight0~89_combout ;
wire \my_processor|alu_1|ShiftRight0~90_combout ;
wire \my_processor|mux32_8|start[21].mux0|or_1~1_combout ;
wire \my_processor|mux32_8|start[21].mux0|or_1~2_combout ;
wire \my_processor|mux32_8|start[21].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[21].mux0|or_1~4_combout ;
wire \my_processor|mux32_8|start[21].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[21].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[21].mux0|or_1~7_combout ;
wire \my_regfile|start2[4].reg32_2|start[21].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[21]~539_combout ;
wire \my_regfile|decoder2|d4|d2|and4~combout ;
wire \my_regfile|start4[1].trb1|out[21]~1_combout ;
wire \my_regfile|start4[0].trb1|out[21]~538_combout ;
wire \my_regfile|start4[0].trb1|out[21]~537_combout ;
wire \my_regfile|start4[0].trb1|out[21]~536_combout ;
wire \my_regfile|start4[0].trb1|out[21]~540_combout ;
wire \my_regfile|start4[0].trb1|out[21]~547_combout ;
wire \my_regfile|start4[0].trb1|out[21]~548_combout ;
wire \my_regfile|start4[0].trb1|out[21]~549_combout ;
wire \my_regfile|start4[0].trb1|out[21]~546_combout ;
wire \my_regfile|start4[0].trb1|out[21]~543_combout ;
wire \my_regfile|start4[0].trb1|out[21]~541_combout ;
wire \my_regfile|start4[0].trb1|out[21]~544_combout ;
wire \my_regfile|start4[0].trb1|out[21]~542_combout ;
wire \my_regfile|start4[0].trb1|out[21]~545_combout ;
wire \my_regfile|start4[0].trb1|out[21]~550_combout ;
wire \my_regfile|start4[0].trb1|out[21]~534_combout ;
wire \my_regfile|start4[0].trb1|out[21]~532_combout ;
wire \my_regfile|start4[0].trb1|out[21]~533_combout ;
wire \my_regfile|start4[0].trb1|out[21]~531_combout ;
wire \my_regfile|start4[0].trb1|out[21]~535_combout ;
wire \my_regfile|start4[0].trb1|out[21]~551_combout ;
wire \my_processor|alu_1|ShiftRight0~61_combout ;
wire \my_processor|alu_1|ShiftRight0~76_combout ;
wire \my_processor|alu_1|ShiftRight0~95_combout ;
wire \my_processor|alu_1|ShiftRight0~96_combout ;
wire \my_processor|alu_1|Selector30~5_combout ;
wire \my_processor|alu_1|Selector30~17_combout ;
wire \my_processor|alu_1|ShiftLeft0~56_combout ;
wire \my_processor|alu_1|ShiftLeft0~59_combout ;
wire \my_processor|alu_1|ShiftLeft0~60_combout ;
wire \my_processor|mux32_8|start[15].mux0|or_1~0_combout ;
wire \my_processor|mux32_8|start[15].mux0|or_1~1_combout ;
wire \my_processor|mux32_8|start[15].mux0|or_1~2_combout ;
wire \my_processor|mux32_8|start[15].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[15].mux0|or_1~4_combout ;
wire \my_processor|mux32_8|start[15].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[15].mux0|or_1~6_combout ;
wire \my_regfile|start2[28].reg32_2|start[15].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[15]~179_combout ;
wire \my_regfile|start4[0].trb1|out[15]~178_combout ;
wire \my_regfile|start4[1].trb1|out[15]~0_combout ;
wire \my_regfile|start4[0].trb1|out[15]~180_combout ;
wire \my_regfile|start4[0].trb1|out[15]~181_combout ;
wire \my_regfile|start4[0].trb1|out[15]~182_combout ;
wire \my_regfile|start4[0].trb1|out[15]~175_combout ;
wire \my_regfile|start4[0].trb1|out[15]~173_combout ;
wire \my_regfile|start4[0].trb1|out[15]~176_combout ;
wire \my_regfile|start4[0].trb1|out[15]~174_combout ;
wire \my_regfile|start4[0].trb1|out[15]~177_combout ;
wire \my_regfile|start4[0].trb1|out[15]~188_combout ;
wire \my_regfile|start4[0].trb1|out[15]~189_combout ;
wire \my_regfile|start4[0].trb1|out[15]~190_combout ;
wire \my_regfile|start4[0].trb1|out[15]~191_combout ;
wire \my_regfile|start4[0].trb1|out[15]~185_combout ;
wire \my_regfile|start4[0].trb1|out[15]~184_combout ;
wire \my_regfile|start4[0].trb1|out[15]~186_combout ;
wire \my_regfile|start4[0].trb1|out[15]~183_combout ;
wire \my_regfile|start4[0].trb1|out[15]~187_combout ;
wire \my_regfile|start4[0].trb1|out[15]~192_combout ;
wire \my_regfile|start4[0].trb1|out[15]~193_combout ;
wire \my_processor|alu_1|Add0~31 ;
wire \my_processor|alu_1|Add0~32_combout ;
wire \my_processor|mux32_8|start[16].mux0|or_1~2_combout ;
wire \my_processor|alu_1|ShiftLeft0~4_combout ;
wire \my_processor|mux32_8|start[16].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftRight0~32_combout ;
wire \my_processor|alu_1|ShiftRight0~34_combout ;
wire \my_processor|alu_1|ShiftRight0~35_combout ;
wire \my_processor|alu_1|ShiftRight0~36_combout ;
wire \my_processor|mux32_8|start[16].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Add1~32_combout ;
wire \my_processor|mux32_8|start[16].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[16].mux0|or_1~4_combout ;
wire \my_regfile|start5[0].trb2|out[16]~760_combout ;
wire \my_regfile|start5[0].trb2|out[17]~761_combout ;
wire \my_processor|mux32_8|start[16].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[16].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[16].mux0|or_1~7_combout ;
wire \my_regfile|start2[31].reg32_2|start[16].dff1|q~feeder_combout ;
wire \my_regfile|start2[31].reg32_2|start[16].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[16]~388_combout ;
wire \my_regfile|start5[0].trb2|out[16]~387_combout ;
wire \my_regfile|start5[0].trb2|out[16]~384_combout ;
wire \my_regfile|start5[0].trb2|out[16]~385_combout ;
wire \my_regfile|start5[0].trb2|out[16]~386_combout ;
wire \my_regfile|start5[0].trb2|out[16]~391_combout ;
wire \my_regfile|start5[0].trb2|out[16]~390_combout ;
wire \my_regfile|start5[0].trb2|out[16]~389_combout ;
wire \my_regfile|start5[0].trb2|out[16]~392_combout ;
wire \my_regfile|start5[0].trb2|out[16]~393_combout ;
wire \my_regfile|start5[0].trb2|out[16]~394_combout ;
wire \my_regfile|start5[0].trb2|out[16]~376_combout ;
wire \my_regfile|start5[0].trb2|out[16]~375_combout ;
wire \my_regfile|start5[0].trb2|out[16]~377_combout ;
wire \my_regfile|start5[0].trb2|out[16]~381_combout ;
wire \my_regfile|start5[0].trb2|out[16]~380_combout ;
wire \my_regfile|start5[0].trb2|out[16]~378_combout ;
wire \my_regfile|start5[0].trb2|out[16]~379_combout ;
wire \my_regfile|start5[0].trb2|out[16]~382_combout ;
wire \my_regfile|start5[0].trb2|out[16]~383_combout ;
wire \my_regfile|start5[0].trb2|out[16]~395_combout ;
wire \my_processor|mux32_1|start[16].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~33 ;
wire \my_processor|alu_1|Add0~34_combout ;
wire \my_processor|alu_1|Add1~34_combout ;
wire \my_processor|alu_1|ShiftLeft0~97_combout ;
wire \my_processor|mux32_8|start[17].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftRight0~51_combout ;
wire \my_processor|alu_1|ShiftRight0~52_combout ;
wire \my_processor|alu_1|ShiftRight0~53_combout ;
wire \my_processor|alu_1|ShiftRight0~54_combout ;
wire \my_processor|mux32_8|start[17].mux0|or_1~1_combout ;
wire \my_processor|mux32_8|start[17].mux0|or_1~2_combout ;
wire \my_processor|mux32_8|start[17].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[17].mux0|or_1~4_combout ;
wire \my_processor|mux32_8|start[17].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[17].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[17].mux0|or_1~7_combout ;
wire \my_regfile|start2[19].reg32_2|start[17].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[17]~408_combout ;
wire \my_regfile|start5[0].trb2|out[17]~412_combout ;
wire \my_regfile|start5[0].trb2|out[17]~413_combout ;
wire \my_regfile|start5[0].trb2|out[17]~411_combout ;
wire \my_regfile|start5[0].trb2|out[17]~410_combout ;
wire \my_regfile|start5[0].trb2|out[17]~414_combout ;
wire \my_regfile|start5[0].trb2|out[17]~409_combout ;
wire \my_regfile|start5[0].trb2|out[17]~405_combout ;
wire \my_regfile|start5[0].trb2|out[17]~406_combout ;
wire \my_regfile|start5[0].trb2|out[17]~407_combout ;
wire \my_regfile|start5[0].trb2|out[17]~415_combout ;
wire \my_regfile|start5[0].trb2|out[17]~397_combout ;
wire \my_regfile|start5[0].trb2|out[17]~398_combout ;
wire \my_regfile|start5[0].trb2|out[17]~396_combout ;
wire \my_regfile|start5[0].trb2|out[17]~401_combout ;
wire \my_regfile|start5[0].trb2|out[17]~400_combout ;
wire \my_regfile|start5[0].trb2|out[17]~399_combout ;
wire \my_regfile|start5[0].trb2|out[17]~402_combout ;
wire \my_regfile|start5[0].trb2|out[17]~403_combout ;
wire \my_regfile|start5[0].trb2|out[17]~404_combout ;
wire \my_regfile|start5[0].trb2|out[17]~416_combout ;
wire \my_processor|mux32_1|start[17].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~35 ;
wire \my_processor|alu_1|Add0~36_combout ;
wire \my_processor|mux32_8|start[18].mux0|or_1~2_combout ;
wire \my_processor|alu_1|ShiftLeft0~98_combout ;
wire \my_processor|mux32_8|start[18].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftRight0~62_combout ;
wire \my_processor|alu_1|ShiftRight0~63_combout ;
wire \my_processor|alu_1|ShiftRight0~64_combout ;
wire \my_processor|mux32_8|start[18].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Add1~36_combout ;
wire \my_processor|mux32_8|start[18].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[18].mux0|or_1~4_combout ;
wire \my_processor|mux32_8|start[18].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[18].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[18].mux0|or_1~7_combout ;
wire \my_regfile|start2[29].reg32_2|start[18].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[18]~653_combout ;
wire \my_regfile|start4[0].trb1|out[18]~652_combout ;
wire \my_regfile|start4[0].trb1|out[18]~647_combout ;
wire \my_regfile|start4[0].trb1|out[18]~650_combout ;
wire \my_regfile|start4[0].trb1|out[18]~648_combout ;
wire \my_regfile|start4[0].trb1|out[18]~649_combout ;
wire \my_regfile|start4[0].trb1|out[18]~651_combout ;
wire \my_regfile|start4[0].trb1|out[18]~654_combout ;
wire \my_regfile|start4[0].trb1|out[18]~655_combout ;
wire \my_regfile|start4[0].trb1|out[18]~656_combout ;
wire \my_processor|alu_1|ShiftRight0~33_combout ;
wire \my_processor|alu_1|ShiftRight0~67_combout ;
wire \my_processor|alu_1|ShiftRight0~80_combout ;
wire \my_processor|alu_1|ShiftRight0~69_combout ;
wire \my_processor|alu_1|ShiftRight0~17_combout ;
wire \my_processor|alu_1|ShiftRight0~81_combout ;
wire \my_processor|alu_1|ShiftRight0~82_combout ;
wire \my_processor|alu_1|ShiftRight0~109_combout ;
wire \my_processor|alu_1|Selector20~0_combout ;
wire \my_processor|alu_1|Selector20~1_combout ;
wire \my_processor|alu_1|Selector20~2_combout ;
wire \my_processor|alu_1|Selector20~3_combout ;
wire \my_processor|alu_1|Selector20~4_combout ;
wire \my_processor|mux32_8|start[10].mux0|or_1~0_combout ;
wire \my_processor|mux32_8|start[10].mux0|or_1~1_combout ;
wire \my_regfile|start2[29].reg32_2|start[10].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[10]~300_combout ;
wire \my_regfile|start4[0].trb1|out[10]~299_combout ;
wire \my_regfile|start4[0].trb1|out[10]~317_combout ;
wire \my_regfile|start4[0].trb1|out[10]~312_combout ;
wire \my_regfile|start4[0].trb1|out[10]~314_combout ;
wire \my_regfile|start4[0].trb1|out[10]~315_combout ;
wire \my_regfile|start4[0].trb1|out[10]~313_combout ;
wire \my_regfile|start4[0].trb1|out[10]~316_combout ;
wire \my_regfile|start4[0].trb1|out[10]~318_combout ;
wire \my_regfile|start4[0].trb1|out[10]~306_combout ;
wire \my_regfile|start4[0].trb1|out[10]~307_combout ;
wire \my_regfile|start4[0].trb1|out[10]~303_combout ;
wire \my_regfile|start4[0].trb1|out[10]~301_combout ;
wire \my_regfile|start4[0].trb1|out[10]~302_combout ;
wire \my_regfile|start4[0].trb1|out[10]~304_combout ;
wire \my_regfile|start4[0].trb1|out[10]~305_combout ;
wire \my_regfile|start4[0].trb1|out[10]~308_combout ;
wire \my_regfile|start4[0].trb1|out[10]~309_combout ;
wire \my_regfile|start4[0].trb1|out[10]~310_combout ;
wire \my_regfile|start4[0].trb1|out[10]~311_combout ;
wire \my_regfile|start4[0].trb1|out[10]~319_combout ;
wire \my_processor|alu_1|Add0~20_combout ;
wire \my_processor|alu_1|Add1~20_combout ;
wire \my_processor|alu_1|Selector21~0_combout ;
wire \my_processor|alu_1|ShiftRight0~39_combout ;
wire \my_processor|alu_1|ShiftRight0~68_combout ;
wire \my_processor|alu_1|ShiftRight0~41_combout ;
wire \my_processor|alu_1|ShiftRight0~70_combout ;
wire \my_processor|alu_1|ShiftRight0~71_combout ;
wire \my_processor|alu_1|Selector21~1_combout ;
wire \my_processor|alu_1|Selector21~2_combout ;
wire \my_processor|alu_1|Selector21~3_combout ;
wire \my_processor|alu_1|Selector21~4_combout ;
wire \my_processor|alu_1|Selector21~5_combout ;
wire \my_processor|mux32_8|start[9].mux0|or_1~0_combout ;
wire \my_processor|mux32_8|start[9].mux0|or_1~1_combout ;
wire \my_regfile|start2[25].reg32_2|start[9].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[9].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[9]~278_combout ;
wire \my_regfile|start4[0].trb1|out[9]~285_combout ;
wire \my_regfile|start4[0].trb1|out[9]~284_combout ;
wire \my_regfile|start4[0].trb1|out[9]~286_combout ;
wire \my_regfile|start4[0].trb1|out[9]~287_combout ;
wire \my_regfile|start4[0].trb1|out[9]~293_combout ;
wire \my_regfile|start4[0].trb1|out[9]~294_combout ;
wire \my_regfile|start4[0].trb1|out[9]~295_combout ;
wire \my_regfile|start4[0].trb1|out[9]~296_combout ;
wire \my_regfile|start4[0].trb1|out[9]~290_combout ;
wire \my_regfile|start4[0].trb1|out[9]~291_combout ;
wire \my_regfile|start4[0].trb1|out[9]~289_combout ;
wire \my_regfile|start4[0].trb1|out[9]~288_combout ;
wire \my_regfile|start4[0].trb1|out[9]~292_combout ;
wire \my_regfile|start4[0].trb1|out[9]~297_combout ;
wire \my_regfile|start4[0].trb1|out[9]~279_combout ;
wire \my_regfile|start4[0].trb1|out[9]~281_combout ;
wire \my_regfile|start4[0].trb1|out[9]~280_combout ;
wire \my_regfile|start4[0].trb1|out[9]~282_combout ;
wire \my_regfile|start4[0].trb1|out[9]~283_combout ;
wire \my_regfile|start4[0].trb1|out[9]~298_combout ;
wire \my_processor|alu_1|Add0~18_combout ;
wire \my_processor|alu_1|Add1~18_combout ;
wire \my_processor|alu_1|ShiftRight0~40_combout ;
wire \my_processor|alu_1|ShiftRight0~19_combout ;
wire \my_processor|alu_1|ShiftRight0~42_combout ;
wire \my_processor|alu_1|ShiftRight0~43_combout ;
wire \my_processor|alu_1|Selector22~0_combout ;
wire \my_processor|alu_1|Selector22~1_combout ;
wire \my_processor|alu_1|Selector22~2_combout ;
wire \my_processor|alu_1|Selector22~3_combout ;
wire \my_processor|alu_1|Selector22~4_combout ;
wire \my_regfile|start5[0].trb2|out[13]~757_combout ;
wire \my_processor|alu_1|Add1~24_combout ;
wire \my_processor|mux32_8|start[12].mux0|or_1~2_combout ;
wire \my_processor|alu_1|ShiftRight0~83_combout ;
wire \my_processor|mux32_8|start[12].mux0|or_1~0_combout ;
wire \my_processor|mux32_8|start[12].mux0|or_1~1_combout ;
wire \my_processor|mux32_8|start[12].mux0|or_1~3_combout ;
wire \my_processor|alu_1|Add0~23 ;
wire \my_processor|alu_1|Add0~24_combout ;
wire \my_processor|mux32_8|start[12].mux0|or_1~4_combout ;
wire \my_processor|mux32_8|start[12].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[12].mux0|or_1~6_combout ;
wire \my_regfile|start2[31].reg32_2|start[12].dff1|q~feeder_combout ;
wire \my_regfile|start2[31].reg32_2|start[12].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[12]~236_combout ;
wire \my_regfile|start4[0].trb1|out[12]~244_combout ;
wire \my_regfile|start4[0].trb1|out[12]~243_combout ;
wire \my_regfile|start4[0].trb1|out[12]~246_combout ;
wire \my_regfile|start4[0].trb1|out[12]~245_combout ;
wire \my_regfile|start4[0].trb1|out[12]~247_combout ;
wire \my_regfile|start4[0].trb1|out[12]~241_combout ;
wire \my_regfile|start4[0].trb1|out[12]~238_combout ;
wire \my_regfile|start4[0].trb1|out[12]~239_combout ;
wire \my_regfile|start4[0].trb1|out[12]~240_combout ;
wire \my_regfile|start4[0].trb1|out[12]~242_combout ;
wire \my_regfile|start4[0].trb1|out[12]~248_combout ;
wire \my_regfile|start4[0].trb1|out[12]~237_combout ;
wire \my_regfile|start4[0].trb1|out[12]~254_combout ;
wire \my_regfile|start4[0].trb1|out[12]~249_combout ;
wire \my_regfile|start4[0].trb1|out[12]~252_combout ;
wire \my_regfile|start4[0].trb1|out[12]~250_combout ;
wire \my_regfile|start4[0].trb1|out[12]~251_combout ;
wire \my_regfile|start4[0].trb1|out[12]~253_combout ;
wire \my_regfile|start4[0].trb1|out[12]~255_combout ;
wire \my_regfile|start4[0].trb1|out[12]~256_combout ;
wire \my_processor|alu_1|Add0~25 ;
wire \my_processor|alu_1|Add0~27 ;
wire \my_processor|alu_1|Add0~28_combout ;
wire \my_processor|mux32_8|start[14].mux0|or_1~8_combout ;
wire \my_processor|alu_1|Add1~28_combout ;
wire \my_processor|alu_1|ShiftRight0~91_combout ;
wire \my_processor|alu_1|ShiftRight0~103_combout ;
wire \my_processor|alu_1|ShiftLeft0~51_combout ;
wire \my_processor|alu_1|ShiftLeft0~55_combout ;
wire \my_processor|mux32_8|start[14].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[14].mux0|or_1~7_combout ;
wire \my_processor|mux32_8|start[14].mux0|or_1~9_combout ;
wire \my_processor|mux32_8|start[14].mux0|or_1~10_combout ;
wire \my_processor|mux32_8|start[14].mux0|or_1~11_combout ;
wire \my_processor|mux32_8|start[14].mux0|or_1~12_combout ;
wire \my_regfile|start2[31].reg32_2|start[14].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[14]~333_combout ;
wire \my_regfile|start5[0].trb2|out[14]~334_combout ;
wire \my_regfile|start5[0].trb2|out[14]~338_combout ;
wire \my_regfile|start5[0].trb2|out[14]~339_combout ;
wire \my_regfile|start5[0].trb2|out[14]~337_combout ;
wire \my_regfile|start5[0].trb2|out[14]~336_combout ;
wire \my_regfile|start5[0].trb2|out[14]~340_combout ;
wire \my_regfile|start5[0].trb2|out[14]~335_combout ;
wire \my_regfile|start5[0].trb2|out[14]~341_combout ;
wire \my_regfile|start5[0].trb2|out[14]~345_combout ;
wire \my_regfile|start5[0].trb2|out[14]~346_combout ;
wire \my_regfile|start5[0].trb2|out[14]~350_combout ;
wire \my_regfile|start5[0].trb2|out[14]~349_combout ;
wire \my_regfile|start5[0].trb2|out[14]~347_combout ;
wire \my_regfile|start5[0].trb2|out[14]~348_combout ;
wire \my_regfile|start5[0].trb2|out[14]~351_combout ;
wire \my_regfile|start5[0].trb2|out[14]~343_combout ;
wire \my_regfile|start5[0].trb2|out[14]~342_combout ;
wire \my_regfile|start5[0].trb2|out[14]~344_combout ;
wire \my_regfile|start5[0].trb2|out[14]~352_combout ;
wire \my_regfile|start5[0].trb2|out[14]~353_combout ;
wire \my_regfile|start5[0].trb2|out[14]~758_combout ;
wire \my_processor|pc_counter1|pc_out~32_combout ;
wire \my_processor|pc_counter1|pc_out~33_combout ;
wire \my_processor|alu_2|Add0~28_combout ;
wire \my_processor|alu_3|Add0~29 ;
wire \my_processor|alu_3|Add0~30_combout ;
wire \my_processor|pc_counter1|pc_out~34_combout ;
wire \my_processor|pc_counter1|pc_out~35_combout ;
wire \my_processor|alu_2|Add0~30_combout ;
wire \my_processor|alu_3|Add0~31 ;
wire \my_processor|alu_3|Add0~32_combout ;
wire \my_processor|pc_counter1|pc_out~36_combout ;
wire \my_processor|pc_counter1|pc_out~37_combout ;
wire \my_processor|alu_2|Add0~32_combout ;
wire \my_processor|alu_3|Add0~33 ;
wire \my_processor|alu_3|Add0~34_combout ;
wire \my_processor|pc_counter1|pc_out~38_combout ;
wire \my_processor|pc_counter1|pc_out~39_combout ;
wire \my_processor|alu_2|Add0~34_combout ;
wire \my_processor|alu_3|Add0~35 ;
wire \my_processor|alu_3|Add0~36_combout ;
wire \my_processor|pc_counter1|pc_out~40_combout ;
wire \my_processor|pc_counter1|pc_out~41_combout ;
wire \my_processor|alu_2|Add0~36_combout ;
wire \my_processor|alu_3|Add0~37 ;
wire \my_processor|alu_3|Add0~38_combout ;
wire \my_processor|pc_counter1|pc_out~42_combout ;
wire \my_processor|pc_counter1|pc_out~43_combout ;
wire \my_processor|alu_2|Add0~38_combout ;
wire \my_processor|alu_3|Add0~39 ;
wire \my_processor|alu_3|Add0~40_combout ;
wire \my_processor|pc_counter1|pc_out~44_combout ;
wire \my_processor|pc_counter1|pc_out~45_combout ;
wire \my_processor|alu_2|Add0~40_combout ;
wire \my_processor|alu_3|Add0~41 ;
wire \my_processor|alu_3|Add0~42_combout ;
wire \my_processor|pc_counter1|pc_out~46_combout ;
wire \my_processor|pc_counter1|pc_out~47_combout ;
wire \my_processor|alu_2|Add0~42_combout ;
wire \my_processor|alu_3|Add0~43 ;
wire \my_processor|alu_3|Add0~44_combout ;
wire \my_processor|pc_counter1|pc_out~48_combout ;
wire \my_processor|pc_counter1|pc_out~49_combout ;
wire \my_processor|alu_2|Add0~44_combout ;
wire \my_processor|alu_3|Add0~45 ;
wire \my_processor|alu_3|Add0~46_combout ;
wire \my_processor|pc_counter1|pc_out~50_combout ;
wire \my_processor|pc_counter1|pc_out~51_combout ;
wire \my_processor|alu_2|Add0~46_combout ;
wire \my_processor|alu_1|Add0~46_combout ;
wire \my_processor|alu_1|ShiftLeft0~26_combout ;
wire \my_processor|alu_1|ShiftLeft0~84_combout ;
wire \my_processor|mux32_8|start[23].mux0|or_1~0_combout ;
wire \my_processor|alu_1|ShiftRight0~97_combout ;
wire \my_processor|mux32_8|start[23].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Add1~46_combout ;
wire \my_processor|mux32_8|start[23].mux0|or_1~2_combout ;
wire \my_processor|mux32_8|start[23].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[23].mux0|or_1~4_combout ;
wire \my_processor|mux32_8|start[23].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[23].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[23].mux0|or_1~7_combout ;
wire \my_regfile|start2[3].reg32_2|start[23].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[23]~510_combout ;
wire \my_regfile|start4[0].trb1|out[23]~511_combout ;
wire \my_regfile|start4[0].trb1|out[23]~519_combout ;
wire \my_regfile|start4[0].trb1|out[23]~520_combout ;
wire \my_regfile|start4[0].trb1|out[23]~521_combout ;
wire \my_regfile|start4[0].trb1|out[23]~517_combout ;
wire \my_regfile|start4[0].trb1|out[23]~518_combout ;
wire \my_regfile|start4[0].trb1|out[23]~514_combout ;
wire \my_regfile|start4[0].trb1|out[23]~512_combout ;
wire \my_regfile|start4[0].trb1|out[23]~513_combout ;
wire \my_regfile|start4[0].trb1|out[23]~515_combout ;
wire \my_regfile|start4[0].trb1|out[23]~516_combout ;
wire \my_regfile|start4[0].trb1|out[23]~522_combout ;
wire \my_regfile|start4[0].trb1|out[23]~528_combout ;
wire \my_regfile|start4[0].trb1|out[23]~525_combout ;
wire \my_regfile|start4[0].trb1|out[23]~524_combout ;
wire \my_regfile|start4[0].trb1|out[23]~523_combout ;
wire \my_regfile|start4[0].trb1|out[23]~526_combout ;
wire \my_regfile|start4[0].trb1|out[23]~527_combout ;
wire \my_regfile|start4[0].trb1|out[23]~529_combout ;
wire \my_regfile|start4[0].trb1|out[23]~530_combout ;
wire \my_processor|alu_1|ShiftLeft0~89_combout ;
wire \my_processor|alu_1|ShiftLeft0~91_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~1_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~2_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~3_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~4_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~6_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~7_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~8_combout ;
wire \my_processor|mux32_1|start[30].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~59 ;
wire \my_processor|alu_1|Add0~60_combout ;
wire \my_processor|alu_1|Selector1~0_combout ;
wire \my_processor|alu_1|Add1~59 ;
wire \my_processor|alu_1|Add1~60_combout ;
wire \my_processor|alu_1|Selector1~1_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~9_combout ;
wire \my_processor|mux32_2|start[30].mux0|or_1~10_combout ;
wire \my_processor|mux32_8|start[30].mux0|or_1~1_combout ;
wire \my_regfile|start2[25].reg32_2|start[30].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[30].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[30]~669_combout ;
wire \my_regfile|start5[0].trb2|out[30]~671_combout ;
wire \my_regfile|start5[0].trb2|out[30]~670_combout ;
wire \my_regfile|start5[0].trb2|out[30]~675_combout ;
wire \my_regfile|start5[0].trb2|out[30]~674_combout ;
wire \my_regfile|start5[0].trb2|out[30]~673_combout ;
wire \my_regfile|start5[0].trb2|out[30]~672_combout ;
wire \my_regfile|start5[0].trb2|out[30]~676_combout ;
wire \my_regfile|start5[0].trb2|out[30]~677_combout ;
wire \my_regfile|start5[0].trb2|out[30]~682_combout ;
wire \my_regfile|start5[0].trb2|out[30]~681_combout ;
wire \my_regfile|start5[0].trb2|out[30]~679_combout ;
wire \my_regfile|start5[0].trb2|out[30]~678_combout ;
wire \my_regfile|start5[0].trb2|out[30]~680_combout ;
wire \my_regfile|start5[0].trb2|out[30]~685_combout ;
wire \my_regfile|start5[0].trb2|out[30]~686_combout ;
wire \my_regfile|start5[0].trb2|out[30]~684_combout ;
wire \my_regfile|start5[0].trb2|out[30]~683_combout ;
wire \my_regfile|start5[0].trb2|out[30]~687_combout ;
wire \my_regfile|start5[0].trb2|out[30]~688_combout ;
wire \my_regfile|start5[0].trb2|out[30]~689_combout ;
wire \my_regfile|start5[0].trb2|out[30]~774_combout ;
wire \my_processor|alu_3|Add0~59 ;
wire \my_processor|alu_3|Add0~60_combout ;
wire \my_processor|mux32_6|start[30].mux0|and_1~0_combout ;
wire \my_processor|mux32_6|start[30].mux0|and_1~1_combout ;
wire \my_processor|alu_2|Add0~59 ;
wire \my_processor|alu_2|Add0~60_combout ;
wire \my_processor|alu_3|Add0~61 ;
wire \my_processor|alu_3|Add0~62_combout ;
wire \my_processor|mux32_6|start[31].mux0|and_1~0_combout ;
wire \my_processor|mux32_6|start[31].mux0|and_1~1_combout ;
wire \my_processor|alu_2|Add0~61 ;
wire \my_processor|alu_2|Add0~62_combout ;
wire \my_processor|mux32_8|start[31].mux0|or_1~11_combout ;
wire \my_processor|mux32_8|start[31].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[31].mux0|or_1~4_combout ;
wire \my_processor|mux32_8|start[31].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[31].mux0|or_1~6_combout ;
wire \my_processor|mux32_8|start[31].mux0|or_1~7_combout ;
wire \my_processor|alu_1|Add0~61 ;
wire \my_processor|alu_1|Add0~62_combout ;
wire \my_processor|alu_1|Selector0~0_combout ;
wire \my_processor|alu_1|Add1~61 ;
wire \my_processor|alu_1|Add1~62_combout ;
wire \my_processor|alu_1|Selector0~1_combout ;
wire \my_processor|mux32_8|start[31].mux0|or_1~8_combout ;
wire \my_processor|mux32_8|start[31].mux0|or_1~9_combout ;
wire \my_processor|mux32_8|start[31].mux0|or_1~10_combout ;
wire \my_regfile|start2[27].reg32_2|start[31].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[31]~706_combout ;
wire \my_regfile|start5[0].trb2|out[31]~707_combout ;
wire \my_regfile|start5[0].trb2|out[31]~704_combout ;
wire \my_regfile|start5[0].trb2|out[31]~705_combout ;
wire \my_regfile|start5[0].trb2|out[31]~708_combout ;
wire \my_regfile|start5[0].trb2|out[31]~703_combout ;
wire \my_regfile|start5[0].trb2|out[31]~700_combout ;
wire \my_regfile|start5[0].trb2|out[31]~699_combout ;
wire \my_regfile|start5[0].trb2|out[31]~701_combout ;
wire \my_regfile|start5[0].trb2|out[31]~702_combout ;
wire \my_regfile|start5[0].trb2|out[31]~709_combout ;
wire \my_regfile|start5[0].trb2|out[31]~691_combout ;
wire \my_regfile|start5[0].trb2|out[31]~694_combout ;
wire \my_regfile|start5[0].trb2|out[31]~695_combout ;
wire \my_regfile|start5[0].trb2|out[31]~696_combout ;
wire \my_regfile|start5[0].trb2|out[31]~693_combout ;
wire \my_regfile|start5[0].trb2|out[31]~697_combout ;
wire \my_regfile|start5[0].trb2|out[31]~692_combout ;
wire \my_regfile|start5[0].trb2|out[31]~690_combout ;
wire \my_regfile|start5[0].trb2|out[31]~698_combout ;
wire \my_regfile|start5[0].trb2|out[31]~710_combout ;
wire \my_processor|mux32_1|start[31].mux0|or_1~0_combout ;
wire \my_processor|alu_1|LessThan0~1_cout ;
wire \my_processor|alu_1|LessThan0~3_cout ;
wire \my_processor|alu_1|LessThan0~5_cout ;
wire \my_processor|alu_1|LessThan0~7_cout ;
wire \my_processor|alu_1|LessThan0~9_cout ;
wire \my_processor|alu_1|LessThan0~11_cout ;
wire \my_processor|alu_1|LessThan0~13_cout ;
wire \my_processor|alu_1|LessThan0~15_cout ;
wire \my_processor|alu_1|LessThan0~17_cout ;
wire \my_processor|alu_1|LessThan0~19_cout ;
wire \my_processor|alu_1|LessThan0~21_cout ;
wire \my_processor|alu_1|LessThan0~23_cout ;
wire \my_processor|alu_1|LessThan0~25_cout ;
wire \my_processor|alu_1|LessThan0~27_cout ;
wire \my_processor|alu_1|LessThan0~29_cout ;
wire \my_processor|alu_1|LessThan0~31_cout ;
wire \my_processor|alu_1|LessThan0~33_cout ;
wire \my_processor|alu_1|LessThan0~35_cout ;
wire \my_processor|alu_1|LessThan0~37_cout ;
wire \my_processor|alu_1|LessThan0~39_cout ;
wire \my_processor|alu_1|LessThan0~41_cout ;
wire \my_processor|alu_1|LessThan0~43_cout ;
wire \my_processor|alu_1|LessThan0~45_cout ;
wire \my_processor|alu_1|LessThan0~47_cout ;
wire \my_processor|alu_1|LessThan0~49_cout ;
wire \my_processor|alu_1|LessThan0~51_cout ;
wire \my_processor|alu_1|LessThan0~53_cout ;
wire \my_processor|alu_1|LessThan0~55_cout ;
wire \my_processor|alu_1|LessThan0~57_cout ;
wire \my_processor|alu_1|LessThan0~59_cout ;
wire \my_processor|alu_1|LessThan0~61_cout ;
wire \my_processor|alu_1|LessThan0~62_combout ;
wire \my_processor|pc_counter1|pc_out[21]~3_combout ;
wire \my_processor|pc_counter1|pc_out~28_combout ;
wire \my_processor|pc_counter1|pc_out~29_combout ;
wire \my_processor|alu_2|Add0~24_combout ;
wire \my_processor|alu_3|Add0~25 ;
wire \my_processor|alu_3|Add0~26_combout ;
wire \my_processor|pc_counter1|pc_out~30_combout ;
wire \my_processor|pc_counter1|pc_out~31_combout ;
wire \my_processor|alu_2|Add0~26_combout ;
wire \my_processor|alu_1|Add0~26_combout ;
wire \my_processor|alu_1|Add1~26_combout ;
wire \my_processor|alu_1|ShiftRight0~87_combout ;
wire \my_processor|mux32_8|start[13].mux0|or_1~0_combout ;
wire \my_processor|mux32_8|start[13].mux0|or_1~1_combout ;
wire \my_processor|mux32_8|start[13].mux0|or_1~2_combout ;
wire \my_processor|mux32_8|start[13].mux0|or_1~3_combout ;
wire \my_processor|mux32_8|start[13].mux0|or_1~4_combout ;
wire \my_processor|mux32_8|start[13].mux0|or_1~5_combout ;
wire \my_processor|mux32_8|start[13].mux0|or_1~6_combout ;
wire \my_regfile|start2[6].reg32_2|start[13].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[13]~206_combout ;
wire \my_regfile|start4[0].trb1|out[13]~209_combout ;
wire \my_regfile|start4[0].trb1|out[13]~208_combout ;
wire \my_regfile|start4[0].trb1|out[13]~207_combout ;
wire \my_regfile|start4[0].trb1|out[13]~210_combout ;
wire \my_regfile|start4[0].trb1|out[13]~212_combout ;
wire \my_regfile|start4[0].trb1|out[13]~211_combout ;
wire \my_regfile|start4[0].trb1|out[13]~213_combout ;
wire \my_regfile|start4[0].trb1|out[13]~194_combout ;
wire \my_regfile|start4[0].trb1|out[13]~202_combout ;
wire \my_regfile|start4[0].trb1|out[13]~203_combout ;
wire \my_regfile|start4[0].trb1|out[13]~204_combout ;
wire \my_regfile|start4[0].trb1|out[13]~201_combout ;
wire \my_regfile|start4[0].trb1|out[13]~200_combout ;
wire \my_regfile|start4[0].trb1|out[13]~195_combout ;
wire \my_regfile|start4[0].trb1|out[13]~196_combout ;
wire \my_regfile|start4[0].trb1|out[13]~197_combout ;
wire \my_regfile|start4[0].trb1|out[13]~198_combout ;
wire \my_regfile|start4[0].trb1|out[13]~199_combout ;
wire \my_regfile|start4[0].trb1|out[13]~205_combout ;
wire \my_regfile|start4[0].trb1|out[13]~214_combout ;
wire \my_processor|alu_1|ShiftRight0~16_combout ;
wire \my_processor|alu_1|ShiftRight0~18_combout ;
wire \my_processor|alu_1|ShiftRight0~20_combout ;
wire \my_processor|alu_1|ShiftRight0~21_combout ;
wire \my_processor|alu_1|ShiftRight0~22_combout ;
wire \my_processor|alu_1|Selector23~0_combout ;
wire \my_processor|alu_1|Selector23~1_combout ;
wire \my_processor|alu_1|Selector23~3_combout ;
wire \my_processor|alu_1|Selector23~4_combout ;
wire \my_regfile|start5[0].trb2|out[7]~751_combout ;
wire \my_processor|mux32_8|start[7].mux0|or_1~1_combout ;
wire \my_regfile|start2[25].reg32_2|start[7].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[7].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[7]~91_combout ;
wire \my_regfile|start4[0].trb1|out[7]~93_combout ;
wire \my_regfile|start4[0].trb1|out[7]~94_combout ;
wire \my_regfile|start4[0].trb1|out[7]~95_combout ;
wire \my_regfile|start4[0].trb1|out[7]~88_combout ;
wire \my_regfile|start4[0].trb1|out[7]~86_combout ;
wire \my_regfile|start4[0].trb1|out[7]~89_combout ;
wire \my_regfile|start4[0].trb1|out[7]~87_combout ;
wire \my_regfile|start4[0].trb1|out[7]~90_combout ;
wire \my_regfile|start4[0].trb1|out[7]~92_combout ;
wire \my_regfile|start4[0].trb1|out[7]~96_combout ;
wire \my_regfile|start4[0].trb1|out[7]~107_combout ;
wire \my_processor|alu_1|Add0~14_combout ;
wire \my_processor|alu_1|Add1~14_combout ;
wire \my_processor|alu_1|Selector24~1_combout ;
wire \my_processor|alu_1|Selector24~4_combout ;
wire \my_processor|alu_1|Selector24~5_combout ;
wire \my_processor|alu_1|ShiftRight0~108_combout ;
wire \my_processor|alu_1|ShiftRight0~79_combout ;
wire \my_processor|alu_1|Selector24~2_combout ;
wire \my_processor|alu_1|Selector24~3_combout ;
wire \my_processor|alu_1|Selector24~6_combout ;
wire \my_processor|alu_1|Selector24~7_combout ;
wire \my_processor|mux32_8|start[6].mux0|or_1~0_combout ;
wire \my_processor|mux32_8|start[6].mux0|or_1~1_combout ;
wire \my_regfile|start2[31].reg32_2|start[6].dff1|q~q ;
wire \my_regfile|start5[31].trb2|out[6]~4_combout ;
wire \my_regfile|start5[0].trb2|out[6]~139_combout ;
wire \my_regfile|start5[0].trb2|out[6]~138_combout ;
wire \my_regfile|start5[0].trb2|out[6]~137_combout ;
wire \my_regfile|start5[0].trb2|out[6]~140_combout ;
wire \my_regfile|start5[0].trb2|out[6]~141_combout ;
wire \my_regfile|start5[0].trb2|out[6]~133_combout ;
wire \my_regfile|start5[0].trb2|out[6]~135_combout ;
wire \my_regfile|start5[0].trb2|out[6]~134_combout ;
wire \my_regfile|start5[0].trb2|out[6]~136_combout ;
wire \my_regfile|start5[0].trb2|out[6]~145_combout ;
wire \my_regfile|start5[0].trb2|out[6]~143_combout ;
wire \my_regfile|start5[0].trb2|out[6]~142_combout ;
wire \my_regfile|start5[0].trb2|out[6]~144_combout ;
wire \my_regfile|start5[0].trb2|out[6]~146_combout ;
wire \my_regfile|start5[0].trb2|out[6]~149_combout ;
wire \my_regfile|start5[0].trb2|out[6]~147_combout ;
wire \my_regfile|start5[0].trb2|out[6]~148_combout ;
wire \my_regfile|start5[0].trb2|out[6]~150_combout ;
wire \my_regfile|start5[0].trb2|out[6]~151_combout ;
wire \my_regfile|start5[0].trb2|out[6]~152_combout ;
wire \my_regfile|start5[0].trb2|out[6]~153_combout ;
wire \my_processor|mux32_1|start[6].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~12_combout ;
wire \my_processor|alu_1|ShiftRight0~65_combout ;
wire \my_processor|alu_1|ShiftRight0~66_combout ;
wire \my_processor|alu_1|Selector25~0_combout ;
wire \my_processor|alu_1|Selector25~1_combout ;
wire \my_processor|alu_1|Add1~12_combout ;
wire \my_processor|alu_1|Selector25~2_combout ;
wire \my_processor|alu_1|Selector25~3_combout ;
wire \my_processor|alu_1|Selector25~4_combout ;
wire \my_processor|alu_1|Selector25~5_combout ;
wire \my_regfile|start5[0].trb2|out[5]~749_combout ;
wire \my_processor|mux32_8|start[5].mux0|or_1~1_combout ;
wire \my_regfile|start2[9].reg32_2|start[5].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[5]~130_combout ;
wire \my_regfile|start4[0].trb1|out[5]~132_combout ;
wire \my_regfile|start4[0].trb1|out[5]~131_combout ;
wire \my_regfile|start4[0].trb1|out[5]~133_combout ;
wire \my_regfile|start4[0].trb1|out[5]~134_combout ;
wire \my_regfile|start4[0].trb1|out[5]~137_combout ;
wire \my_regfile|start4[0].trb1|out[5]~138_combout ;
wire \my_regfile|start4[0].trb1|out[5]~139_combout ;
wire \my_regfile|start4[25].trb1|out[5]~1_combout ;
wire \my_regfile|start4[0].trb1|out[5]~135_combout ;
wire \my_regfile|start4[0].trb1|out[5]~136_combout ;
wire \my_regfile|start4[0].trb1|out[5]~145_combout ;
wire \my_regfile|start4[0].trb1|out[5]~146_combout ;
wire \my_regfile|start4[0].trb1|out[5]~147_combout ;
wire \my_regfile|start4[0].trb1|out[5]~148_combout ;
wire \my_regfile|start4[0].trb1|out[5]~140_combout ;
wire \my_regfile|start4[0].trb1|out[5]~141_combout ;
wire \my_regfile|start4[0].trb1|out[5]~142_combout ;
wire \my_regfile|start4[0].trb1|out[5]~143_combout ;
wire \my_regfile|start4[0].trb1|out[5]~144_combout ;
wire \my_regfile|start4[0].trb1|out[5]~149_combout ;
wire \my_regfile|start4[0].trb1|out[5]~150_combout ;
wire \my_processor|alu_1|Add0~10_combout ;
wire \my_processor|alu_1|Add1~10_combout ;
wire \my_processor|alu_1|Selector26~2_combout ;
wire \my_processor|alu_1|Selector26~3_combout ;
wire \my_processor|alu_1|ShiftRight0~37_combout ;
wire \my_processor|alu_1|ShiftRight0~107_combout ;
wire \my_processor|alu_1|ShiftRight0~38_combout ;
wire \my_processor|alu_1|Selector26~0_combout ;
wire \my_processor|alu_1|Selector26~1_combout ;
wire \my_processor|alu_1|Selector26~4_combout ;
wire \my_processor|alu_1|Selector26~5_combout ;
wire \my_processor|mux32_8|start[4].mux0|or_1~0_combout ;
wire \my_processor|mux32_8|start[4].mux0|or_1~1_combout ;
wire \my_regfile|start2[29].reg32_2|start[4].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[4]~168_combout ;
wire \my_regfile|start4[0].trb1|out[4]~165_combout ;
wire \my_regfile|start4[0].trb1|out[4]~164_combout ;
wire \my_regfile|start4[0].trb1|out[4]~163_combout ;
wire \my_regfile|start4[0].trb1|out[4]~162_combout ;
wire \my_regfile|start4[0].trb1|out[4]~166_combout ;
wire \my_regfile|start4[0].trb1|out[4]~167_combout ;
wire \my_regfile|start4[0].trb1|out[4]~169_combout ;
wire \my_regfile|start4[0].trb1|out[4]~170_combout ;
wire \my_regfile|start4[0].trb1|out[4]~171_combout ;
wire \my_regfile|start4[0].trb1|out[4]~172_combout ;
wire \my_processor|alu_1|Add0~8_combout ;
wire \my_processor|alu_1|Add1~8_combout ;
wire \my_processor|alu_1|Selector27~2_combout ;
wire \my_processor|alu_1|Selector27~3_combout ;
wire \my_processor|alu_1|ShiftRight0~14_combout ;
wire \my_processor|alu_1|ShiftRight0~105_combout ;
wire \my_processor|alu_1|ShiftRight0~15_combout ;
wire \my_processor|alu_1|Selector27~0_combout ;
wire \my_processor|alu_1|Selector27~1_combout ;
wire \my_processor|alu_1|Selector27~4_combout ;
wire \my_processor|alu_1|Selector27~5_combout ;
wire \my_regfile|start5[0].trb2|out[3]~747_combout ;
wire \my_processor|mux32_8|start[3].mux0|or_1~1_combout ;
wire \my_regfile|start2[31].reg32_2|start[3].dff1|q~feeder_combout ;
wire \my_regfile|start2[31].reg32_2|start[3].dff1|q~q ;
wire \my_regfile|start5[31].trb2|out[3]~2_combout ;
wire \my_regfile|start5[0].trb2|out[3]~85_combout ;
wire \my_regfile|start5[0].trb2|out[3]~88_combout ;
wire \my_regfile|start5[0].trb2|out[3]~87_combout ;
wire \my_regfile|start5[0].trb2|out[3]~86_combout ;
wire \my_regfile|start5[0].trb2|out[3]~89_combout ;
wire \my_regfile|start5[0].trb2|out[3]~80_combout ;
wire \my_regfile|start5[0].trb2|out[3]~79_combout ;
wire \my_regfile|start5[0].trb2|out[3]~81_combout ;
wire \my_regfile|decoder3|d4|d2|and4~4_combout ;
wire \my_regfile|start5[0].trb2|out[3]~82_combout ;
wire \my_regfile|start5[0].trb2|out[3]~83_combout ;
wire \my_regfile|start5[0].trb2|out[3]~84_combout ;
wire \my_regfile|start5[0].trb2|out[3]~70_combout ;
wire \my_regfile|start5[0].trb2|out[3]~72_combout ;
wire \my_regfile|start5[0].trb2|out[3]~71_combout ;
wire \my_regfile|start5[0].trb2|out[3]~75_combout ;
wire \my_regfile|start5[0].trb2|out[3]~74_combout ;
wire \my_regfile|start5[0].trb2|out[3]~76_combout ;
wire \my_regfile|start5[0].trb2|out[3]~73_combout ;
wire \my_regfile|start5[0].trb2|out[3]~77_combout ;
wire \my_regfile|start5[0].trb2|out[3]~78_combout ;
wire \my_regfile|start5[0].trb2|out[3]~90_combout ;
wire \my_processor|mux32_1|start[3].mux0|or_1~0_combout ;
wire \my_processor|alu_1|Add0~6_combout ;
wire \my_processor|alu_1|ShiftRight0~106_combout ;
wire \my_processor|alu_1|Selector28~0_combout ;
wire \my_processor|alu_1|Selector28~1_combout ;
wire \my_processor|alu_1|Selector29~5_combout ;
wire \my_processor|alu_1|Add1~6_combout ;
wire \my_processor|alu_1|Selector28~2_combout ;
wire \my_processor|alu_1|Selector28~3_combout ;
wire \my_processor|alu_1|Selector28~4_combout ;
wire \my_processor|alu_1|Selector28~5_combout ;
wire \my_processor|mux32_8|start[2].mux0|or_1~0_combout ;
wire \my_processor|mux32_8|start[2].mux0|or_1~1_combout ;
wire \my_regfile|start2[8].reg32_2|start[2].dff1|q~feeder_combout ;
wire \my_regfile|start2[8].reg32_2|start[2].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[2]~65_combout ;
wire \my_regfile|start4[0].trb1|out[2]~68_combout ;
wire \my_regfile|start4[0].trb1|out[2]~67_combout ;
wire \my_regfile|start4[0].trb1|out[2]~66_combout ;
wire \my_regfile|start4[0].trb1|out[2]~69_combout ;
wire \my_regfile|start4[25].trb1|out[2]~0_combout ;
wire \my_regfile|start4[0].trb1|out[2]~70_combout ;
wire \my_regfile|start4[0].trb1|out[2]~71_combout ;
wire \my_regfile|start4[0].trb1|out[2]~72_combout ;
wire \my_regfile|start4[0].trb1|out[2]~73_combout ;
wire \my_regfile|start4[0].trb1|out[2]~74_combout ;
wire \my_regfile|start4[0].trb1|out[2]~80_combout ;
wire \my_regfile|start4[0].trb1|out[2]~81_combout ;
wire \my_regfile|start4[0].trb1|out[2]~78_combout ;
wire \my_regfile|start4[0].trb1|out[2]~75_combout ;
wire \my_regfile|start4[0].trb1|out[2]~76_combout ;
wire \my_regfile|start4[0].trb1|out[2]~77_combout ;
wire \my_regfile|start4[0].trb1|out[2]~79_combout ;
wire \my_regfile|start4[0].trb1|out[2]~82_combout ;
wire \my_regfile|start4[0].trb1|out[2]~83_combout ;
wire \my_regfile|start4[0].trb1|out[2]~84_combout ;
wire \my_regfile|start4[0].trb1|out[2]~85_combout ;
wire \my_processor|alu_1|Add0~4_combout ;
wire \my_processor|alu_1|Selector29~11_combout ;
wire \my_processor|alu_1|Add1~4_combout ;
wire \my_processor|alu_1|Selector29~7_combout ;
wire \my_processor|alu_1|ShiftRight0~104_combout ;
wire \my_processor|alu_1|Selector29~2_combout ;
wire \my_processor|alu_1|Selector29~3_combout ;
wire \my_processor|alu_1|Selector29~8_combout ;
wire \my_processor|alu_1|Selector29~12_combout ;
wire \my_regfile|start5[0].trb2|out[1]~34_combout ;
wire \my_regfile|start5[0].trb2|out[1]~36_combout ;
wire \my_regfile|start5[0].trb2|out[1]~37_combout ;
wire \my_regfile|start5[0].trb2|out[1]~35_combout ;
wire \my_regfile|start5[0].trb2|out[1]~38_combout ;
wire \my_regfile|start5[0].trb2|out[1]~39_combout ;
wire \my_regfile|start5[17].trb2|out[1]~0_combout ;
wire \my_regfile|start5[14].trb2|out[1]~0_combout ;
wire \my_regfile|start5[15].trb2|out[1]~0_combout ;
wire \my_regfile|start5[0].trb2|out[1]~40_combout ;
wire \my_regfile|start5[0].trb2|out[1]~42_combout ;
wire \my_regfile|start5[0].trb2|out[1]~41_combout ;
wire \my_regfile|start5[0].trb2|out[1]~44_combout ;
wire \my_regfile|start5[0].trb2|out[1]~45_combout ;
wire \my_regfile|start5[0].trb2|out[1]~43_combout ;
wire \my_regfile|start5[0].trb2|out[1]~46_combout ;
wire \my_regfile|start5[0].trb2|out[1]~47_combout ;
wire \my_regfile|start5[0].trb2|out[1]~48_combout ;
wire \my_regfile|start5[31].trb2|out[1]~1_combout ;
wire \my_regfile|start5[0].trb2|out[1]~744_combout ;
wire \my_regfile|start5[0].trb2|out[1]~745_combout ;
wire \my_processor|mux32_8|start[1].mux0|or_1~1_combout ;
wire \my_regfile|start2[25].reg32_2|start[1].dff1|q~q ;
wire \my_regfile|start5[0].trb2|out[1]~30_combout ;
wire \my_regfile|start5[0].trb2|out[1]~32_combout ;
wire \my_regfile|start5[0].trb2|out[1]~31_combout ;
wire \my_regfile|start5[0].trb2|out[1]~33_combout ;
wire \my_processor|mux32_1|start[1].mux0|or_1~0_combout ;
wire \my_processor|mux32_1|start[1].mux0|or_1~1_combout ;
wire \my_processor|alu_1|Add0~2_combout ;
wire \my_processor|alu_1|Add1~2_combout ;
wire \my_processor|alu_1|Selector30~2_combout ;
wire \my_processor|alu_1|Selector30~10_combout ;
wire \my_processor|alu_1|Selector30~11_combout ;
wire \my_processor|alu_1|Selector30~12_combout ;
wire \my_processor|alu_1|Selector30~13_combout ;
wire \my_processor|alu_1|Selector30~14_combout ;
wire \my_processor|alu_1|Selector30~15_combout ;
wire \my_processor|alu_1|Selector30~16_combout ;
wire \my_processor|mux32_8|start[0].mux0|or_1~0_combout ;
wire \my_processor|mux32_8|start[0].mux0|or_1~1_combout ;
wire \my_regfile|start2[23].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[22].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~0_combout ;
wire \my_regfile|start2[7].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[6].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[6].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~12_combout ;
wire \my_regfile|start2[21].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[19].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[19].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~15_combout ;
wire \my_regfile|start2[15].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[15].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[14].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[14].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~14_combout ;
wire \my_regfile|start2[13].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[11].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~13_combout ;
wire \my_regfile|start4[0].trb1|out[0]~16_combout ;
wire \my_regfile|start2[26].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[26].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[28].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[28].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~7_combout ;
wire \my_regfile|start2[2].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[4].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[4].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[5].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~9_combout ;
wire \my_regfile|start2[1].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~8_combout ;
wire \my_regfile|start4[0].trb1|out[0]~10_combout ;
wire \my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[24].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[25].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[25].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~6_combout ;
wire \my_regfile|start2[10].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[12].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[12].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~2_combout ;
wire \my_regfile|start2[20].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[20].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[18].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~4_combout ;
wire \my_regfile|start2[16].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[17].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~3_combout ;
wire \my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[8].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[9].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~1_combout ;
wire \my_regfile|start4[0].trb1|out[0]~5_combout ;
wire \my_regfile|start4[0].trb1|out[0]~11_combout ;
wire \my_regfile|start2[30].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[3].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[31].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~18_combout ;
wire \my_regfile|start2[27].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start2[29].reg32_2|start[0].dff1|q~feeder_combout ;
wire \my_regfile|start2[29].reg32_2|start[0].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[0]~17_combout ;
wire \my_regfile|start4[0].trb1|out[0]~19_combout ;
wire \my_regfile|start4[0].trb1|out[0]~20_combout ;
wire \my_processor|alu_1|Add0~0_combout ;
wire \my_processor|alu_1|Selector31~4_combout ;
wire \my_processor|alu_1|Add1~0_combout ;
wire \my_processor|alu_1|Selector31~0_combout ;
wire \my_processor|alu_1|Selector31~1_combout ;
wire \my_processor|alu_1|Selector31~2_combout ;
wire \my_processor|alu_1|Selector31~3_combout ;
wire \my_processor|alu_1|Selector31~5_combout ;
wire \my_processor|alu_1|Selector31~6_combout ;
wire \my_processor|mux32_8|start[8].mux0|or_1~2_combout ;
wire \my_processor|mux32_8|start[8].mux0|or_1~3_combout ;
wire \my_regfile|start2[3].reg32_2|start[8].dff1|q~q ;
wire \my_regfile|start4[0].trb1|out[8]~320_combout ;
wire \my_regfile|start4[0].trb1|out[8]~337_combout ;
wire \my_regfile|start4[0].trb1|out[8]~338_combout ;
wire \my_regfile|start4[0].trb1|out[8]~339_combout ;
wire \my_regfile|start4[0].trb1|out[8]~335_combout ;
wire \my_regfile|start4[0].trb1|out[8]~332_combout ;
wire \my_regfile|start4[0].trb1|out[8]~333_combout ;
wire \my_regfile|start4[0].trb1|out[8]~334_combout ;
wire \my_regfile|start4[0].trb1|out[8]~336_combout ;
wire \my_regfile|start4[0].trb1|out[8]~327_combout ;
wire \my_regfile|start4[0].trb1|out[8]~326_combout ;
wire \my_regfile|start4[0].trb1|out[8]~328_combout ;
wire \my_regfile|start4[0].trb1|out[8]~329_combout ;
wire \my_regfile|start4[0].trb1|out[8]~330_combout ;
wire \my_regfile|start4[0].trb1|out[8]~322_combout ;
wire \my_regfile|start4[0].trb1|out[8]~324_combout ;
wire \my_regfile|start4[0].trb1|out[8]~321_combout ;
wire \my_regfile|start4[0].trb1|out[8]~323_combout ;
wire \my_regfile|start4[0].trb1|out[8]~325_combout ;
wire \my_regfile|start4[0].trb1|out[8]~331_combout ;
wire \my_regfile|start4[0].trb1|out[8]~340_combout ;
wire \my_processor|alu_1|Equal0~5_combout ;
wire \my_processor|alu_1|Equal0~8_combout ;
wire \my_processor|alu_1|Equal0~7_combout ;
wire \my_processor|alu_1|Equal0~6_combout ;
wire \my_processor|alu_1|Equal0~9_combout ;
wire \my_processor|alu_1|Equal0~10_combout ;
wire \my_processor|alu_1|Equal0~12_combout ;
wire \my_processor|alu_1|Equal0~13_combout ;
wire \my_processor|alu_1|Equal0~11_combout ;
wire \my_processor|alu_1|Equal0~14_combout ;
wire \my_processor|alu_1|Equal0~2_combout ;
wire \my_processor|alu_1|Equal0~3_combout ;
wire \my_processor|alu_1|Equal0~1_combout ;
wire \my_processor|alu_1|Equal0~0_combout ;
wire \my_processor|alu_1|Equal0~4_combout ;
wire \my_processor|alu_1|Equal0~15_combout ;
wire \my_processor|alu_1|Equal0~18_combout ;
wire \my_processor|alu_1|Equal0~16_combout ;
wire \my_processor|alu_1|Equal0~17_combout ;
wire \my_processor|alu_1|Equal0~19_combout ;
wire \my_processor|alu_1|Equal0~20_combout ;
wire \my_processor|or_~1_combout ;
wire \my_processor|pc_counter1|pc_out[21]~59_combout ;
wire \my_processor|pc_counter1|pc_out~26_combout ;
wire \my_processor|pc_counter1|pc_out~27_combout ;
wire \my_processor|alu_3|Add0~20_combout ;
wire \my_processor|pc_counter1|pc_out~24_combout ;
wire \my_processor|pc_counter1|pc_out~25_combout ;
wire \my_processor|alu_3|Add0~18_combout ;
wire \my_processor|pc_counter1|pc_out~22_combout ;
wire \my_processor|pc_counter1|pc_out~23_combout ;
wire \my_processor|alu_3|Add0~16_combout ;
wire \my_processor|pc_counter1|pc_out~20_combout ;
wire \my_processor|pc_counter1|pc_out~21_combout ;
wire \my_processor|alu_3|Add0~14_combout ;
wire \my_processor|pc_counter1|pc_out~18_combout ;
wire \my_processor|pc_counter1|pc_out~19_combout ;
wire \my_processor|alu_3|Add0~12_combout ;
wire \my_processor|pc_counter1|pc_out~16_combout ;
wire \my_processor|pc_counter1|pc_out~17_combout ;
wire \my_processor|alu_3|Add0~10_combout ;
wire \my_processor|pc_counter1|pc_out~14_combout ;
wire \my_processor|pc_counter1|pc_out~15_combout ;
wire \my_processor|alu_3|Add0~8_combout ;
wire \my_processor|pc_counter1|pc_out~12_combout ;
wire \my_processor|pc_counter1|pc_out~13_combout ;
wire \my_processor|alu_3|Add0~6_combout ;
wire \my_processor|pc_counter1|pc_out~10_combout ;
wire \my_processor|pc_counter1|pc_out~11_combout ;
wire \my_processor|alu_3|Add0~4_combout ;
wire \my_processor|pc_counter1|pc_out~8_combout ;
wire \my_processor|pc_counter1|pc_out~9_combout ;
wire \my_processor|alu_3|Add0~2_combout ;
wire \my_processor|pc_counter1|pc_out~6_combout ;
wire \my_processor|pc_counter1|pc_out~7_combout ;
wire \my_processor|alu_3|Add0~0_combout ;
wire \my_processor|pc_counter1|pc_out~4_combout ;
wire \my_processor|pc_counter1|pc_out~5_combout ;
wire \my_processor|mux5_1|start[2].mux0|or_1~0_combout ;
wire \my_regfile|decoder3|d5|d2|and3~0_combout ;
wire \my_regfile|start5[0].trb2|out[0]~6_combout ;
wire \my_regfile|start5[0].trb2|out[0]~7_combout ;
wire \my_regfile|start5[0].trb2|out[0]~8_combout ;
wire \my_regfile|start5[0].trb2|out[0]~9_combout ;
wire \my_regfile|start5[0].trb2|out[0]~10_combout ;
wire \my_regfile|start5[0].trb2|out[0]~11_combout ;
wire \my_regfile|start5[0].trb2|out[0]~12_combout ;
wire \my_regfile|start5[0].trb2|out[0]~13_combout ;
wire \my_regfile|start5[0].trb2|out[0]~14_combout ;
wire \my_regfile|start5[31].trb2|out[0]~0_combout ;
wire \my_regfile|start5[0].trb2|out[0]~16_combout ;
wire \my_regfile|start5[0].trb2|out[0]~17_combout ;
wire \my_regfile|start5[0].trb2|out[0]~19_combout ;
wire \my_regfile|start5[0].trb2|out[0]~18_combout ;
wire \my_regfile|start5[0].trb2|out[0]~15_combout ;
wire \my_regfile|start5[0].trb2|out[0]~20_combout ;
wire \my_regfile|start5[0].trb2|out[0]~22_combout ;
wire \my_regfile|start5[0].trb2|out[0]~23_combout ;
wire \my_regfile|start5[0].trb2|out[0]~24_combout ;
wire \my_regfile|start5[0].trb2|out[0]~21_combout ;
wire \my_regfile|start5[0].trb2|out[0]~25_combout ;
wire \my_regfile|start5[0].trb2|out[0]~26_combout ;
wire \my_regfile|start5[0].trb2|out[9]~755_combout ;
wire \my_processor|mux5_2|start[3].mux0|and_1~2_combout ;
wire \my_processor|mux5_2|start[4].mux0|and_1~2_combout ;
wire [31:0] \my_processor|pc_counter1|pc_out ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_dmem|altsyncram_component|auto_generated|q_a ;

wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [0] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [1] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [2] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [3] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [4] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [5] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [6] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [7] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [8] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [9] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [10] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [11] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [12] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [13] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [14] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [15] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [16] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [17] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [18] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [19] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [20] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [21] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [22] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [23] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [24] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [25] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [26] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [27] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [28] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [29] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [30] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [31] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \data[0]~output (
	.i(\my_regfile|start5[0].trb2|out[0]~26_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \data[1]~output (
	.i(\my_regfile|start5[0].trb2|out[1]~744_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \data[2]~output (
	.i(\my_regfile|start5[0].trb2|out[2]~69_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \data[3]~output (
	.i(\my_regfile|start5[0].trb2|out[3]~90_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \data[4]~output (
	.i(\my_regfile|start5[0].trb2|out[4]~111_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \data[5]~output (
	.i(\my_regfile|start5[0].trb2|out[5]~132_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \data[6]~output (
	.i(\my_regfile|start5[0].trb2|out[6]~153_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \data[7]~output (
	.i(\my_regfile|start5[0].trb2|out[7]~174_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \data[8]~output (
	.i(\my_regfile|start5[0].trb2|out[8]~195_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \data[9]~output (
	.i(\my_regfile|start5[0].trb2|out[9]~755_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \data[10]~output (
	.i(\my_regfile|start5[0].trb2|out[10]~237_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \data[11]~output (
	.i(\my_regfile|start5[0].trb2|out[11]~258_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \data[12]~output (
	.i(\my_regfile|start5[0].trb2|out[12]~311_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \data[13]~output (
	.i(\my_regfile|start5[0].trb2|out[13]~332_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \data[14]~output (
	.i(\my_regfile|start5[0].trb2|out[14]~353_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \data[15]~output (
	.i(\my_regfile|start5[0].trb2|out[15]~374_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \data[16]~output (
	.i(\my_regfile|start5[0].trb2|out[16]~395_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \data[17]~output (
	.i(\my_regfile|start5[0].trb2|out[17]~416_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \data[18]~output (
	.i(\my_regfile|start5[0].trb2|out[18]~437_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \data[19]~output (
	.i(\my_regfile|start5[0].trb2|out[19]~458_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \data[20]~output (
	.i(\my_regfile|start5[0].trb2|out[20]~479_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \data[21]~output (
	.i(\my_regfile|start5[0].trb2|out[21]~500_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \data[22]~output (
	.i(\my_regfile|start5[0].trb2|out[22]~521_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \data[23]~output (
	.i(\my_regfile|start5[0].trb2|out[23]~542_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \data[24]~output (
	.i(\my_regfile|start5[0].trb2|out[24]~563_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \data[25]~output (
	.i(\my_regfile|start5[0].trb2|out[25]~584_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \data[26]~output (
	.i(\my_regfile|start5[0].trb2|out[26]~605_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \data[27]~output (
	.i(\my_regfile|start5[0].trb2|out[27]~626_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \data[28]~output (
	.i(\my_regfile|start5[0].trb2|out[28]~647_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \data[29]~output (
	.i(\my_regfile|start5[0].trb2|out[29]~668_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \data[30]~output (
	.i(\my_regfile|start5[0].trb2|out[30]~689_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \data[31]~output (
	.i(\my_regfile|start5[0].trb2|out[31]~710_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \data_readRegA[0]~output (
	.i(\my_regfile|start4[0].trb1|out[0]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[0]~output .bus_hold = "false";
defparam \data_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \data_readRegA[1]~output (
	.i(\my_regfile|start4[0].trb1|out[1]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[1]~output .bus_hold = "false";
defparam \data_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \data_readRegA[2]~output (
	.i(\my_regfile|start4[0].trb1|out[2]~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[2]~output .bus_hold = "false";
defparam \data_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \data_readRegA[3]~output (
	.i(\my_regfile|start4[0].trb1|out[3]~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[3]~output .bus_hold = "false";
defparam \data_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \data_readRegA[4]~output (
	.i(\my_regfile|start4[0].trb1|out[4]~172_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[4]~output .bus_hold = "false";
defparam \data_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \data_readRegA[5]~output (
	.i(\my_regfile|start4[0].trb1|out[5]~150_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[5]~output .bus_hold = "false";
defparam \data_readRegA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \data_readRegA[6]~output (
	.i(\my_regfile|start4[0].trb1|out[6]~129_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[6]~output .bus_hold = "false";
defparam \data_readRegA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \data_readRegA[7]~output (
	.i(\my_regfile|start4[0].trb1|out[7]~107_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[7]~output .bus_hold = "false";
defparam \data_readRegA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \data_readRegA[8]~output (
	.i(\my_regfile|start4[0].trb1|out[8]~340_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[8]~output .bus_hold = "false";
defparam \data_readRegA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \data_readRegA[9]~output (
	.i(\my_regfile|start4[0].trb1|out[9]~298_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[9]~output .bus_hold = "false";
defparam \data_readRegA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \data_readRegA[10]~output (
	.i(\my_regfile|start4[0].trb1|out[10]~319_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[10]~output .bus_hold = "false";
defparam \data_readRegA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \data_readRegA[11]~output (
	.i(\my_regfile|start4[0].trb1|out[11]~277_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[11]~output .bus_hold = "false";
defparam \data_readRegA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \data_readRegA[12]~output (
	.i(\my_regfile|start4[0].trb1|out[12]~256_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[12]~output .bus_hold = "false";
defparam \data_readRegA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \data_readRegA[13]~output (
	.i(\my_regfile|start4[0].trb1|out[13]~214_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[13]~output .bus_hold = "false";
defparam \data_readRegA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \data_readRegA[14]~output (
	.i(\my_regfile|start4[0].trb1|out[14]~235_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[14]~output .bus_hold = "false";
defparam \data_readRegA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \data_readRegA[15]~output (
	.i(\my_regfile|start4[0].trb1|out[15]~193_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[15]~output .bus_hold = "false";
defparam \data_readRegA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \data_readRegA[16]~output (
	.i(\my_regfile|start4[0].trb1|out[16]~677_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[16]~output .bus_hold = "false";
defparam \data_readRegA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \data_readRegA[17]~output (
	.i(\my_regfile|start4[0].trb1|out[17]~635_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[17]~output .bus_hold = "false";
defparam \data_readRegA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \data_readRegA[18]~output (
	.i(\my_regfile|start4[0].trb1|out[18]~678_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[18]~output .bus_hold = "false";
defparam \data_readRegA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \data_readRegA[19]~output (
	.i(\my_regfile|start4[0].trb1|out[19]~614_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[19]~output .bus_hold = "false";
defparam \data_readRegA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \data_readRegA[20]~output (
	.i(\my_regfile|start4[0].trb1|out[20]~593_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[20]~output .bus_hold = "false";
defparam \data_readRegA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \data_readRegA[21]~output (
	.i(\my_regfile|start4[0].trb1|out[21]~551_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[21]~output .bus_hold = "false";
defparam \data_readRegA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \data_readRegA[22]~output (
	.i(\my_regfile|start4[0].trb1|out[22]~572_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[22]~output .bus_hold = "false";
defparam \data_readRegA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \data_readRegA[23]~output (
	.i(\my_regfile|start4[0].trb1|out[23]~530_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[23]~output .bus_hold = "false";
defparam \data_readRegA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \data_readRegA[24]~output (
	.i(\my_regfile|start4[0].trb1|out[24]~424_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[24]~output .bus_hold = "false";
defparam \data_readRegA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \data_readRegA[25]~output (
	.i(\my_regfile|start4[0].trb1|out[25]~382_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[25]~output .bus_hold = "false";
defparam \data_readRegA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \data_readRegA[26]~output (
	.i(\my_regfile|start4[0].trb1|out[26]~403_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[26]~output .bus_hold = "false";
defparam \data_readRegA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \data_readRegA[27]~output (
	.i(\my_regfile|start4[0].trb1|out[27]~361_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[27]~output .bus_hold = "false";
defparam \data_readRegA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \data_readRegA[28]~output (
	.i(\my_regfile|start4[0].trb1|out[28]~509_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[28]~output .bus_hold = "false";
defparam \data_readRegA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \data_readRegA[29]~output (
	.i(\my_regfile|start4[0].trb1|out[29]~466_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[29]~output .bus_hold = "false";
defparam \data_readRegA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \data_readRegA[30]~output (
	.i(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[30]~output .bus_hold = "false";
defparam \data_readRegA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \data_readRegA[31]~output (
	.i(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[31]~output .bus_hold = "false";
defparam \data_readRegA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \data_readRegB[0]~output (
	.i(\my_regfile|start5[0].trb2|out[0]~26_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[0]~output .bus_hold = "false";
defparam \data_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \data_readRegB[1]~output (
	.i(\my_regfile|start5[0].trb2|out[1]~744_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[1]~output .bus_hold = "false";
defparam \data_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \data_readRegB[2]~output (
	.i(\my_regfile|start5[0].trb2|out[2]~69_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[2]~output .bus_hold = "false";
defparam \data_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \data_readRegB[3]~output (
	.i(\my_regfile|start5[0].trb2|out[3]~90_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[3]~output .bus_hold = "false";
defparam \data_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \data_readRegB[4]~output (
	.i(\my_regfile|start5[0].trb2|out[4]~111_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[4]~output .bus_hold = "false";
defparam \data_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \data_readRegB[5]~output (
	.i(\my_regfile|start5[0].trb2|out[5]~132_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[5]~output .bus_hold = "false";
defparam \data_readRegB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \data_readRegB[6]~output (
	.i(\my_regfile|start5[0].trb2|out[6]~153_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[6]~output .bus_hold = "false";
defparam \data_readRegB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \data_readRegB[7]~output (
	.i(\my_regfile|start5[0].trb2|out[7]~174_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[7]~output .bus_hold = "false";
defparam \data_readRegB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \data_readRegB[8]~output (
	.i(\my_regfile|start5[0].trb2|out[8]~195_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[8]~output .bus_hold = "false";
defparam \data_readRegB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \data_readRegB[9]~output (
	.i(\my_regfile|start5[0].trb2|out[9]~755_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[9]~output .bus_hold = "false";
defparam \data_readRegB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \data_readRegB[10]~output (
	.i(\my_regfile|start5[0].trb2|out[10]~237_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[10]~output .bus_hold = "false";
defparam \data_readRegB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \data_readRegB[11]~output (
	.i(\my_regfile|start5[0].trb2|out[11]~258_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[11]~output .bus_hold = "false";
defparam \data_readRegB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \data_readRegB[12]~output (
	.i(\my_regfile|start5[0].trb2|out[12]~311_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[12]~output .bus_hold = "false";
defparam \data_readRegB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \data_readRegB[13]~output (
	.i(\my_regfile|start5[0].trb2|out[13]~332_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[13]~output .bus_hold = "false";
defparam \data_readRegB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \data_readRegB[14]~output (
	.i(\my_regfile|start5[0].trb2|out[14]~353_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[14]~output .bus_hold = "false";
defparam \data_readRegB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \data_readRegB[15]~output (
	.i(\my_regfile|start5[0].trb2|out[15]~374_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[15]~output .bus_hold = "false";
defparam \data_readRegB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \data_readRegB[16]~output (
	.i(\my_regfile|start5[0].trb2|out[16]~395_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[16]~output .bus_hold = "false";
defparam \data_readRegB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \data_readRegB[17]~output (
	.i(\my_regfile|start5[0].trb2|out[17]~416_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[17]~output .bus_hold = "false";
defparam \data_readRegB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \data_readRegB[18]~output (
	.i(\my_regfile|start5[0].trb2|out[18]~437_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[18]~output .bus_hold = "false";
defparam \data_readRegB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \data_readRegB[19]~output (
	.i(\my_regfile|start5[0].trb2|out[19]~458_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[19]~output .bus_hold = "false";
defparam \data_readRegB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \data_readRegB[20]~output (
	.i(\my_regfile|start5[0].trb2|out[20]~479_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[20]~output .bus_hold = "false";
defparam \data_readRegB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \data_readRegB[21]~output (
	.i(\my_regfile|start5[0].trb2|out[21]~500_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[21]~output .bus_hold = "false";
defparam \data_readRegB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \data_readRegB[22]~output (
	.i(\my_regfile|start5[0].trb2|out[22]~521_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[22]~output .bus_hold = "false";
defparam \data_readRegB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \data_readRegB[23]~output (
	.i(\my_regfile|start5[0].trb2|out[23]~542_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[23]~output .bus_hold = "false";
defparam \data_readRegB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \data_readRegB[24]~output (
	.i(\my_regfile|start5[0].trb2|out[24]~563_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[24]~output .bus_hold = "false";
defparam \data_readRegB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \data_readRegB[25]~output (
	.i(\my_regfile|start5[0].trb2|out[25]~584_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[25]~output .bus_hold = "false";
defparam \data_readRegB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \data_readRegB[26]~output (
	.i(\my_regfile|start5[0].trb2|out[26]~605_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[26]~output .bus_hold = "false";
defparam \data_readRegB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \data_readRegB[27]~output (
	.i(\my_regfile|start5[0].trb2|out[27]~626_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[27]~output .bus_hold = "false";
defparam \data_readRegB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \data_readRegB[28]~output (
	.i(\my_regfile|start5[0].trb2|out[28]~647_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[28]~output .bus_hold = "false";
defparam \data_readRegB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \data_readRegB[29]~output (
	.i(\my_regfile|start5[0].trb2|out[29]~668_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[29]~output .bus_hold = "false";
defparam \data_readRegB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \data_readRegB[30]~output (
	.i(\my_regfile|start5[0].trb2|out[30]~689_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[30]~output .bus_hold = "false";
defparam \data_readRegB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \data_readRegB[31]~output (
	.i(\my_regfile|start5[0].trb2|out[31]~710_combout ),
	.oe(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[31]~output .bus_hold = "false";
defparam \data_readRegB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \imem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \dmem_clock~output (
	.i(!\frediv_1|out_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \processor_clock~output (
	.i(!\frediv_2|out_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \regfile_clock~output (
	.i(!\frediv_2|out_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|pc_counter1|pc_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|pc_counter1|pc_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|pc_counter1|pc_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|pc_counter1|pc_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|pc_counter1|pc_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|pc_counter1|pc_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|pc_counter1|pc_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|pc_counter1|pc_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|pc_counter1|pc_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|pc_counter1|pc_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|pc_counter1|pc_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|pc_counter1|pc_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \q_imem[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[0]~output .bus_hold = "false";
defparam \q_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \q_imem[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[1]~output .bus_hold = "false";
defparam \q_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \q_imem[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[2]~output .bus_hold = "false";
defparam \q_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \q_imem[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[3]~output .bus_hold = "false";
defparam \q_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \q_imem[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[4]~output .bus_hold = "false";
defparam \q_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \q_imem[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[5]~output .bus_hold = "false";
defparam \q_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \q_imem[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[6]~output .bus_hold = "false";
defparam \q_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \q_imem[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[7]~output .bus_hold = "false";
defparam \q_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \q_imem[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[8]~output .bus_hold = "false";
defparam \q_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \q_imem[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[9]~output .bus_hold = "false";
defparam \q_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \q_imem[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[10]~output .bus_hold = "false";
defparam \q_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \q_imem[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[11]~output .bus_hold = "false";
defparam \q_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \q_imem[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[12]~output .bus_hold = "false";
defparam \q_imem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \q_imem[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[13]~output .bus_hold = "false";
defparam \q_imem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \q_imem[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[14]~output .bus_hold = "false";
defparam \q_imem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \q_imem[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[15]~output .bus_hold = "false";
defparam \q_imem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \q_imem[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[16]~output .bus_hold = "false";
defparam \q_imem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \q_imem[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[17]~output .bus_hold = "false";
defparam \q_imem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \q_imem[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[18]~output .bus_hold = "false";
defparam \q_imem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \q_imem[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[19]~output .bus_hold = "false";
defparam \q_imem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \q_imem[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[20]~output .bus_hold = "false";
defparam \q_imem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \q_imem[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[21]~output .bus_hold = "false";
defparam \q_imem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \q_imem[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[22]~output .bus_hold = "false";
defparam \q_imem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \q_imem[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[23]~output .bus_hold = "false";
defparam \q_imem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \q_imem[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[24]~output .bus_hold = "false";
defparam \q_imem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \q_imem[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[25]~output .bus_hold = "false";
defparam \q_imem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \q_imem[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[26]~output .bus_hold = "false";
defparam \q_imem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \q_imem[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[27]~output .bus_hold = "false";
defparam \q_imem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \q_imem[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[28]~output .bus_hold = "false";
defparam \q_imem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \q_imem[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[29]~output .bus_hold = "false";
defparam \q_imem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \q_imem[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[30]~output .bus_hold = "false";
defparam \q_imem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \q_imem[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[31]~output .bus_hold = "false";
defparam \q_imem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \address_dmem[0]~output (
	.i(\my_processor|alu_1|Selector31~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[0]~output .bus_hold = "false";
defparam \address_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \address_dmem[1]~output (
	.i(\my_processor|alu_1|Selector30~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[1]~output .bus_hold = "false";
defparam \address_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \address_dmem[2]~output (
	.i(\my_processor|alu_1|Selector29~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[2]~output .bus_hold = "false";
defparam \address_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \address_dmem[3]~output (
	.i(\my_processor|alu_1|Selector28~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[3]~output .bus_hold = "false";
defparam \address_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \address_dmem[4]~output (
	.i(\my_processor|alu_1|Selector27~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[4]~output .bus_hold = "false";
defparam \address_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \address_dmem[5]~output (
	.i(\my_processor|alu_1|Selector26~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[5]~output .bus_hold = "false";
defparam \address_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \address_dmem[6]~output (
	.i(\my_processor|alu_1|Selector25~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[6]~output .bus_hold = "false";
defparam \address_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \address_dmem[7]~output (
	.i(\my_processor|alu_1|Selector24~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[7]~output .bus_hold = "false";
defparam \address_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \address_dmem[8]~output (
	.i(\my_processor|alu_1|Selector23~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[8]~output .bus_hold = "false";
defparam \address_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \address_dmem[9]~output (
	.i(\my_processor|alu_1|Selector22~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[9]~output .bus_hold = "false";
defparam \address_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \address_dmem[10]~output (
	.i(\my_processor|alu_1|Selector21~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[10]~output .bus_hold = "false";
defparam \address_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \address_dmem[11]~output (
	.i(\my_processor|alu_1|Selector20~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[11]~output .bus_hold = "false";
defparam \address_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \wren~output (
	.i(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \q_dmem[0]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[0]~output .bus_hold = "false";
defparam \q_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \q_dmem[1]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[1]~output .bus_hold = "false";
defparam \q_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \q_dmem[2]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[2]~output .bus_hold = "false";
defparam \q_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \q_dmem[3]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[3]~output .bus_hold = "false";
defparam \q_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \q_dmem[4]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[4]~output .bus_hold = "false";
defparam \q_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \q_dmem[5]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[5]~output .bus_hold = "false";
defparam \q_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \q_dmem[6]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[6]~output .bus_hold = "false";
defparam \q_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \q_dmem[7]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[7]~output .bus_hold = "false";
defparam \q_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \q_dmem[8]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[8]~output .bus_hold = "false";
defparam \q_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \q_dmem[9]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[9]~output .bus_hold = "false";
defparam \q_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \q_dmem[10]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[10]~output .bus_hold = "false";
defparam \q_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \q_dmem[11]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[11]~output .bus_hold = "false";
defparam \q_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \q_dmem[12]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[12]~output .bus_hold = "false";
defparam \q_dmem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \q_dmem[13]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[13]~output .bus_hold = "false";
defparam \q_dmem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \q_dmem[14]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[14]~output .bus_hold = "false";
defparam \q_dmem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \q_dmem[15]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[15]~output .bus_hold = "false";
defparam \q_dmem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \q_dmem[16]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[16]~output .bus_hold = "false";
defparam \q_dmem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \q_dmem[17]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[17]~output .bus_hold = "false";
defparam \q_dmem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \q_dmem[18]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[18]~output .bus_hold = "false";
defparam \q_dmem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \q_dmem[19]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[19]~output .bus_hold = "false";
defparam \q_dmem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \q_dmem[20]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[20]~output .bus_hold = "false";
defparam \q_dmem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \q_dmem[21]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[21]~output .bus_hold = "false";
defparam \q_dmem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \q_dmem[22]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[22]~output .bus_hold = "false";
defparam \q_dmem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \q_dmem[23]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[23]~output .bus_hold = "false";
defparam \q_dmem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \q_dmem[24]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[24]~output .bus_hold = "false";
defparam \q_dmem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \q_dmem[25]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[25]~output .bus_hold = "false";
defparam \q_dmem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \q_dmem[26]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[26]~output .bus_hold = "false";
defparam \q_dmem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \q_dmem[27]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[27]~output .bus_hold = "false";
defparam \q_dmem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \q_dmem[28]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[28]~output .bus_hold = "false";
defparam \q_dmem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \q_dmem[29]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[29]~output .bus_hold = "false";
defparam \q_dmem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \q_dmem[30]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[30]~output .bus_hold = "false";
defparam \q_dmem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \q_dmem[31]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[31]~output .bus_hold = "false";
defparam \q_dmem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \ctrl_writeEnable~output (
	.i(\my_processor|or_5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable~output .bus_hold = "false";
defparam \ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\my_processor|mux5_4|start[0].mux0|or_1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\my_processor|mux5_4|start[1].mux0|or_1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(!\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(!\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(!\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\my_processor|mux5_2|start[3].mux0|and_1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\my_processor|mux5_2|start[4].mux0|and_1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \reg1[0]~output (
	.i(\my_regfile|start2[1].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[0]~output .bus_hold = "false";
defparam \reg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \reg1[1]~output (
	.i(\my_regfile|start2[1].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[1]~output .bus_hold = "false";
defparam \reg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \reg1[2]~output (
	.i(\my_regfile|start2[1].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[2]~output .bus_hold = "false";
defparam \reg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \reg1[3]~output (
	.i(\my_regfile|start2[1].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[3]~output .bus_hold = "false";
defparam \reg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \reg1[4]~output (
	.i(\my_regfile|start2[1].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[4]~output .bus_hold = "false";
defparam \reg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \reg1[5]~output (
	.i(\my_regfile|start2[1].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[5]~output .bus_hold = "false";
defparam \reg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \reg1[6]~output (
	.i(\my_regfile|start2[1].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[6]~output .bus_hold = "false";
defparam \reg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \reg1[7]~output (
	.i(\my_regfile|start2[1].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[7]~output .bus_hold = "false";
defparam \reg1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \reg1[8]~output (
	.i(\my_regfile|start2[1].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[8]~output .bus_hold = "false";
defparam \reg1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \reg1[9]~output (
	.i(\my_regfile|start2[1].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[9]~output .bus_hold = "false";
defparam \reg1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \reg1[10]~output (
	.i(\my_regfile|start2[1].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[10]~output .bus_hold = "false";
defparam \reg1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \reg1[11]~output (
	.i(\my_regfile|start2[1].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[11]~output .bus_hold = "false";
defparam \reg1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \reg1[12]~output (
	.i(\my_regfile|start2[1].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[12]~output .bus_hold = "false";
defparam \reg1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \reg1[13]~output (
	.i(\my_regfile|start2[1].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[13]~output .bus_hold = "false";
defparam \reg1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \reg1[14]~output (
	.i(\my_regfile|start2[1].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[14]~output .bus_hold = "false";
defparam \reg1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \reg1[15]~output (
	.i(\my_regfile|start2[1].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[15]~output .bus_hold = "false";
defparam \reg1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \reg1[16]~output (
	.i(\my_regfile|start2[1].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[16]~output .bus_hold = "false";
defparam \reg1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \reg1[17]~output (
	.i(\my_regfile|start2[1].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[17]~output .bus_hold = "false";
defparam \reg1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \reg1[18]~output (
	.i(\my_regfile|start2[1].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[18]~output .bus_hold = "false";
defparam \reg1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \reg1[19]~output (
	.i(\my_regfile|start2[1].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[19]~output .bus_hold = "false";
defparam \reg1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \reg1[20]~output (
	.i(\my_regfile|start2[1].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[20]~output .bus_hold = "false";
defparam \reg1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \reg1[21]~output (
	.i(\my_regfile|start2[1].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[21]~output .bus_hold = "false";
defparam \reg1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \reg1[22]~output (
	.i(\my_regfile|start2[1].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[22]~output .bus_hold = "false";
defparam \reg1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \reg1[23]~output (
	.i(\my_regfile|start2[1].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[23]~output .bus_hold = "false";
defparam \reg1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \reg1[24]~output (
	.i(\my_regfile|start2[1].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[24]~output .bus_hold = "false";
defparam \reg1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \reg1[25]~output (
	.i(\my_regfile|start2[1].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[25]~output .bus_hold = "false";
defparam \reg1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \reg1[26]~output (
	.i(\my_regfile|start2[1].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[26]~output .bus_hold = "false";
defparam \reg1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \reg1[27]~output (
	.i(\my_regfile|start2[1].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[27]~output .bus_hold = "false";
defparam \reg1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \reg1[28]~output (
	.i(\my_regfile|start2[1].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[28]~output .bus_hold = "false";
defparam \reg1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \reg1[29]~output (
	.i(\my_regfile|start2[1].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[29]~output .bus_hold = "false";
defparam \reg1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \reg1[30]~output (
	.i(\my_regfile|start2[1].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[30]~output .bus_hold = "false";
defparam \reg1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \reg1[31]~output (
	.i(\my_regfile|start2[1].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[31]~output .bus_hold = "false";
defparam \reg1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \reg2[0]~output (
	.i(\my_regfile|start2[2].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[0]~output .bus_hold = "false";
defparam \reg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \reg2[1]~output (
	.i(\my_regfile|start2[2].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[1]~output .bus_hold = "false";
defparam \reg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \reg2[2]~output (
	.i(\my_regfile|start2[2].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[2]~output .bus_hold = "false";
defparam \reg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \reg2[3]~output (
	.i(\my_regfile|start2[2].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[3]~output .bus_hold = "false";
defparam \reg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \reg2[4]~output (
	.i(\my_regfile|start2[2].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[4]~output .bus_hold = "false";
defparam \reg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \reg2[5]~output (
	.i(\my_regfile|start2[2].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[5]~output .bus_hold = "false";
defparam \reg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \reg2[6]~output (
	.i(\my_regfile|start2[2].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[6]~output .bus_hold = "false";
defparam \reg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \reg2[7]~output (
	.i(\my_regfile|start2[2].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[7]~output .bus_hold = "false";
defparam \reg2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \reg2[8]~output (
	.i(\my_regfile|start2[2].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[8]~output .bus_hold = "false";
defparam \reg2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \reg2[9]~output (
	.i(\my_regfile|start2[2].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[9]~output .bus_hold = "false";
defparam \reg2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \reg2[10]~output (
	.i(\my_regfile|start2[2].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[10]~output .bus_hold = "false";
defparam \reg2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \reg2[11]~output (
	.i(\my_regfile|start2[2].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[11]~output .bus_hold = "false";
defparam \reg2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \reg2[12]~output (
	.i(\my_regfile|start2[2].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[12]~output .bus_hold = "false";
defparam \reg2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \reg2[13]~output (
	.i(\my_regfile|start2[2].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[13]~output .bus_hold = "false";
defparam \reg2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \reg2[14]~output (
	.i(\my_regfile|start2[2].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[14]~output .bus_hold = "false";
defparam \reg2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \reg2[15]~output (
	.i(\my_regfile|start2[2].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[15]~output .bus_hold = "false";
defparam \reg2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \reg2[16]~output (
	.i(\my_regfile|start2[2].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[16]~output .bus_hold = "false";
defparam \reg2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \reg2[17]~output (
	.i(\my_regfile|start2[2].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[17]~output .bus_hold = "false";
defparam \reg2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \reg2[18]~output (
	.i(\my_regfile|start2[2].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[18]~output .bus_hold = "false";
defparam \reg2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \reg2[19]~output (
	.i(\my_regfile|start2[2].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[19]~output .bus_hold = "false";
defparam \reg2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \reg2[20]~output (
	.i(\my_regfile|start2[2].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[20]~output .bus_hold = "false";
defparam \reg2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \reg2[21]~output (
	.i(\my_regfile|start2[2].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[21]~output .bus_hold = "false";
defparam \reg2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \reg2[22]~output (
	.i(\my_regfile|start2[2].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[22]~output .bus_hold = "false";
defparam \reg2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \reg2[23]~output (
	.i(\my_regfile|start2[2].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[23]~output .bus_hold = "false";
defparam \reg2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \reg2[24]~output (
	.i(\my_regfile|start2[2].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[24]~output .bus_hold = "false";
defparam \reg2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \reg2[25]~output (
	.i(\my_regfile|start2[2].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[25]~output .bus_hold = "false";
defparam \reg2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \reg2[26]~output (
	.i(\my_regfile|start2[2].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[26]~output .bus_hold = "false";
defparam \reg2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \reg2[27]~output (
	.i(\my_regfile|start2[2].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[27]~output .bus_hold = "false";
defparam \reg2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \reg2[28]~output (
	.i(\my_regfile|start2[2].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[28]~output .bus_hold = "false";
defparam \reg2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \reg2[29]~output (
	.i(\my_regfile|start2[2].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[29]~output .bus_hold = "false";
defparam \reg2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \reg2[30]~output (
	.i(\my_regfile|start2[2].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[30]~output .bus_hold = "false";
defparam \reg2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \reg2[31]~output (
	.i(\my_regfile|start2[2].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[31]~output .bus_hold = "false";
defparam \reg2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \reg3[0]~output (
	.i(\my_regfile|start2[3].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[0]~output .bus_hold = "false";
defparam \reg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \reg3[1]~output (
	.i(\my_regfile|start2[3].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[1]~output .bus_hold = "false";
defparam \reg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \reg3[2]~output (
	.i(\my_regfile|start2[3].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[2]~output .bus_hold = "false";
defparam \reg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \reg3[3]~output (
	.i(\my_regfile|start2[3].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[3]~output .bus_hold = "false";
defparam \reg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \reg3[4]~output (
	.i(\my_regfile|start2[3].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[4]~output .bus_hold = "false";
defparam \reg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \reg3[5]~output (
	.i(\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[5]~output .bus_hold = "false";
defparam \reg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \reg3[6]~output (
	.i(\my_regfile|start2[3].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[6]~output .bus_hold = "false";
defparam \reg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \reg3[7]~output (
	.i(\my_regfile|start2[3].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[7]~output .bus_hold = "false";
defparam \reg3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \reg3[8]~output (
	.i(\my_regfile|start2[3].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[8]~output .bus_hold = "false";
defparam \reg3[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \reg3[9]~output (
	.i(\my_regfile|start2[3].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[9]~output .bus_hold = "false";
defparam \reg3[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \reg3[10]~output (
	.i(\my_regfile|start2[3].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[10]~output .bus_hold = "false";
defparam \reg3[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \reg3[11]~output (
	.i(\my_regfile|start2[3].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[11]~output .bus_hold = "false";
defparam \reg3[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \reg3[12]~output (
	.i(\my_regfile|start2[3].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[12]~output .bus_hold = "false";
defparam \reg3[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \reg3[13]~output (
	.i(\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[13]~output .bus_hold = "false";
defparam \reg3[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \reg3[14]~output (
	.i(\my_regfile|start2[3].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[14]~output .bus_hold = "false";
defparam \reg3[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \reg3[15]~output (
	.i(\my_regfile|start2[3].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[15]~output .bus_hold = "false";
defparam \reg3[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \reg3[16]~output (
	.i(\my_regfile|start2[3].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[16]~output .bus_hold = "false";
defparam \reg3[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \reg3[17]~output (
	.i(\my_regfile|start2[3].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[17]~output .bus_hold = "false";
defparam \reg3[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \reg3[18]~output (
	.i(\my_regfile|start2[3].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[18]~output .bus_hold = "false";
defparam \reg3[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \reg3[19]~output (
	.i(\my_regfile|start2[3].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[19]~output .bus_hold = "false";
defparam \reg3[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \reg3[20]~output (
	.i(\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[20]~output .bus_hold = "false";
defparam \reg3[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \reg3[21]~output (
	.i(\my_regfile|start2[3].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[21]~output .bus_hold = "false";
defparam \reg3[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \reg3[22]~output (
	.i(\my_regfile|start2[3].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[22]~output .bus_hold = "false";
defparam \reg3[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \reg3[23]~output (
	.i(\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[23]~output .bus_hold = "false";
defparam \reg3[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \reg3[24]~output (
	.i(\my_regfile|start2[3].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[24]~output .bus_hold = "false";
defparam \reg3[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \reg3[25]~output (
	.i(\my_regfile|start2[3].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[25]~output .bus_hold = "false";
defparam \reg3[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \reg3[26]~output (
	.i(\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[26]~output .bus_hold = "false";
defparam \reg3[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \reg3[27]~output (
	.i(\my_regfile|start2[3].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[27]~output .bus_hold = "false";
defparam \reg3[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \reg3[28]~output (
	.i(\my_regfile|start2[3].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[28]~output .bus_hold = "false";
defparam \reg3[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \reg3[29]~output (
	.i(\my_regfile|start2[3].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[29]~output .bus_hold = "false";
defparam \reg3[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \reg3[30]~output (
	.i(\my_regfile|start2[3].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[30]~output .bus_hold = "false";
defparam \reg3[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \reg3[31]~output (
	.i(\my_regfile|start2[3].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[31]~output .bus_hold = "false";
defparam \reg3[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \reg4[0]~output (
	.i(\my_regfile|start2[4].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[0]~output .bus_hold = "false";
defparam \reg4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \reg4[1]~output (
	.i(\my_regfile|start2[4].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[1]~output .bus_hold = "false";
defparam \reg4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \reg4[2]~output (
	.i(\my_regfile|start2[4].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[2]~output .bus_hold = "false";
defparam \reg4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \reg4[3]~output (
	.i(\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[3]~output .bus_hold = "false";
defparam \reg4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \reg4[4]~output (
	.i(\my_regfile|start2[4].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[4]~output .bus_hold = "false";
defparam \reg4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \reg4[5]~output (
	.i(\my_regfile|start2[4].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[5]~output .bus_hold = "false";
defparam \reg4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \reg4[6]~output (
	.i(\my_regfile|start2[4].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[6]~output .bus_hold = "false";
defparam \reg4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \reg4[7]~output (
	.i(\my_regfile|start2[4].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[7]~output .bus_hold = "false";
defparam \reg4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \reg4[8]~output (
	.i(\my_regfile|start2[4].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[8]~output .bus_hold = "false";
defparam \reg4[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \reg4[9]~output (
	.i(\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[9]~output .bus_hold = "false";
defparam \reg4[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \reg4[10]~output (
	.i(\my_regfile|start2[4].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[10]~output .bus_hold = "false";
defparam \reg4[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \reg4[11]~output (
	.i(\my_regfile|start2[4].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[11]~output .bus_hold = "false";
defparam \reg4[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \reg4[12]~output (
	.i(\my_regfile|start2[4].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[12]~output .bus_hold = "false";
defparam \reg4[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \reg4[13]~output (
	.i(\my_regfile|start2[4].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[13]~output .bus_hold = "false";
defparam \reg4[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \reg4[14]~output (
	.i(\my_regfile|start2[4].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[14]~output .bus_hold = "false";
defparam \reg4[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \reg4[15]~output (
	.i(\my_regfile|start2[4].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[15]~output .bus_hold = "false";
defparam \reg4[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \reg4[16]~output (
	.i(\my_regfile|start2[4].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[16]~output .bus_hold = "false";
defparam \reg4[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \reg4[17]~output (
	.i(\my_regfile|start2[4].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[17]~output .bus_hold = "false";
defparam \reg4[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \reg4[18]~output (
	.i(\my_regfile|start2[4].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[18]~output .bus_hold = "false";
defparam \reg4[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \reg4[19]~output (
	.i(\my_regfile|start2[4].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[19]~output .bus_hold = "false";
defparam \reg4[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \reg4[20]~output (
	.i(\my_regfile|start2[4].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[20]~output .bus_hold = "false";
defparam \reg4[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \reg4[21]~output (
	.i(\my_regfile|start2[4].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[21]~output .bus_hold = "false";
defparam \reg4[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \reg4[22]~output (
	.i(\my_regfile|start2[4].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[22]~output .bus_hold = "false";
defparam \reg4[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \reg4[23]~output (
	.i(\my_regfile|start2[4].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[23]~output .bus_hold = "false";
defparam \reg4[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \reg4[24]~output (
	.i(\my_regfile|start2[4].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[24]~output .bus_hold = "false";
defparam \reg4[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \reg4[25]~output (
	.i(\my_regfile|start2[4].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[25]~output .bus_hold = "false";
defparam \reg4[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \reg4[26]~output (
	.i(\my_regfile|start2[4].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[26]~output .bus_hold = "false";
defparam \reg4[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \reg4[27]~output (
	.i(\my_regfile|start2[4].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[27]~output .bus_hold = "false";
defparam \reg4[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \reg4[28]~output (
	.i(\my_regfile|start2[4].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[28]~output .bus_hold = "false";
defparam \reg4[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \reg4[29]~output (
	.i(\my_regfile|start2[4].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[29]~output .bus_hold = "false";
defparam \reg4[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \reg4[30]~output (
	.i(\my_regfile|start2[4].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[30]~output .bus_hold = "false";
defparam \reg4[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \reg4[31]~output (
	.i(\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[31]~output .bus_hold = "false";
defparam \reg4[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \reg5[0]~output (
	.i(\my_regfile|start2[5].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[0]~output .bus_hold = "false";
defparam \reg5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \reg5[1]~output (
	.i(\my_regfile|start2[5].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[1]~output .bus_hold = "false";
defparam \reg5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \reg5[2]~output (
	.i(\my_regfile|start2[5].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[2]~output .bus_hold = "false";
defparam \reg5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \reg5[3]~output (
	.i(\my_regfile|start2[5].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[3]~output .bus_hold = "false";
defparam \reg5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \reg5[4]~output (
	.i(\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[4]~output .bus_hold = "false";
defparam \reg5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \reg5[5]~output (
	.i(\my_regfile|start2[5].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[5]~output .bus_hold = "false";
defparam \reg5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \reg5[6]~output (
	.i(\my_regfile|start2[5].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[6]~output .bus_hold = "false";
defparam \reg5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \reg5[7]~output (
	.i(\my_regfile|start2[5].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[7]~output .bus_hold = "false";
defparam \reg5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \reg5[8]~output (
	.i(\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[8]~output .bus_hold = "false";
defparam \reg5[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \reg5[9]~output (
	.i(\my_regfile|start2[5].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[9]~output .bus_hold = "false";
defparam \reg5[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \reg5[10]~output (
	.i(\my_regfile|start2[5].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[10]~output .bus_hold = "false";
defparam \reg5[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \reg5[11]~output (
	.i(\my_regfile|start2[5].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[11]~output .bus_hold = "false";
defparam \reg5[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \reg5[12]~output (
	.i(\my_regfile|start2[5].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[12]~output .bus_hold = "false";
defparam \reg5[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \reg5[13]~output (
	.i(\my_regfile|start2[5].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[13]~output .bus_hold = "false";
defparam \reg5[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \reg5[14]~output (
	.i(\my_regfile|start2[5].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[14]~output .bus_hold = "false";
defparam \reg5[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \reg5[15]~output (
	.i(\my_regfile|start2[5].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[15]~output .bus_hold = "false";
defparam \reg5[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \reg5[16]~output (
	.i(\my_regfile|start2[5].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[16]~output .bus_hold = "false";
defparam \reg5[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \reg5[17]~output (
	.i(\my_regfile|start2[5].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[17]~output .bus_hold = "false";
defparam \reg5[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \reg5[18]~output (
	.i(\my_regfile|start2[5].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[18]~output .bus_hold = "false";
defparam \reg5[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \reg5[19]~output (
	.i(\my_regfile|start2[5].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[19]~output .bus_hold = "false";
defparam \reg5[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \reg5[20]~output (
	.i(\my_regfile|start2[5].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[20]~output .bus_hold = "false";
defparam \reg5[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \reg5[21]~output (
	.i(\my_regfile|start2[5].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[21]~output .bus_hold = "false";
defparam \reg5[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \reg5[22]~output (
	.i(\my_regfile|start2[5].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[22]~output .bus_hold = "false";
defparam \reg5[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \reg5[23]~output (
	.i(\my_regfile|start2[5].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[23]~output .bus_hold = "false";
defparam \reg5[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \reg5[24]~output (
	.i(\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[24]~output .bus_hold = "false";
defparam \reg5[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \reg5[25]~output (
	.i(\my_regfile|start2[5].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[25]~output .bus_hold = "false";
defparam \reg5[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \reg5[26]~output (
	.i(\my_regfile|start2[5].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[26]~output .bus_hold = "false";
defparam \reg5[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \reg5[27]~output (
	.i(\my_regfile|start2[5].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[27]~output .bus_hold = "false";
defparam \reg5[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \reg5[28]~output (
	.i(\my_regfile|start2[5].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[28]~output .bus_hold = "false";
defparam \reg5[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \reg5[29]~output (
	.i(\my_regfile|start2[5].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[29]~output .bus_hold = "false";
defparam \reg5[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \reg5[30]~output (
	.i(\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[30]~output .bus_hold = "false";
defparam \reg5[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \reg5[31]~output (
	.i(\my_regfile|start2[5].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[31]~output .bus_hold = "false";
defparam \reg5[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \reg6[0]~output (
	.i(\my_regfile|start2[6].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[0]~output .bus_hold = "false";
defparam \reg6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \reg6[1]~output (
	.i(\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[1]~output .bus_hold = "false";
defparam \reg6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \reg6[2]~output (
	.i(\my_regfile|start2[6].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[2]~output .bus_hold = "false";
defparam \reg6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \reg6[3]~output (
	.i(\my_regfile|start2[6].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[3]~output .bus_hold = "false";
defparam \reg6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \reg6[4]~output (
	.i(\my_regfile|start2[6].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[4]~output .bus_hold = "false";
defparam \reg6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \reg6[5]~output (
	.i(\my_regfile|start2[6].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[5]~output .bus_hold = "false";
defparam \reg6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \reg6[6]~output (
	.i(\my_regfile|start2[6].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[6]~output .bus_hold = "false";
defparam \reg6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \reg6[7]~output (
	.i(\my_regfile|start2[6].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[7]~output .bus_hold = "false";
defparam \reg6[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \reg6[8]~output (
	.i(\my_regfile|start2[6].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[8]~output .bus_hold = "false";
defparam \reg6[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \reg6[9]~output (
	.i(\my_regfile|start2[6].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[9]~output .bus_hold = "false";
defparam \reg6[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \reg6[10]~output (
	.i(\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[10]~output .bus_hold = "false";
defparam \reg6[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \reg6[11]~output (
	.i(\my_regfile|start2[6].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[11]~output .bus_hold = "false";
defparam \reg6[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \reg6[12]~output (
	.i(\my_regfile|start2[6].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[12]~output .bus_hold = "false";
defparam \reg6[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \reg6[13]~output (
	.i(\my_regfile|start2[6].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[13]~output .bus_hold = "false";
defparam \reg6[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \reg6[14]~output (
	.i(\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[14]~output .bus_hold = "false";
defparam \reg6[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \reg6[15]~output (
	.i(\my_regfile|start2[6].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[15]~output .bus_hold = "false";
defparam \reg6[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \reg6[16]~output (
	.i(\my_regfile|start2[6].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[16]~output .bus_hold = "false";
defparam \reg6[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \reg6[17]~output (
	.i(\my_regfile|start2[6].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[17]~output .bus_hold = "false";
defparam \reg6[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \reg6[18]~output (
	.i(\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[18]~output .bus_hold = "false";
defparam \reg6[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \reg6[19]~output (
	.i(\my_regfile|start2[6].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[19]~output .bus_hold = "false";
defparam \reg6[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \reg6[20]~output (
	.i(\my_regfile|start2[6].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[20]~output .bus_hold = "false";
defparam \reg6[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \reg6[21]~output (
	.i(\my_regfile|start2[6].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[21]~output .bus_hold = "false";
defparam \reg6[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \reg6[22]~output (
	.i(\my_regfile|start2[6].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[22]~output .bus_hold = "false";
defparam \reg6[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \reg6[23]~output (
	.i(\my_regfile|start2[6].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[23]~output .bus_hold = "false";
defparam \reg6[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \reg6[24]~output (
	.i(\my_regfile|start2[6].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[24]~output .bus_hold = "false";
defparam \reg6[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \reg6[25]~output (
	.i(\my_regfile|start2[6].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[25]~output .bus_hold = "false";
defparam \reg6[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \reg6[26]~output (
	.i(\my_regfile|start2[6].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[26]~output .bus_hold = "false";
defparam \reg6[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \reg6[27]~output (
	.i(\my_regfile|start2[6].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[27]~output .bus_hold = "false";
defparam \reg6[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \reg6[28]~output (
	.i(\my_regfile|start2[6].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[28]~output .bus_hold = "false";
defparam \reg6[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \reg6[29]~output (
	.i(\my_regfile|start2[6].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[29]~output .bus_hold = "false";
defparam \reg6[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \reg6[30]~output (
	.i(\my_regfile|start2[6].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[30]~output .bus_hold = "false";
defparam \reg6[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \reg6[31]~output (
	.i(\my_regfile|start2[6].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[31]~output .bus_hold = "false";
defparam \reg6[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \reg7[0]~output (
	.i(\my_regfile|start2[7].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[0]~output .bus_hold = "false";
defparam \reg7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \reg7[1]~output (
	.i(\my_regfile|start2[7].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[1]~output .bus_hold = "false";
defparam \reg7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \reg7[2]~output (
	.i(\my_regfile|start2[7].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[2]~output .bus_hold = "false";
defparam \reg7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \reg7[3]~output (
	.i(\my_regfile|start2[7].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[3]~output .bus_hold = "false";
defparam \reg7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \reg7[4]~output (
	.i(\my_regfile|start2[7].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[4]~output .bus_hold = "false";
defparam \reg7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \reg7[5]~output (
	.i(\my_regfile|start2[7].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[5]~output .bus_hold = "false";
defparam \reg7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \reg7[6]~output (
	.i(\my_regfile|start2[7].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[6]~output .bus_hold = "false";
defparam \reg7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \reg7[7]~output (
	.i(\my_regfile|start2[7].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[7]~output .bus_hold = "false";
defparam \reg7[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \reg7[8]~output (
	.i(\my_regfile|start2[7].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[8]~output .bus_hold = "false";
defparam \reg7[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \reg7[9]~output (
	.i(\my_regfile|start2[7].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[9]~output .bus_hold = "false";
defparam \reg7[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \reg7[10]~output (
	.i(\my_regfile|start2[7].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[10]~output .bus_hold = "false";
defparam \reg7[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \reg7[11]~output (
	.i(\my_regfile|start2[7].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[11]~output .bus_hold = "false";
defparam \reg7[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \reg7[12]~output (
	.i(\my_regfile|start2[7].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[12]~output .bus_hold = "false";
defparam \reg7[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \reg7[13]~output (
	.i(\my_regfile|start2[7].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[13]~output .bus_hold = "false";
defparam \reg7[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \reg7[14]~output (
	.i(\my_regfile|start2[7].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[14]~output .bus_hold = "false";
defparam \reg7[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \reg7[15]~output (
	.i(\my_regfile|start2[7].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[15]~output .bus_hold = "false";
defparam \reg7[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \reg7[16]~output (
	.i(\my_regfile|start2[7].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[16]~output .bus_hold = "false";
defparam \reg7[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \reg7[17]~output (
	.i(\my_regfile|start2[7].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[17]~output .bus_hold = "false";
defparam \reg7[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \reg7[18]~output (
	.i(\my_regfile|start2[7].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[18]~output .bus_hold = "false";
defparam \reg7[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \reg7[19]~output (
	.i(\my_regfile|start2[7].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[19]~output .bus_hold = "false";
defparam \reg7[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \reg7[20]~output (
	.i(\my_regfile|start2[7].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[20]~output .bus_hold = "false";
defparam \reg7[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \reg7[21]~output (
	.i(\my_regfile|start2[7].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[21]~output .bus_hold = "false";
defparam \reg7[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \reg7[22]~output (
	.i(\my_regfile|start2[7].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[22]~output .bus_hold = "false";
defparam \reg7[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \reg7[23]~output (
	.i(\my_regfile|start2[7].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[23]~output .bus_hold = "false";
defparam \reg7[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \reg7[24]~output (
	.i(\my_regfile|start2[7].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[24]~output .bus_hold = "false";
defparam \reg7[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \reg7[25]~output (
	.i(\my_regfile|start2[7].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[25]~output .bus_hold = "false";
defparam \reg7[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \reg7[26]~output (
	.i(\my_regfile|start2[7].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[26]~output .bus_hold = "false";
defparam \reg7[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \reg7[27]~output (
	.i(\my_regfile|start2[7].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[27]~output .bus_hold = "false";
defparam \reg7[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \reg7[28]~output (
	.i(\my_regfile|start2[7].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[28]~output .bus_hold = "false";
defparam \reg7[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \reg7[29]~output (
	.i(\my_regfile|start2[7].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[29]~output .bus_hold = "false";
defparam \reg7[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \reg7[30]~output (
	.i(\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[30]~output .bus_hold = "false";
defparam \reg7[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \reg7[31]~output (
	.i(\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[31]~output .bus_hold = "false";
defparam \reg7[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \reg31[0]~output (
	.i(\my_regfile|start2[31].reg32_2|start[0].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[0]~output .bus_hold = "false";
defparam \reg31[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \reg31[1]~output (
	.i(\my_regfile|start2[31].reg32_2|start[1].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[1]~output .bus_hold = "false";
defparam \reg31[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \reg31[2]~output (
	.i(\my_regfile|start2[31].reg32_2|start[2].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[2]~output .bus_hold = "false";
defparam \reg31[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \reg31[3]~output (
	.i(\my_regfile|start2[31].reg32_2|start[3].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[3]~output .bus_hold = "false";
defparam \reg31[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \reg31[4]~output (
	.i(\my_regfile|start2[31].reg32_2|start[4].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[4]~output .bus_hold = "false";
defparam \reg31[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \reg31[5]~output (
	.i(\my_regfile|start2[31].reg32_2|start[5].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[5]~output .bus_hold = "false";
defparam \reg31[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \reg31[6]~output (
	.i(\my_regfile|start2[31].reg32_2|start[6].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[6]~output .bus_hold = "false";
defparam \reg31[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \reg31[7]~output (
	.i(\my_regfile|start2[31].reg32_2|start[7].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[7]~output .bus_hold = "false";
defparam \reg31[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \reg31[8]~output (
	.i(\my_regfile|start2[31].reg32_2|start[8].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[8]~output .bus_hold = "false";
defparam \reg31[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \reg31[9]~output (
	.i(\my_regfile|start2[31].reg32_2|start[9].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[9]~output .bus_hold = "false";
defparam \reg31[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \reg31[10]~output (
	.i(\my_regfile|start2[31].reg32_2|start[10].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[10]~output .bus_hold = "false";
defparam \reg31[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \reg31[11]~output (
	.i(\my_regfile|start2[31].reg32_2|start[11].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[11]~output .bus_hold = "false";
defparam \reg31[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \reg31[12]~output (
	.i(\my_regfile|start2[31].reg32_2|start[12].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[12]~output .bus_hold = "false";
defparam \reg31[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \reg31[13]~output (
	.i(\my_regfile|start2[31].reg32_2|start[13].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[13]~output .bus_hold = "false";
defparam \reg31[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \reg31[14]~output (
	.i(\my_regfile|start2[31].reg32_2|start[14].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[14]~output .bus_hold = "false";
defparam \reg31[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \reg31[15]~output (
	.i(\my_regfile|start2[31].reg32_2|start[15].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[15]~output .bus_hold = "false";
defparam \reg31[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \reg31[16]~output (
	.i(\my_regfile|start2[31].reg32_2|start[16].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[16]~output .bus_hold = "false";
defparam \reg31[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \reg31[17]~output (
	.i(\my_regfile|start2[31].reg32_2|start[17].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[17]~output .bus_hold = "false";
defparam \reg31[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \reg31[18]~output (
	.i(\my_regfile|start2[31].reg32_2|start[18].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[18]~output .bus_hold = "false";
defparam \reg31[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \reg31[19]~output (
	.i(\my_regfile|start2[31].reg32_2|start[19].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[19]~output .bus_hold = "false";
defparam \reg31[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \reg31[20]~output (
	.i(\my_regfile|start2[31].reg32_2|start[20].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[20]~output .bus_hold = "false";
defparam \reg31[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \reg31[21]~output (
	.i(\my_regfile|start2[31].reg32_2|start[21].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[21]~output .bus_hold = "false";
defparam \reg31[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \reg31[22]~output (
	.i(\my_regfile|start2[31].reg32_2|start[22].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[22]~output .bus_hold = "false";
defparam \reg31[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \reg31[23]~output (
	.i(\my_regfile|start2[31].reg32_2|start[23].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[23]~output .bus_hold = "false";
defparam \reg31[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \reg31[24]~output (
	.i(\my_regfile|start2[31].reg32_2|start[24].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[24]~output .bus_hold = "false";
defparam \reg31[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \reg31[25]~output (
	.i(\my_regfile|start2[31].reg32_2|start[25].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[25]~output .bus_hold = "false";
defparam \reg31[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \reg31[26]~output (
	.i(\my_regfile|start2[31].reg32_2|start[26].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[26]~output .bus_hold = "false";
defparam \reg31[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \reg31[27]~output (
	.i(\my_regfile|start2[31].reg32_2|start[27].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[27]~output .bus_hold = "false";
defparam \reg31[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \reg31[28]~output (
	.i(\my_regfile|start2[31].reg32_2|start[28].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[28]~output .bus_hold = "false";
defparam \reg31[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \reg31[29]~output (
	.i(\my_regfile|start2[31].reg32_2|start[29].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[29]~output .bus_hold = "false";
defparam \reg31[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \reg31[30]~output (
	.i(\my_regfile|start2[31].reg32_2|start[30].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[30]~output .bus_hold = "false";
defparam \reg31[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \reg31[31]~output (
	.i(\my_regfile|start2[31].reg32_2|start[31].dff1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[31]~output .bus_hold = "false";
defparam \reg31[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N12
cycloneive_lcell_comb \frediv_1|out_clk~0 (
// Equation(s):
// \frediv_1|out_clk~0_combout  = (!\frediv_1|out_clk~q  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\frediv_1|out_clk~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\frediv_1|out_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \frediv_1|out_clk~0 .lut_mask = 16'h000F;
defparam \frediv_1|out_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N16
cycloneive_lcell_comb \frediv_1|out_clk~feeder (
// Equation(s):
// \frediv_1|out_clk~feeder_combout  = \frediv_1|out_clk~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\frediv_1|out_clk~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\frediv_1|out_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \frediv_1|out_clk~feeder .lut_mask = 16'hF0F0;
defparam \frediv_1|out_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N17
dffeas \frediv_1|out_clk (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\frediv_1|out_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frediv_1|out_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \frediv_1|out_clk .is_wysiwyg = "true";
defparam \frediv_1|out_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \frediv_1|out_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\frediv_1|out_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\frediv_1|out_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \frediv_1|out_clk~clkctrl .clock_type = "global clock";
defparam \frediv_1|out_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N2
cycloneive_lcell_comb \frediv_2|out_clk~0 (
// Equation(s):
// \frediv_2|out_clk~0_combout  = (!\frediv_2|out_clk~q  & !\reset~input_o )

	.dataa(\frediv_2|out_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\frediv_2|out_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \frediv_2|out_clk~0 .lut_mask = 16'h0055;
defparam \frediv_2|out_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N8
cycloneive_lcell_comb \frediv_2|out_clk~feeder (
// Equation(s):
// \frediv_2|out_clk~feeder_combout  = \frediv_2|out_clk~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\frediv_2|out_clk~0_combout ),
	.cin(gnd),
	.combout(\frediv_2|out_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \frediv_2|out_clk~feeder .lut_mask = 16'hFF00;
defparam \frediv_2|out_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N9
dffeas \frediv_2|out_clk (
	.clk(\frediv_1|out_clk~clkctrl_outclk ),
	.d(\frediv_2|out_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frediv_2|out_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \frediv_2|out_clk .is_wysiwyg = "true";
defparam \frediv_2|out_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \frediv_2|out_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\frediv_2|out_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\frediv_2|out_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \frediv_2|out_clk~clkctrl .clock_type = "global clock";
defparam \frediv_2|out_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N0
cycloneive_lcell_comb \my_processor|alu_2|Add0~0 (
// Equation(s):
// \my_processor|alu_2|Add0~0_combout  = \my_processor|pc_counter1|pc_out [0] $ (VCC)
// \my_processor|alu_2|Add0~1  = CARRY(\my_processor|pc_counter1|pc_out [0])

	.dataa(\my_processor|pc_counter1|pc_out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|alu_2|Add0~0_combout ),
	.cout(\my_processor|alu_2|Add0~1 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~0 .lut_mask = 16'h55AA;
defparam \my_processor|alu_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N2
cycloneive_lcell_comb \my_processor|alu_2|Add0~2 (
// Equation(s):
// \my_processor|alu_2|Add0~2_combout  = (\my_processor|pc_counter1|pc_out [1] & (!\my_processor|alu_2|Add0~1 )) # (!\my_processor|pc_counter1|pc_out [1] & ((\my_processor|alu_2|Add0~1 ) # (GND)))
// \my_processor|alu_2|Add0~3  = CARRY((!\my_processor|alu_2|Add0~1 ) # (!\my_processor|pc_counter1|pc_out [1]))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~1 ),
	.combout(\my_processor|alu_2|Add0~2_combout ),
	.cout(\my_processor|alu_2|Add0~3 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~2 .lut_mask = 16'h3C3F;
defparam \my_processor|alu_2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N4
cycloneive_lcell_comb \my_processor|alu_2|Add0~4 (
// Equation(s):
// \my_processor|alu_2|Add0~4_combout  = (\my_processor|pc_counter1|pc_out [2] & (\my_processor|alu_2|Add0~3  $ (GND))) # (!\my_processor|pc_counter1|pc_out [2] & (!\my_processor|alu_2|Add0~3  & VCC))
// \my_processor|alu_2|Add0~5  = CARRY((\my_processor|pc_counter1|pc_out [2] & !\my_processor|alu_2|Add0~3 ))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~3 ),
	.combout(\my_processor|alu_2|Add0~4_combout ),
	.cout(\my_processor|alu_2|Add0~5 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~4 .lut_mask = 16'hC30C;
defparam \my_processor|alu_2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N6
cycloneive_lcell_comb \my_processor|alu_2|Add0~6 (
// Equation(s):
// \my_processor|alu_2|Add0~6_combout  = (\my_processor|pc_counter1|pc_out [3] & (!\my_processor|alu_2|Add0~5 )) # (!\my_processor|pc_counter1|pc_out [3] & ((\my_processor|alu_2|Add0~5 ) # (GND)))
// \my_processor|alu_2|Add0~7  = CARRY((!\my_processor|alu_2|Add0~5 ) # (!\my_processor|pc_counter1|pc_out [3]))

	.dataa(\my_processor|pc_counter1|pc_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~5 ),
	.combout(\my_processor|alu_2|Add0~6_combout ),
	.cout(\my_processor|alu_2|Add0~7 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~6 .lut_mask = 16'h5A5F;
defparam \my_processor|alu_2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N8
cycloneive_lcell_comb \my_processor|alu_2|Add0~8 (
// Equation(s):
// \my_processor|alu_2|Add0~8_combout  = (\my_processor|pc_counter1|pc_out [4] & (\my_processor|alu_2|Add0~7  $ (GND))) # (!\my_processor|pc_counter1|pc_out [4] & (!\my_processor|alu_2|Add0~7  & VCC))
// \my_processor|alu_2|Add0~9  = CARRY((\my_processor|pc_counter1|pc_out [4] & !\my_processor|alu_2|Add0~7 ))

	.dataa(\my_processor|pc_counter1|pc_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~7 ),
	.combout(\my_processor|alu_2|Add0~8_combout ),
	.cout(\my_processor|alu_2|Add0~9 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~8 .lut_mask = 16'hA50A;
defparam \my_processor|alu_2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N10
cycloneive_lcell_comb \my_processor|alu_2|Add0~10 (
// Equation(s):
// \my_processor|alu_2|Add0~10_combout  = (\my_processor|pc_counter1|pc_out [5] & (!\my_processor|alu_2|Add0~9 )) # (!\my_processor|pc_counter1|pc_out [5] & ((\my_processor|alu_2|Add0~9 ) # (GND)))
// \my_processor|alu_2|Add0~11  = CARRY((!\my_processor|alu_2|Add0~9 ) # (!\my_processor|pc_counter1|pc_out [5]))

	.dataa(\my_processor|pc_counter1|pc_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~9 ),
	.combout(\my_processor|alu_2|Add0~10_combout ),
	.cout(\my_processor|alu_2|Add0~11 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~10 .lut_mask = 16'h5A5F;
defparam \my_processor|alu_2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N12
cycloneive_lcell_comb \my_processor|alu_2|Add0~12 (
// Equation(s):
// \my_processor|alu_2|Add0~12_combout  = (\my_processor|pc_counter1|pc_out [6] & (\my_processor|alu_2|Add0~11  $ (GND))) # (!\my_processor|pc_counter1|pc_out [6] & (!\my_processor|alu_2|Add0~11  & VCC))
// \my_processor|alu_2|Add0~13  = CARRY((\my_processor|pc_counter1|pc_out [6] & !\my_processor|alu_2|Add0~11 ))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~11 ),
	.combout(\my_processor|alu_2|Add0~12_combout ),
	.cout(\my_processor|alu_2|Add0~13 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~12 .lut_mask = 16'hC30C;
defparam \my_processor|alu_2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N14
cycloneive_lcell_comb \my_processor|alu_2|Add0~14 (
// Equation(s):
// \my_processor|alu_2|Add0~14_combout  = (\my_processor|pc_counter1|pc_out [7] & (!\my_processor|alu_2|Add0~13 )) # (!\my_processor|pc_counter1|pc_out [7] & ((\my_processor|alu_2|Add0~13 ) # (GND)))
// \my_processor|alu_2|Add0~15  = CARRY((!\my_processor|alu_2|Add0~13 ) # (!\my_processor|pc_counter1|pc_out [7]))

	.dataa(\my_processor|pc_counter1|pc_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~13 ),
	.combout(\my_processor|alu_2|Add0~14_combout ),
	.cout(\my_processor|alu_2|Add0~15 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~14 .lut_mask = 16'h5A5F;
defparam \my_processor|alu_2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N16
cycloneive_lcell_comb \my_processor|alu_2|Add0~16 (
// Equation(s):
// \my_processor|alu_2|Add0~16_combout  = (\my_processor|pc_counter1|pc_out [8] & (\my_processor|alu_2|Add0~15  $ (GND))) # (!\my_processor|pc_counter1|pc_out [8] & (!\my_processor|alu_2|Add0~15  & VCC))
// \my_processor|alu_2|Add0~17  = CARRY((\my_processor|pc_counter1|pc_out [8] & !\my_processor|alu_2|Add0~15 ))

	.dataa(\my_processor|pc_counter1|pc_out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~15 ),
	.combout(\my_processor|alu_2|Add0~16_combout ),
	.cout(\my_processor|alu_2|Add0~17 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~16 .lut_mask = 16'hA50A;
defparam \my_processor|alu_2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N18
cycloneive_lcell_comb \my_processor|alu_2|Add0~18 (
// Equation(s):
// \my_processor|alu_2|Add0~18_combout  = (\my_processor|pc_counter1|pc_out [9] & (!\my_processor|alu_2|Add0~17 )) # (!\my_processor|pc_counter1|pc_out [9] & ((\my_processor|alu_2|Add0~17 ) # (GND)))
// \my_processor|alu_2|Add0~19  = CARRY((!\my_processor|alu_2|Add0~17 ) # (!\my_processor|pc_counter1|pc_out [9]))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~17 ),
	.combout(\my_processor|alu_2|Add0~18_combout ),
	.cout(\my_processor|alu_2|Add0~19 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~18 .lut_mask = 16'h3C3F;
defparam \my_processor|alu_2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N20
cycloneive_lcell_comb \my_processor|alu_2|Add0~20 (
// Equation(s):
// \my_processor|alu_2|Add0~20_combout  = (\my_processor|pc_counter1|pc_out [10] & (\my_processor|alu_2|Add0~19  $ (GND))) # (!\my_processor|pc_counter1|pc_out [10] & (!\my_processor|alu_2|Add0~19  & VCC))
// \my_processor|alu_2|Add0~21  = CARRY((\my_processor|pc_counter1|pc_out [10] & !\my_processor|alu_2|Add0~19 ))

	.dataa(\my_processor|pc_counter1|pc_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~19 ),
	.combout(\my_processor|alu_2|Add0~20_combout ),
	.cout(\my_processor|alu_2|Add0~21 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~20 .lut_mask = 16'hA50A;
defparam \my_processor|alu_2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N22
cycloneive_lcell_comb \my_processor|alu_2|Add0~22 (
// Equation(s):
// \my_processor|alu_2|Add0~22_combout  = (\my_processor|pc_counter1|pc_out [11] & (!\my_processor|alu_2|Add0~21 )) # (!\my_processor|pc_counter1|pc_out [11] & ((\my_processor|alu_2|Add0~21 ) # (GND)))
// \my_processor|alu_2|Add0~23  = CARRY((!\my_processor|alu_2|Add0~21 ) # (!\my_processor|pc_counter1|pc_out [11]))

	.dataa(\my_processor|pc_counter1|pc_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~21 ),
	.combout(\my_processor|alu_2|Add0~22_combout ),
	.cout(\my_processor|alu_2|Add0~23 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~22 .lut_mask = 16'h5A5F;
defparam \my_processor|alu_2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N0
cycloneive_lcell_comb \my_processor|alu_3|Add0~0 (
// Equation(s):
// \my_processor|alu_3|Add0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [0] & (\my_processor|alu_2|Add0~0_combout  $ (VCC))) # (!\my_imem|altsyncram_component|auto_generated|q_a [0] & (\my_processor|alu_2|Add0~0_combout  & VCC))
// \my_processor|alu_3|Add0~1  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [0] & \my_processor|alu_2|Add0~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|alu_2|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|alu_3|Add0~0_combout ),
	.cout(\my_processor|alu_3|Add0~1 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|alu_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N2
cycloneive_lcell_comb \my_processor|alu_3|Add0~2 (
// Equation(s):
// \my_processor|alu_3|Add0~2_combout  = (\my_processor|alu_2|Add0~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [1] & (\my_processor|alu_3|Add0~1  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [1] & 
// (!\my_processor|alu_3|Add0~1 )))) # (!\my_processor|alu_2|Add0~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [1] & (!\my_processor|alu_3|Add0~1 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [1] & ((\my_processor|alu_3|Add0~1 ) 
// # (GND)))))
// \my_processor|alu_3|Add0~3  = CARRY((\my_processor|alu_2|Add0~2_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [1] & !\my_processor|alu_3|Add0~1 )) # (!\my_processor|alu_2|Add0~2_combout  & ((!\my_processor|alu_3|Add0~1 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\my_processor|alu_2|Add0~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~1 ),
	.combout(\my_processor|alu_3|Add0~2_combout ),
	.cout(\my_processor|alu_3|Add0~3 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N4
cycloneive_lcell_comb \my_processor|alu_3|Add0~4 (
// Equation(s):
// \my_processor|alu_3|Add0~4_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [2] $ (\my_processor|alu_2|Add0~4_combout  $ (!\my_processor|alu_3|Add0~3 )))) # (GND)
// \my_processor|alu_3|Add0~5  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_processor|alu_2|Add0~4_combout ) # (!\my_processor|alu_3|Add0~3 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [2] & 
// (\my_processor|alu_2|Add0~4_combout  & !\my_processor|alu_3|Add0~3 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|alu_2|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~3 ),
	.combout(\my_processor|alu_3|Add0~4_combout ),
	.cout(\my_processor|alu_3|Add0~5 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N6
cycloneive_lcell_comb \my_processor|alu_3|Add0~6 (
// Equation(s):
// \my_processor|alu_3|Add0~6_combout  = (\my_processor|alu_2|Add0~6_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [3] & (\my_processor|alu_3|Add0~5  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [3] & 
// (!\my_processor|alu_3|Add0~5 )))) # (!\my_processor|alu_2|Add0~6_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_processor|alu_3|Add0~5 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [3] & ((\my_processor|alu_3|Add0~5 ) 
// # (GND)))))
// \my_processor|alu_3|Add0~7  = CARRY((\my_processor|alu_2|Add0~6_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [3] & !\my_processor|alu_3|Add0~5 )) # (!\my_processor|alu_2|Add0~6_combout  & ((!\my_processor|alu_3|Add0~5 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\my_processor|alu_2|Add0~6_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~5 ),
	.combout(\my_processor|alu_3|Add0~6_combout ),
	.cout(\my_processor|alu_3|Add0~7 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N8
cycloneive_lcell_comb \my_processor|alu_3|Add0~8 (
// Equation(s):
// \my_processor|alu_3|Add0~8_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [4] $ (\my_processor|alu_2|Add0~8_combout  $ (!\my_processor|alu_3|Add0~7 )))) # (GND)
// \my_processor|alu_3|Add0~9  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_processor|alu_2|Add0~8_combout ) # (!\my_processor|alu_3|Add0~7 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [4] & 
// (\my_processor|alu_2|Add0~8_combout  & !\my_processor|alu_3|Add0~7 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|alu_2|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~7 ),
	.combout(\my_processor|alu_3|Add0~8_combout ),
	.cout(\my_processor|alu_3|Add0~9 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N10
cycloneive_lcell_comb \my_processor|alu_3|Add0~10 (
// Equation(s):
// \my_processor|alu_3|Add0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [5] & ((\my_processor|alu_2|Add0~10_combout  & (\my_processor|alu_3|Add0~9  & VCC)) # (!\my_processor|alu_2|Add0~10_combout  & (!\my_processor|alu_3|Add0~9 )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [5] & ((\my_processor|alu_2|Add0~10_combout  & (!\my_processor|alu_3|Add0~9 )) # (!\my_processor|alu_2|Add0~10_combout  & ((\my_processor|alu_3|Add0~9 ) # (GND)))))
// \my_processor|alu_3|Add0~11  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [5] & (!\my_processor|alu_2|Add0~10_combout  & !\my_processor|alu_3|Add0~9 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [5] & ((!\my_processor|alu_3|Add0~9 ) 
// # (!\my_processor|alu_2|Add0~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_processor|alu_2|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~9 ),
	.combout(\my_processor|alu_3|Add0~10_combout ),
	.cout(\my_processor|alu_3|Add0~11 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N12
cycloneive_lcell_comb \my_processor|alu_3|Add0~12 (
// Equation(s):
// \my_processor|alu_3|Add0~12_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [6] $ (\my_processor|alu_2|Add0~12_combout  $ (!\my_processor|alu_3|Add0~11 )))) # (GND)
// \my_processor|alu_3|Add0~13  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [6] & ((\my_processor|alu_2|Add0~12_combout ) # (!\my_processor|alu_3|Add0~11 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [6] & 
// (\my_processor|alu_2|Add0~12_combout  & !\my_processor|alu_3|Add0~11 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_processor|alu_2|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~11 ),
	.combout(\my_processor|alu_3|Add0~12_combout ),
	.cout(\my_processor|alu_3|Add0~13 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N14
cycloneive_lcell_comb \my_processor|alu_3|Add0~14 (
// Equation(s):
// \my_processor|alu_3|Add0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_2|Add0~14_combout  & (\my_processor|alu_3|Add0~13  & VCC)) # (!\my_processor|alu_2|Add0~14_combout  & (!\my_processor|alu_3|Add0~13 )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_2|Add0~14_combout  & (!\my_processor|alu_3|Add0~13 )) # (!\my_processor|alu_2|Add0~14_combout  & ((\my_processor|alu_3|Add0~13 ) # (GND)))))
// \my_processor|alu_3|Add0~15  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_processor|alu_2|Add0~14_combout  & !\my_processor|alu_3|Add0~13 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((!\my_processor|alu_3|Add0~13 
// ) # (!\my_processor|alu_2|Add0~14_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|alu_2|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~13 ),
	.combout(\my_processor|alu_3|Add0~14_combout ),
	.cout(\my_processor|alu_3|Add0~15 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N16
cycloneive_lcell_comb \my_processor|alu_3|Add0~16 (
// Equation(s):
// \my_processor|alu_3|Add0~16_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] $ (\my_processor|alu_2|Add0~16_combout  $ (!\my_processor|alu_3|Add0~15 )))) # (GND)
// \my_processor|alu_3|Add0~17  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|alu_2|Add0~16_combout ) # (!\my_processor|alu_3|Add0~15 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_processor|alu_2|Add0~16_combout  & !\my_processor|alu_3|Add0~15 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|alu_2|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~15 ),
	.combout(\my_processor|alu_3|Add0~16_combout ),
	.cout(\my_processor|alu_3|Add0~17 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N18
cycloneive_lcell_comb \my_processor|alu_3|Add0~18 (
// Equation(s):
// \my_processor|alu_3|Add0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_2|Add0~18_combout  & (\my_processor|alu_3|Add0~17  & VCC)) # (!\my_processor|alu_2|Add0~18_combout  & (!\my_processor|alu_3|Add0~17 )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_2|Add0~18_combout  & (!\my_processor|alu_3|Add0~17 )) # (!\my_processor|alu_2|Add0~18_combout  & ((\my_processor|alu_3|Add0~17 ) # (GND)))))
// \my_processor|alu_3|Add0~19  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_processor|alu_2|Add0~18_combout  & !\my_processor|alu_3|Add0~17 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((!\my_processor|alu_3|Add0~17 
// ) # (!\my_processor|alu_2|Add0~18_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_2|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~17 ),
	.combout(\my_processor|alu_3|Add0~18_combout ),
	.cout(\my_processor|alu_3|Add0~19 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N20
cycloneive_lcell_comb \my_processor|alu_3|Add0~20 (
// Equation(s):
// \my_processor|alu_3|Add0~20_combout  = ((\my_processor|alu_2|Add0~20_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [10] $ (!\my_processor|alu_3|Add0~19 )))) # (GND)
// \my_processor|alu_3|Add0~21  = CARRY((\my_processor|alu_2|Add0~20_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10]) # (!\my_processor|alu_3|Add0~19 ))) # (!\my_processor|alu_2|Add0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_processor|alu_3|Add0~19 )))

	.dataa(\my_processor|alu_2|Add0~20_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~19 ),
	.combout(\my_processor|alu_3|Add0~20_combout ),
	.cout(\my_processor|alu_3|Add0~21 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N22
cycloneive_lcell_comb \my_processor|alu_3|Add0~22 (
// Equation(s):
// \my_processor|alu_3|Add0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu_2|Add0~22_combout  & (\my_processor|alu_3|Add0~21  & VCC)) # (!\my_processor|alu_2|Add0~22_combout  & (!\my_processor|alu_3|Add0~21 )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu_2|Add0~22_combout  & (!\my_processor|alu_3|Add0~21 )) # (!\my_processor|alu_2|Add0~22_combout  & ((\my_processor|alu_3|Add0~21 ) # (GND)))))
// \my_processor|alu_3|Add0~23  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [11] & (!\my_processor|alu_2|Add0~22_combout  & !\my_processor|alu_3|Add0~21 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((!\my_processor|alu_3|Add0~21 ) # (!\my_processor|alu_2|Add0~22_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|alu_2|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~21 ),
	.combout(\my_processor|alu_3|Add0~22_combout ),
	.cout(\my_processor|alu_3|Add0~23 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~22 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001AAE84F000A;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
cycloneive_lcell_comb \my_processor|dec_1|d4|d1|and1~0 (
// Equation(s):
// \my_processor|dec_1|d4|d1|and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [31] & !\my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|dec_1|d4|d1|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d4|d1|and1~0 .lut_mask = 16'h000A;
defparam \my_processor|dec_1|d4|d1|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AA280A000A;
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
cycloneive_lcell_comb \my_processor|dec_1|d4|and6 (
// Equation(s):
// \my_processor|dec_1|d4|and6~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [31]) # ((\my_imem|altsyncram_component|auto_generated|q_a [29]) # (\my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dec_1|d4|and6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d4|and6 .lut_mask = 16'hFEFE;
defparam \my_processor|dec_1|d4|and6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
cycloneive_lcell_comb \my_processor|or_~0 (
// Equation(s):
// \my_processor|or_~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_imem|altsyncram_component|auto_generated|q_a 
// [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|or_~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or_~0 .lut_mask = 16'h2000;
defparam \my_processor|or_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000081540000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAA0;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneive_lcell_comb \my_processor|dec_1|d6|d1|and2~0 (
// Equation(s):
// \my_processor|dec_1|d6|d1|and2~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [29] & (\my_imem|altsyncram_component|auto_generated|q_a [31] & !\my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d6|d1|and2~0 .lut_mask = 16'h00C0;
defparam \my_processor|dec_1|d6|d1|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneive_lcell_comb \my_processor|dec_1|d4|d1|and2~4 (
// Equation(s):
// \my_processor|dec_1|d4|d1|and2~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & !\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|dec_1|d4|d1|and2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d4|d1|and2~4 .lut_mask = 16'h00F0;
defparam \my_processor|dec_1|d4|d1|and2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneive_lcell_comb \my_regfile|decoder2|d3|and1 (
// Equation(s):
// \my_regfile|decoder2|d3|and1~combout  = (((\my_processor|dec_1|d6|d1|and2~0_combout  & \my_processor|dec_1|d4|d1|and2~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|dec_1|d4|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d3|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d3|and1 .lut_mask = 16'hDF5F;
defparam \my_regfile|decoder2|d3|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneive_lcell_comb \my_regfile|decoder2|d7|d1|and1~0 (
// Equation(s):
// \my_regfile|decoder2|d7|d1|and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_regfile|decoder2|d3|and1~combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|decoder2|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d1|and1~0 .lut_mask = 16'h0080;
defparam \my_regfile|decoder2|d7|d1|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneive_lcell_comb \my_processor|mux32_8|start[30].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[30].mux0|or_1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|dec_1|d4|and6~combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & 
// (!\my_processor|dec_1|d6|d1|and2~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|dec_1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[30].mux0|or_1~0 .lut_mask = 16'hF737;
defparam \my_processor|mux32_8|start[30].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneive_lcell_comb \my_processor|dec_1|d5|d2|and4~0 (
// Equation(s):
// \my_processor|dec_1|d5|d2|and4~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_imem|altsyncram_component|auto_generated|q_a [29] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|dec_1|d5|d2|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d5|d2|and4~0 .lut_mask = 16'h0002;
defparam \my_processor|dec_1|d5|d2|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
cycloneive_lcell_comb \my_processor|dec_1|d4|d2|and1 (
// Equation(s):
// \my_processor|dec_1|d4|d2|and1~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [28] & !\my_processor|dec_1|d4|and6~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|dec_1|d4|and6~combout ),
	.cin(gnd),
	.combout(\my_processor|dec_1|d4|d2|and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d4|d2|and1 .lut_mask = 16'h00C0;
defparam \my_processor|dec_1|d4|d2|and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
cycloneive_lcell_comb \my_processor|dec_1|d6|d1|and3~0 (
// Equation(s):
// \my_processor|dec_1|d6|d1|and3~0_combout  = (\my_processor|dec_1|d6|d1|and2~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_imem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|dec_1|d6|d1|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d6|d1|and3~0 .lut_mask = 16'h0A00;
defparam \my_processor|dec_1|d6|d1|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N20
cycloneive_lcell_comb \my_processor|mux32_8|start[8].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[8].mux0|or_1~4_combout  = (\my_processor|dec_1|d4|d2|and1~combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [31] & (\my_processor|dec_1|d5|d2|and4~0_combout  & !\my_processor|dec_1|d6|d1|and3~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_processor|dec_1|d5|d2|and4~0_combout ),
	.datac(\my_processor|dec_1|d4|d2|and1~combout ),
	.datad(\my_processor|dec_1|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[8].mux0|or_1~4 .lut_mask = 16'hF0F4;
defparam \my_processor|mux32_8|start[8].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N2
cycloneive_lcell_comb \my_processor|dec_1|d4|d1|and1~1 (
// Equation(s):
// \my_processor|dec_1|d4|d1|and1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|dec_1|d4|d1|and1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\my_processor|dec_1|d4|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d4|d1|and1~1 .lut_mask = 16'h8800;
defparam \my_processor|dec_1|d4|d1|and1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneive_lcell_comb \my_processor|mux5_1|start[0].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux5_1|start[0].mux0|or_1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] $ (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|dec_1|d6|d1|and2~0_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_1|start[0].mux0|or_1~0 .lut_mask = 16'hC3FF;
defparam \my_processor|mux5_1|start[0].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
cycloneive_lcell_comb \my_processor|or_1~0 (
// Equation(s):
// \my_processor|or_1~0_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_imem|altsyncram_component|auto_generated|q_a [31] & !\my_imem|altsyncram_component|auto_generated|q_a [29]))) # (!\my_processor|dec_1|d4|d1|and2~4_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_processor|dec_1|d4|d1|and2~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or_1~0 .lut_mask = 16'hFF2F;
defparam \my_processor|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
cycloneive_lcell_comb \my_processor|or_1 (
// Equation(s):
// \my_processor|or_1~combout  = ((\my_processor|dec_1|d4|d1|and1~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [27] $ (!\my_imem|altsyncram_component|auto_generated|q_a [28])))) # (!\my_processor|or_1~0_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|dec_1|d4|d1|and1~0_combout ),
	.datad(\my_processor|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|or_1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or_1 .lut_mask = 16'h90FF;
defparam \my_processor|or_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
cycloneive_lcell_comb \my_processor|mux5_1|start[4].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux5_1|start[4].mux0|or_1~0_combout  = (\my_processor|or_1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [26]) # ((!\my_processor|mux5_1|start[0].mux0|or_1~0_combout )))) # (!\my_processor|or_1~combout  & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_processor|or_1~combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_1|start[4].mux0|or_1~0 .lut_mask = 16'hAFCC;
defparam \my_processor|mux5_1|start[4].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA0;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055BC773939;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneive_lcell_comb \my_processor|mux5_1|start[0].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux5_1|start[0].mux0|or_1~1_combout  = (\my_processor|or_1~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [22] & \my_processor|mux5_1|start[0].mux0|or_1~0_combout )))) # (!\my_processor|or_1~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_processor|or_1~combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_1|start[0].mux0|or_1~1 .lut_mask = 16'hC0AA;
defparam \my_processor|mux5_1|start[0].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016149540;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneive_lcell_comb \my_processor|mux5_1|start[3].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux5_1|start[3].mux0|or_1~0_combout  = (\my_processor|or_1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [25]) # ((!\my_processor|mux5_1|start[0].mux0|or_1~0_combout )))) # (!\my_processor|or_1~combout  & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_processor|or_1~combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_1|start[3].mux0|or_1~0 .lut_mask = 16'hAFCC;
defparam \my_processor|mux5_1|start[3].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneive_lcell_comb \my_processor|mux5_1|start[1].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux5_1|start[1].mux0|or_1~0_combout  = (\my_processor|or_1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [23]) # ((!\my_processor|mux5_1|start[0].mux0|or_1~0_combout )))) # (!\my_processor|or_1~combout  & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|or_1~combout ),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_1|start[1].mux0|or_1~0 .lut_mask = 16'hBF8C;
defparam \my_processor|mux5_1|start[1].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~776 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~776_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & ((!\my_processor|mux5_1|start[3].mux0|or_1~0_combout ) # 
// (!\my_processor|mux5_1|start[0].mux0|or_1~1_combout ))))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.datac(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~776_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~776 .lut_mask = 16'h1500;
defparam \my_regfile|start5[0].trb2|out[0]~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \my_regfile|decoder3|d5|d1|and1~4 (
// Equation(s):
// \my_regfile|decoder3|d5|d1|and1~4_combout  = (\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & \my_processor|mux5_1|start[0].mux0|or_1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d1|and1~4 .lut_mask = 16'hF000;
defparam \my_regfile|decoder3|d5|d1|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~777 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~777_combout  = (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & ((!\my_processor|mux5_1|start[3].mux0|or_1~0_combout ) # 
// (!\my_processor|mux5_1|start[0].mux0|or_1~1_combout ))))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~777_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~777 .lut_mask = 16'h0105;
defparam \my_regfile|start5[0].trb2|out[0]~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \my_regfile|decoder3|d5|d2|and2~4 (
// Equation(s):
// \my_regfile|decoder3|d5|d2|and2~4_combout  = (\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & !\my_processor|mux5_1|start[0].mux0|or_1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d2|and2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d2|and2~4 .lut_mask = 16'h00F0;
defparam \my_regfile|decoder3|d5|d2|and2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N12
cycloneive_lcell_comb \my_regfile|decoder3|d5|d1|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d5|d1|and4~0_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d2|and2~4_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d1|and4~0 .lut_mask = 16'h1000;
defparam \my_regfile|decoder3|d5|d1|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and2~4 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and2~4_combout  = (!\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & !\my_processor|mux5_1|start[0].mux0|or_1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and2~4 .lut_mask = 16'h000F;
defparam \my_regfile|decoder3|d4|d2|and2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \my_regfile|decoder3|d4|d1|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d4|d1|and4~0_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and2~4_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d1|and4~0 .lut_mask = 16'h1000;
defparam \my_regfile|decoder3|d4|d1|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and1~5 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and1~5_combout  = (!\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & \my_processor|mux5_1|start[0].mux0|or_1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and1~5 .lut_mask = 16'h0F00;
defparam \my_regfile|decoder3|d4|d2|and1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
cycloneive_lcell_comb \my_regfile|decoder3|d4|d1|and3~0 (
// Equation(s):
// \my_regfile|decoder3|d4|d1|and3~0_combout  = (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d1|and3~0 .lut_mask = 16'h0400;
defparam \my_regfile|decoder3|d4|d1|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~27 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~27_combout  = (\my_regfile|start5[0].trb2|out[0]~777_combout ) # ((\my_regfile|decoder3|d5|d1|and4~0_combout ) # ((\my_regfile|decoder3|d4|d1|and4~0_combout ) # (\my_regfile|decoder3|d4|d1|and3~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~777_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datac(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~27 .lut_mask = 16'hFFFE;
defparam \my_regfile|start5[0].trb2|out[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~778 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~778_combout  = (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & ((!\my_processor|mux5_1|start[3].mux0|or_1~0_combout ) # 
// (!\my_processor|mux5_1|start[0].mux0|or_1~1_combout ))))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.datac(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~778_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~778 .lut_mask = 16'h2A00;
defparam \my_regfile|start5[0].trb2|out[0]~778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
cycloneive_lcell_comb \my_regfile|decoder3|d6|d1|and3~0 (
// Equation(s):
// \my_regfile|decoder3|d6|d1|and3~0_combout  = (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d1|and3~0 .lut_mask = 16'h4000;
defparam \my_regfile|decoder3|d6|d1|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneive_lcell_comb \my_regfile|decoder3|d7|d1|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d7|d1|and4~0_combout  = (\my_regfile|decoder3|d5|d2|and2~4_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & !\my_processor|mux5_1|start[1].mux0|or_1~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and2~4_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d1|and4~0 .lut_mask = 16'h0080;
defparam \my_regfile|decoder3|d7|d1|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \my_regfile|decoder3|d6|d1|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d6|d1|and4~0_combout  = (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and2~4_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d1|and4~0 .lut_mask = 16'h2000;
defparam \my_regfile|decoder3|d6|d1|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~28 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~28_combout  = (\my_regfile|start5[0].trb2|out[0]~778_combout ) # ((\my_regfile|decoder3|d6|d1|and3~0_combout ) # ((\my_regfile|decoder3|d7|d1|and4~0_combout ) # (\my_regfile|decoder3|d6|d1|and4~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~778_combout ),
	.datab(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datac(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~28 .lut_mask = 16'hFFFE;
defparam \my_regfile|start5[0].trb2|out[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~29 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~29_combout  = (\my_regfile|start5[0].trb2|out[0]~776_combout ) # ((\my_regfile|decoder3|d5|d1|and1~4_combout ) # ((\my_regfile|start5[0].trb2|out[0]~27_combout ) # (\my_regfile|start5[0].trb2|out[0]~28_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~776_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~27_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~29 .lut_mask = 16'hFFFE;
defparam \my_regfile|start5[0].trb2|out[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
cycloneive_lcell_comb \my_regfile|decoder3|d6|d2|and1~4 (
// Equation(s):
// \my_regfile|decoder3|d6|d2|and1~4_combout  = (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_processor|mux5_1|start[1].mux0|or_1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d2|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d2|and1~4 .lut_mask = 16'hF000;
defparam \my_regfile|decoder3|d6|d2|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneive_lcell_comb \my_regfile|decoder3|d7|d1|and1~4 (
// Equation(s):
// \my_regfile|decoder3|d7|d1|and1~4_combout  = (\my_processor|mux5_1|start[0].mux0|or_1~1_combout  & (\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & \my_regfile|decoder3|d6|d2|and1~4_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.datab(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d1|and1~4 .lut_mask = 16'h8000;
defparam \my_regfile|decoder3|d7|d1|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneive_lcell_comb \my_processor|dec_1|d5|d2|and4 (
// Equation(s):
// \my_processor|dec_1|d5|d2|and4~combout  = (\my_processor|dec_1|d5|d2|and4~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dec_1|d5|d2|and4~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|dec_1|d5|d2|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d5|d2|and4 .lut_mask = 16'h00F0;
defparam \my_processor|dec_1|d5|d2|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N20
cycloneive_lcell_comb \my_processor|or_5~0 (
// Equation(s):
// \my_processor|or_5~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [27] $ (!\my_imem|altsyncram_component|auto_generated|q_a 
// [29]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|or_5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or_5~0 .lut_mask = 16'h0201;
defparam \my_processor|or_5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
cycloneive_lcell_comb \my_processor|or_5~1 (
// Equation(s):
// \my_processor|or_5~1_combout  = (\my_processor|dec_1|d5|d2|and4~combout ) # (((!\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|or_5~0_combout )) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout ))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|or_5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|or_5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or_5~1 .lut_mask = 16'hBFBB;
defparam \my_processor|or_5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneive_lcell_comb \my_processor|dec_1|d6|d1|and2~1 (
// Equation(s):
// \my_processor|dec_1|d6|d1|and2~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [31] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// \my_processor|dec_1|d4|d1|and2~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|dec_1|d4|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_processor|dec_1|d6|d1|and2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d6|d1|and2~1 .lut_mask = 16'h0800;
defparam \my_processor|dec_1|d6|d1|and2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
cycloneive_lcell_comb \my_regfile|decoder1|d7|and5~0 (
// Equation(s):
// \my_regfile|decoder1|d7|and5~0_combout  = ((!\my_imem|altsyncram_component|auto_generated|q_a [25]) # (!\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_imem|altsyncram_component|auto_generated|q_a [26])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|decoder1|d7|and5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder1|d7|and5~0 .lut_mask = 16'h7F7F;
defparam \my_regfile|decoder1|d7|and5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N4
cycloneive_lcell_comb \my_regfile|decoder1|d7|and5~1 (
// Equation(s):
// \my_regfile|decoder1|d7|and5~1_combout  = (!\my_processor|dec_1|d6|d1|and2~1_combout  & (\my_regfile|decoder1|d7|and5~0_combout  & \my_processor|mux32_8|start[30].mux0|or_1~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d6|d1|and2~1_combout ),
	.datac(\my_regfile|decoder1|d7|and5~0_combout ),
	.datad(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder1|d7|and5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder1|d7|and5~1 .lut_mask = 16'h3000;
defparam \my_regfile|decoder1|d7|and5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N0
cycloneive_lcell_comb \my_processor|mux5_4|start[0].mux0|or_1 (
// Equation(s):
// \my_processor|mux5_4|start[0].mux0|or_1~combout  = (\my_processor|dec_1|d4|d2|and1~combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [22] & \my_processor|mux5_1|start[0].mux0|or_1~0_combout ))

	.dataa(\my_processor|dec_1|d4|d2|and1~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_4|start[0].mux0|or_1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_4|start[0].mux0|or_1 .lut_mask = 16'hEEAA;
defparam \my_processor|mux5_4|start[0].mux0|or_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N22
cycloneive_lcell_comb \my_processor|mux5_4|start[1].mux0|or_1 (
// Equation(s):
// \my_processor|mux5_4|start[1].mux0|or_1~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23]) # ((\my_processor|dec_1|d6|d1|and2~1_combout ) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|dec_1|d6|d1|and2~1_combout ),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|mux5_4|start[1].mux0|or_1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_4|start[1].mux0|or_1 .lut_mask = 16'hEFEF;
defparam \my_processor|mux5_4|start[1].mux0|or_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N24
cycloneive_lcell_comb \my_regfile|start1[31].and1 (
// Equation(s):
// \my_regfile|start1[31].and1~combout  = (\my_processor|or_5~1_combout  & (!\my_regfile|decoder1|d7|and5~1_combout  & (\my_processor|mux5_4|start[0].mux0|or_1~combout  & \my_processor|mux5_4|start[1].mux0|or_1~combout )))

	.dataa(\my_processor|or_5~1_combout ),
	.datab(\my_regfile|decoder1|d7|and5~1_combout ),
	.datac(\my_processor|mux5_4|start[0].mux0|or_1~combout ),
	.datad(\my_processor|mux5_4|start[1].mux0|or_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[31].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[31].and1 .lut_mask = 16'h2000;
defparam \my_regfile|start1[31].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N7
dffeas \my_regfile|start2[31].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneive_lcell_comb \my_processor|mux5_4|start[2].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux5_4|start[2].mux0|or_1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_processor|dec_1|d6|d1|and2~1_combout  & \my_processor|mux32_8|start[30].mux0|or_1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|dec_1|d6|d1|and2~1_combout ),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_4|start[2].mux0|or_1~0 .lut_mask = 16'h1100;
defparam \my_processor|mux5_4|start[2].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N12
cycloneive_lcell_comb \my_processor|mux5_4|start[4].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux5_4|start[4].mux0|or_1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & !\my_processor|dec_1|d4|d2|and1~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_processor|dec_1|d4|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_4|start[4].mux0|or_1~0 .lut_mask = 16'h0050;
defparam \my_processor|mux5_4|start[4].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N28
cycloneive_lcell_comb \my_processor|mux5_3|start[3].mux0|or_1 (
// Equation(s):
// \my_processor|mux5_3|start[3].mux0|or_1~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25]) # ((\my_processor|dec_1|d6|d1|and2~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [27] $ 
// (\my_imem|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_3|start[3].mux0|or_1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_3|start[3].mux0|or_1 .lut_mask = 16'hDECC;
defparam \my_processor|mux5_3|start[3].mux0|or_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N16
cycloneive_lcell_comb \my_regfile|start1[5].and1~0 (
// Equation(s):
// \my_regfile|start1[5].and1~0_combout  = (\my_processor|or_5~1_combout  & (\my_processor|mux5_4|start[0].mux0|or_1~combout  & !\my_processor|mux5_4|start[1].mux0|or_1~combout ))

	.dataa(\my_processor|or_5~1_combout ),
	.datab(gnd),
	.datac(\my_processor|mux5_4|start[0].mux0|or_1~combout ),
	.datad(\my_processor|mux5_4|start[1].mux0|or_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[5].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[5].and1~0 .lut_mask = 16'h00A0;
defparam \my_regfile|start1[5].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N14
cycloneive_lcell_comb \my_regfile|start1[1].and1~0 (
// Equation(s):
// \my_regfile|start1[1].and1~0_combout  = (\my_processor|mux5_4|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_3|start[3].mux0|or_1~combout  & \my_regfile|start1[5].and1~0_combout )))

	.dataa(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_3|start[3].mux0|or_1~combout ),
	.datad(\my_regfile|start1[5].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[1].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[1].and1~0 .lut_mask = 16'h0800;
defparam \my_regfile|start1[1].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N27
dffeas \my_regfile|start2[1].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and3~4 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and3~4_combout  = (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & !\my_processor|mux5_1|start[2].mux0|or_1~0_combout )

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and3~4 .lut_mask = 16'h0055;
defparam \my_regfile|decoder3|d4|d2|and3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and3~5 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and3~5_combout  = (!\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[0].mux0|or_1~1_combout  & (\my_regfile|decoder3|d4|d2|and3~4_combout  & !\my_processor|mux5_1|start[4].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datad(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and3~5 .lut_mask = 16'h0040;
defparam \my_regfile|decoder3|d4|d2|and3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N4
cycloneive_lcell_comb \my_regfile|start1[30].and1~0 (
// Equation(s):
// \my_regfile|start1[30].and1~0_combout  = (\my_processor|mux5_4|start[1].mux0|or_1~combout  & (\my_processor|or_5~1_combout  & !\my_processor|mux5_4|start[0].mux0|or_1~combout ))

	.dataa(\my_processor|mux5_4|start[1].mux0|or_1~combout ),
	.datab(\my_processor|or_5~1_combout ),
	.datac(gnd),
	.datad(\my_processor|mux5_4|start[0].mux0|or_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[30].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[30].and1~0 .lut_mask = 16'h0088;
defparam \my_regfile|start1[30].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N24
cycloneive_lcell_comb \my_regfile|start1[2].and1~0 (
// Equation(s):
// \my_regfile|start1[2].and1~0_combout  = (\my_processor|mux5_4|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (\my_regfile|start1[30].and1~0_combout  & !\my_processor|mux5_3|start[3].mux0|or_1~combout )))

	.dataa(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|start1[30].and1~0_combout ),
	.datad(\my_processor|mux5_3|start[3].mux0|or_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[2].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[2].and1~0 .lut_mask = 16'h0080;
defparam \my_regfile|start1[2].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N3
dffeas \my_regfile|start2[2].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and2~5 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and2~5_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and2~4_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and2~5 .lut_mask = 16'h0400;
defparam \my_regfile|decoder3|d4|d2|and2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~176 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~176_combout  = (\my_regfile|start2[1].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[2].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[1].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and3~5_combout  & ((\my_regfile|start2[2].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~176 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[8]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N20
cycloneive_lcell_comb \my_regfile|start1[4].and1~0 (
// Equation(s):
// \my_regfile|start1[4].and1~0_combout  = (\my_processor|or_5~1_combout  & (!\my_processor|mux5_4|start[0].mux0|or_1~combout  & !\my_processor|mux5_4|start[1].mux0|or_1~combout ))

	.dataa(\my_processor|or_5~1_combout ),
	.datab(gnd),
	.datac(\my_processor|mux5_4|start[0].mux0|or_1~combout ),
	.datad(\my_processor|mux5_4|start[1].mux0|or_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[4].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[4].and1~0 .lut_mask = 16'h000A;
defparam \my_regfile|start1[4].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N2
cycloneive_lcell_comb \my_processor|mux5_4|start[3].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux5_4|start[3].mux0|or_1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_processor|mux5_1|start[0].mux0|or_1~0_combout  & !\my_processor|dec_1|d4|d2|and1~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_processor|dec_1|d4|d2|and1~combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_4|start[3].mux0|or_1~0 .lut_mask = 16'h0030;
defparam \my_processor|mux5_4|start[3].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N0
cycloneive_lcell_comb \my_regfile|start1[8].and1 (
// Equation(s):
// \my_regfile|start1[8].and1~combout  = (\my_regfile|start1[4].and1~0_combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & \my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_regfile|start1[4].and1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[8].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[8].and1 .lut_mask = 16'h0800;
defparam \my_regfile|start1[8].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N17
dffeas \my_regfile|start2[8].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N18
cycloneive_lcell_comb \my_regfile|start2[7].reg32_2|start[8].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[7].reg32_2|start[8].dff1|q~feeder_combout  = \my_processor|mux32_8|start[8].mux0|or_1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[7].reg32_2|start[8].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[8].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[7].reg32_2|start[8].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N30
cycloneive_lcell_comb \my_regfile|start1[27].and1~0 (
// Equation(s):
// \my_regfile|start1[27].and1~0_combout  = (\my_processor|mux5_4|start[1].mux0|or_1~combout  & (\my_processor|or_5~1_combout  & \my_processor|mux5_4|start[0].mux0|or_1~combout ))

	.dataa(\my_processor|mux5_4|start[1].mux0|or_1~combout ),
	.datab(\my_processor|or_5~1_combout ),
	.datac(gnd),
	.datad(\my_processor|mux5_4|start[0].mux0|or_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[27].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[27].and1~0 .lut_mask = 16'h8800;
defparam \my_regfile|start1[27].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N26
cycloneive_lcell_comb \my_regfile|start1[7].and1 (
// Equation(s):
// \my_regfile|start1[7].and1~combout  = (!\my_processor|mux5_3|start[3].mux0|or_1~combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (\my_regfile|start1[27].and1~0_combout  & !\my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_3|start[3].mux0|or_1~combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|start1[27].and1~0_combout ),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[7].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[7].and1 .lut_mask = 16'h0040;
defparam \my_regfile|start1[7].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N19
dffeas \my_regfile|start2[7].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[7].reg32_2|start[8].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N14
cycloneive_lcell_comb \my_regfile|decoder3|d4|d1|and1~4 (
// Equation(s):
// \my_regfile|decoder3|d4|d1|and1~4_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d1|and1~4 .lut_mask = 16'h4000;
defparam \my_regfile|decoder3|d4|d1|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneive_lcell_comb \my_regfile|decoder3|d5|d2|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d5|d2|and4~0_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d2|and2~4_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d2|and4~0 .lut_mask = 16'h0100;
defparam \my_regfile|decoder3|d5|d2|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~179 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~179_combout  = (\my_regfile|start2[8].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[8].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|start2[7].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~179 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[8]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N12
cycloneive_lcell_comb \my_regfile|start2[10].reg32_2|start[8].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[10].reg32_2|start[8].dff1|q~feeder_combout  = \my_processor|mux32_8|start[8].mux0|or_1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[10].reg32_2|start[8].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[8].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[10].reg32_2|start[8].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N4
cycloneive_lcell_comb \my_regfile|start1[10].and1 (
// Equation(s):
// \my_regfile|start1[10].and1~combout  = (\my_regfile|start1[30].and1~0_combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & \my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_regfile|start1[30].and1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[10].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[10].and1 .lut_mask = 16'h0800;
defparam \my_regfile|start1[10].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N13
dffeas \my_regfile|start2[10].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[10].reg32_2|start[8].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
cycloneive_lcell_comb \my_regfile|start2[11].reg32_2|start[8].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[11].reg32_2|start[8].dff1|q~feeder_combout  = \my_processor|mux32_8|start[8].mux0|or_1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[11].reg32_2|start[8].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[8].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[11].reg32_2|start[8].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N30
cycloneive_lcell_comb \my_regfile|start1[11].and1 (
// Equation(s):
// \my_regfile|start1[11].and1~combout  = (\my_regfile|start1[27].and1~0_combout  & (!\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & \my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_regfile|start1[27].and1~0_combout ),
	.datab(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[11].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[11].and1 .lut_mask = 16'h2000;
defparam \my_regfile|start1[11].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N31
dffeas \my_regfile|start2[11].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[11].reg32_2|start[8].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and1~4 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and1~4_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_processor|mux5_1|start[1].mux0|or_1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and1~4 .lut_mask = 16'h0F00;
defparam \my_regfile|decoder3|d4|d2|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneive_lcell_comb \my_regfile|decoder3|d5|d2|and1~4 (
// Equation(s):
// \my_regfile|decoder3|d5|d2|and1~4_combout  = (\my_processor|mux5_1|start[0].mux0|or_1~1_combout  & (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and1~4_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.datab(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d2|and1~4 .lut_mask = 16'h2000;
defparam \my_regfile|decoder3|d5|d2|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneive_lcell_comb \my_regfile|decoder3|d5|d2|and2~5 (
// Equation(s):
// \my_regfile|decoder3|d5|d2|and2~5_combout  = (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_regfile|decoder3|d5|d2|and2~4_combout  & \my_processor|mux5_1|start[1].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|decoder3|d5|d2|and2~4_combout ),
	.datad(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d2|and2~5 .lut_mask = 16'h1000;
defparam \my_regfile|decoder3|d5|d2|and2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~180 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~180_combout  = (\my_regfile|start2[10].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and2~5_combout  & ((\my_regfile|start2[11].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|start2[11].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~180 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[8]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N22
cycloneive_lcell_comb \my_regfile|start1[6].and1 (
// Equation(s):
// \my_regfile|start1[6].and1~combout  = (!\my_processor|mux5_3|start[3].mux0|or_1~combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_4|start[2].mux0|or_1~0_combout  & \my_regfile|start1[30].and1~0_combout )))

	.dataa(\my_processor|mux5_3|start[3].mux0|or_1~combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|start1[30].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[6].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[6].and1 .lut_mask = 16'h0400;
defparam \my_regfile|start1[6].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N17
dffeas \my_regfile|start2[6].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneive_lcell_comb \my_regfile|start2[5].reg32_2|start[8].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[5].reg32_2|start[8].dff1|q~feeder_combout  = \my_processor|mux32_8|start[8].mux0|or_1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[5].reg32_2|start[8].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[8].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[5].reg32_2|start[8].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N14
cycloneive_lcell_comb \my_regfile|start1[5].and1 (
// Equation(s):
// \my_regfile|start1[5].and1~combout  = (!\my_processor|mux5_3|start[3].mux0|or_1~combout  & (!\my_processor|mux5_4|start[2].mux0|or_1~0_combout  & (\my_regfile|start1[5].and1~0_combout  & \my_processor|mux5_4|start[4].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_3|start[3].mux0|or_1~combout ),
	.datab(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.datac(\my_regfile|start1[5].and1~0_combout ),
	.datad(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[5].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[5].and1 .lut_mask = 16'h1000;
defparam \my_regfile|start1[5].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N19
dffeas \my_regfile|start2[5].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[5].reg32_2|start[8].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneive_lcell_comb \my_regfile|decoder3|d4|d1|and2~0 (
// Equation(s):
// \my_regfile|decoder3|d4|d1|and2~0_combout  = (!\my_processor|mux5_1|start[0].mux0|or_1~1_combout  & (!\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & (\my_regfile|decoder3|d4|d2|and1~4_combout  & \my_processor|mux5_1|start[2].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.datab(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datad(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d1|and2~0 .lut_mask = 16'h1000;
defparam \my_regfile|decoder3|d4|d1|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~178 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~178_combout  = (\my_regfile|start2[6].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~178 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[8]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N24
cycloneive_lcell_comb \my_regfile|start1[12].and1 (
// Equation(s):
// \my_regfile|start1[12].and1~combout  = (\my_regfile|start1[4].and1~0_combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & !\my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_regfile|start1[4].and1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[12].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[12].and1 .lut_mask = 16'h0008;
defparam \my_regfile|start1[12].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N3
dffeas \my_regfile|start2[12].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
cycloneive_lcell_comb \my_regfile|decoder3|d5|d1|and3~0 (
// Equation(s):
// \my_regfile|decoder3|d5|d1|and3~0_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d1|and1~4_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d1|and3~0 .lut_mask = 16'h1000;
defparam \my_regfile|decoder3|d5|d1|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N22
cycloneive_lcell_comb \my_regfile|start1[13].and1 (
// Equation(s):
// \my_regfile|start1[13].and1~combout  = (!\my_processor|mux5_4|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & \my_regfile|start1[5].and1~0_combout )))

	.dataa(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datad(\my_regfile|start1[5].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[13].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[13].and1 .lut_mask = 16'h0400;
defparam \my_regfile|start1[13].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N5
dffeas \my_regfile|start2[13].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~181 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~181_combout  = (\my_regfile|start2[12].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~181 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[8]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~182 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~182_combout  = (\my_regfile|start5[0].trb2|out[8]~179_combout  & (\my_regfile|start5[0].trb2|out[8]~180_combout  & (\my_regfile|start5[0].trb2|out[8]~178_combout  & \my_regfile|start5[0].trb2|out[8]~181_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[8]~179_combout ),
	.datab(\my_regfile|start5[0].trb2|out[8]~180_combout ),
	.datac(\my_regfile|start5[0].trb2|out[8]~178_combout ),
	.datad(\my_regfile|start5[0].trb2|out[8]~181_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~182 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[8]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[8].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[8].dff1|q~feeder_combout  = \my_processor|mux32_8|start[8].mux0|or_1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[8].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[8].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[25].reg32_2|start[8].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N26
cycloneive_lcell_comb \my_regfile|start1[25].and1 (
// Equation(s):
// \my_regfile|start1[25].and1~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_regfile|start1[5].and1~0_combout  & (\my_processor|mux5_4|start[2].mux0|or_1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_regfile|start1[5].and1~0_combout ),
	.datac(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[25].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[25].and1 .lut_mask = 16'h8000;
defparam \my_regfile|start1[25].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N3
dffeas \my_regfile|start2[25].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[8].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N28
cycloneive_lcell_comb \my_regfile|start1[9].and1 (
// Equation(s):
// \my_regfile|start1[9].and1~combout  = (\my_processor|mux5_4|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & \my_regfile|start1[5].and1~0_combout )))

	.dataa(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datad(\my_regfile|start1[5].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[9].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[9].and1 .lut_mask = 16'h0800;
defparam \my_regfile|start1[9].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N19
dffeas \my_regfile|start2[9].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \my_regfile|decoder3|d7|d2|and3~0 (
// Equation(s):
// \my_regfile|decoder3|d7|d2|and3~0_combout  = (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d1|and1~4_combout )))

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d2|and3~0 .lut_mask = 16'h0400;
defparam \my_regfile|decoder3|d7|d2|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~175 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~175_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & ((\my_regfile|start2[25].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~175 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[8]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N30
cycloneive_lcell_comb \my_regfile|start2[4].reg32_2|start[8].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[4].reg32_2|start[8].dff1|q~feeder_combout  = \my_processor|mux32_8|start[8].mux0|or_1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[4].reg32_2|start[8].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[8].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[4].reg32_2|start[8].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N18
cycloneive_lcell_comb \my_regfile|start1[4].and1 (
// Equation(s):
// \my_regfile|start1[4].and1~combout  = (!\my_processor|mux5_3|start[3].mux0|or_1~combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_4|start[2].mux0|or_1~0_combout  & \my_regfile|start1[4].and1~0_combout )))

	.dataa(\my_processor|mux5_3|start[3].mux0|or_1~combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|start1[4].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[4].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[4].and1 .lut_mask = 16'h0400;
defparam \my_regfile|start1[4].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N31
dffeas \my_regfile|start2[4].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[4].reg32_2|start[8].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N24
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and1~6 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and1~6_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and1~6 .lut_mask = 16'h0400;
defparam \my_regfile|decoder3|d4|d2|and1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~177 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~177_combout  = (\my_regfile|start2[4].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|start2[4].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~177 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[8]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~183 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~183_combout  = (\my_regfile|start5[0].trb2|out[8]~176_combout  & (\my_regfile|start5[0].trb2|out[8]~182_combout  & (\my_regfile|start5[0].trb2|out[8]~175_combout  & \my_regfile|start5[0].trb2|out[8]~177_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[8]~176_combout ),
	.datab(\my_regfile|start5[0].trb2|out[8]~182_combout ),
	.datac(\my_regfile|start5[0].trb2|out[8]~175_combout ),
	.datad(\my_regfile|start5[0].trb2|out[8]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~183 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[8]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N18
cycloneive_lcell_comb \my_regfile|start1[20].and1 (
// Equation(s):
// \my_regfile|start1[20].and1~combout  = (!\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & (!\my_processor|mux5_4|start[2].mux0|or_1~0_combout  & \my_regfile|start1[4].and1~0_combout )))

	.dataa(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|start1[4].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[20].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[20].and1 .lut_mask = 16'h0400;
defparam \my_regfile|start1[20].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N1
dffeas \my_regfile|start2[20].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N2
cycloneive_lcell_comb \my_regfile|start1[21].and1 (
// Equation(s):
// \my_regfile|start1[21].and1~combout  = (!\my_processor|mux5_4|start[2].mux0|or_1~0_combout  & (!\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & \my_regfile|start1[5].and1~0_combout )))

	.dataa(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datad(\my_regfile|start1[5].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[21].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[21].and1 .lut_mask = 16'h1000;
defparam \my_regfile|start1[21].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N27
dffeas \my_regfile|start2[21].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~188 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~188_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~188 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[8]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder_combout  = \my_processor|mux32_8|start[8].mux0|or_1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N14
cycloneive_lcell_comb \my_regfile|start1[18].and1 (
// Equation(s):
// \my_regfile|start1[18].and1~combout  = (\my_regfile|start1[30].and1~0_combout  & (!\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & \my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_regfile|start1[30].and1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[18].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[18].and1 .lut_mask = 16'h2000;
defparam \my_regfile|start1[18].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N19
dffeas \my_regfile|start2[18].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[8].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N20
cycloneive_lcell_comb \my_regfile|start1[19].and1 (
// Equation(s):
// \my_regfile|start1[19].and1~combout  = (!\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (\my_regfile|start1[27].and1~0_combout  & (\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & \my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|start1[27].and1~0_combout ),
	.datac(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[19].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[19].and1 .lut_mask = 16'h4000;
defparam \my_regfile|start1[19].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N13
dffeas \my_regfile|start2[19].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \my_regfile|decoder3|d6|d2|and2~4 (
// Equation(s):
// \my_regfile|decoder3|d6|d2|and2~4_combout  = (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and2~4_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d2|and2~4 .lut_mask = 16'h2000;
defparam \my_regfile|decoder3|d6|d2|and2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \my_regfile|decoder3|d6|d2|and1~5 (
// Equation(s):
// \my_regfile|decoder3|d6|d2|and1~5_combout  = (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_regfile|decoder3|d4|d2|and1~5_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & !\my_processor|mux5_1|start[2].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d2|and1~5 .lut_mask = 16'h0080;
defparam \my_regfile|decoder3|d6|d2|and1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~187 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~187_combout  = (\my_regfile|start2[18].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~187 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[8]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneive_lcell_comb \my_regfile|decoder3|d6|d2|and3~4 (
// Equation(s):
// \my_regfile|decoder3|d6|d2|and3~4_combout  = (!\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[0].mux0|or_1~1_combout  & (\my_regfile|decoder3|d4|d2|and3~4_combout  & \my_processor|mux5_1|start[4].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datad(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d2|and3~4 .lut_mask = 16'h4000;
defparam \my_regfile|decoder3|d6|d2|and3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N12
cycloneive_lcell_comb \my_regfile|start1[17].and1 (
// Equation(s):
// \my_regfile|start1[17].and1~combout  = (\my_processor|mux5_4|start[2].mux0|or_1~0_combout  & (!\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & \my_regfile|start1[5].and1~0_combout )))

	.dataa(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datad(\my_regfile|start1[5].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[17].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[17].and1 .lut_mask = 16'h2000;
defparam \my_regfile|start1[17].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N5
dffeas \my_regfile|start2[17].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \my_regfile|start2[16].reg32_2|start[8].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[16].reg32_2|start[8].dff1|q~feeder_combout  = \my_processor|mux32_8|start[8].mux0|or_1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[16].reg32_2|start[8].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[8].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[16].reg32_2|start[8].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N18
cycloneive_lcell_comb \my_regfile|start1[16].and1 (
// Equation(s):
// \my_regfile|start1[16].and1~combout  = (\my_processor|mux5_4|start[2].mux0|or_1~0_combout  & (!\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & \my_regfile|start1[4].and1~0_combout )))

	.dataa(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datad(\my_regfile|start1[4].and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[16].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[16].and1 .lut_mask = 16'h2000;
defparam \my_regfile|start1[16].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N13
dffeas \my_regfile|start2[16].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[16].reg32_2|start[8].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~185 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~185_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datad(\my_regfile|start2[16].reg32_2|start[8].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~185 .lut_mask = 16'hBF3F;
defparam \my_regfile|start5[0].trb2|out[8]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N6
cycloneive_lcell_comb \my_regfile|start1[14].and1 (
// Equation(s):
// \my_regfile|start1[14].and1~combout  = (\my_regfile|start1[30].and1~0_combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & !\my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_regfile|start1[30].and1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[14].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[14].and1 .lut_mask = 16'h0008;
defparam \my_regfile|start1[14].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N31
dffeas \my_regfile|start2[14].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
cycloneive_lcell_comb \my_regfile|start2[15].reg32_2|start[8].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[15].reg32_2|start[8].dff1|q~feeder_combout  = \my_processor|mux32_8|start[8].mux0|or_1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[15].reg32_2|start[8].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[8].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[15].reg32_2|start[8].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N16
cycloneive_lcell_comb \my_regfile|start1[15].and1 (
// Equation(s):
// \my_regfile|start1[15].and1~combout  = (!\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (\my_regfile|start1[27].and1~0_combout  & !\my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|start1[27].and1~0_combout ),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[15].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[15].and1 .lut_mask = 16'h0040;
defparam \my_regfile|start1[15].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N21
dffeas \my_regfile|start2[15].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[15].reg32_2|start[8].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N18
cycloneive_lcell_comb \my_regfile|decoder3|d5|d1|and2~4 (
// Equation(s):
// \my_regfile|decoder3|d5|d1|and2~4_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d2|and2~4_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d1|and2~4 .lut_mask = 16'h4000;
defparam \my_regfile|decoder3|d5|d1|and2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N4
cycloneive_lcell_comb \my_regfile|decoder3|d5|d1|and1~5 (
// Equation(s):
// \my_regfile|decoder3|d5|d1|and1~5_combout  = (\my_processor|mux5_1|start[0].mux0|or_1~1_combout  & (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and1~4_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.datab(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d1|and1~5 .lut_mask = 16'h8000;
defparam \my_regfile|decoder3|d5|d1|and1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~184 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~184_combout  = (\my_regfile|start2[14].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and1~5_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|start2[15].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~184 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[8]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~186 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~186_combout  = (\my_regfile|start5[0].trb2|out[8]~185_combout  & (\my_regfile|start5[0].trb2|out[8]~184_combout  & ((\my_regfile|start2[17].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[8]~185_combout ),
	.datad(\my_regfile|start5[0].trb2|out[8]~184_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~186 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[8]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N0
cycloneive_lcell_comb \my_regfile|start1[24].and1 (
// Equation(s):
// \my_regfile|start1[24].and1~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_regfile|start1[4].and1~0_combout  & (\my_processor|mux5_4|start[2].mux0|or_1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_regfile|start1[4].and1~0_combout ),
	.datac(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|start1[24].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[24].and1 .lut_mask = 16'h8000;
defparam \my_regfile|start1[24].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N29
dffeas \my_regfile|start2[24].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \my_regfile|decoder3|d7|d2|and2~4 (
// Equation(s):
// \my_regfile|decoder3|d7|d2|and2~4_combout  = (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d2|and2~4_combout )))

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d2|and2~4 .lut_mask = 16'h4000;
defparam \my_regfile|decoder3|d7|d2|and2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \my_regfile|start2[26].reg32_2|start[8].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[26].reg32_2|start[8].dff1|q~feeder_combout  = \my_processor|mux32_8|start[8].mux0|or_1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[26].reg32_2|start[8].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[8].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[26].reg32_2|start[8].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N12
cycloneive_lcell_comb \my_regfile|start1[26].and1 (
// Equation(s):
// \my_regfile|start1[26].and1~combout  = (\my_regfile|start1[30].and1~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_regfile|start1[30].and1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[26].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[26].and1 .lut_mask = 16'h8000;
defparam \my_regfile|start1[26].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N13
dffeas \my_regfile|start2[26].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[26].reg32_2|start[8].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \my_regfile|decoder3|d7|d2|and4~0 (
// Equation(s):
// \my_regfile|decoder3|d7|d2|and4~0_combout  = (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d2|and2~4_combout )))

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d2|and4~0 .lut_mask = 16'h0400;
defparam \my_regfile|decoder3|d7|d2|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~190 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~190_combout  = (\my_regfile|start2[24].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~190 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[8]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N4
cycloneive_lcell_comb \my_regfile|start1[22].and1 (
// Equation(s):
// \my_regfile|start1[22].and1~combout  = (\my_regfile|start1[30].and1~0_combout  & (!\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & !\my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_regfile|start1[30].and1~0_combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[22].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[22].and1 .lut_mask = 16'h0020;
defparam \my_regfile|start1[22].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N23
dffeas \my_regfile|start2[22].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \my_regfile|decoder3|d6|d1|and1~4 (
// Equation(s):
// \my_regfile|decoder3|d6|d1|and1~4_combout  = (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d4|d2|and1~5_combout )))

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d1|and1~4 .lut_mask = 16'h8000;
defparam \my_regfile|decoder3|d6|d1|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N10
cycloneive_lcell_comb \my_regfile|start1[23].and1 (
// Equation(s):
// \my_regfile|start1[23].and1~combout  = (!\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (\my_regfile|start1[27].and1~0_combout  & (\my_processor|mux5_4|start[3].mux0|or_1~0_combout  & !\my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|start1[27].and1~0_combout ),
	.datac(\my_processor|mux5_4|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[23].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[23].and1 .lut_mask = 16'h0040;
defparam \my_regfile|start1[23].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \my_regfile|start2[23].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
cycloneive_lcell_comb \my_regfile|decoder3|d6|d1|and2~0 (
// Equation(s):
// \my_regfile|decoder3|d6|d1|and2~0_combout  = (!\my_processor|mux5_1|start[0].mux0|or_1~1_combout  & (!\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & \my_regfile|decoder3|d6|d2|and1~4_combout )))

	.dataa(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.datab(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d6|d1|and2~0 .lut_mask = 16'h1000;
defparam \my_regfile|decoder3|d6|d1|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~189 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~189_combout  = (\my_regfile|start2[22].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~189 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[8]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N24
cycloneive_lcell_comb \my_regfile|start1[28].and1 (
// Equation(s):
// \my_regfile|start1[28].and1~combout  = (!\my_processor|mux5_4|start[1].mux0|or_1~combout  & (!\my_processor|mux5_4|start[0].mux0|or_1~combout  & (\my_processor|or_5~1_combout  & !\my_regfile|decoder1|d7|and5~1_combout )))

	.dataa(\my_processor|mux5_4|start[1].mux0|or_1~combout ),
	.datab(\my_processor|mux5_4|start[0].mux0|or_1~combout ),
	.datac(\my_processor|or_5~1_combout ),
	.datad(\my_regfile|decoder1|d7|and5~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[28].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[28].and1 .lut_mask = 16'h0010;
defparam \my_regfile|start1[28].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N11
dffeas \my_regfile|start2[28].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N10
cycloneive_lcell_comb \my_regfile|start1[27].and1 (
// Equation(s):
// \my_regfile|start1[27].and1~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|start1[27].and1~0_combout  & \my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_regfile|start1[27].and1~0_combout ),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[27].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[27].and1 .lut_mask = 16'h8000;
defparam \my_regfile|start1[27].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N17
dffeas \my_regfile|start2[27].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \my_regfile|decoder3|d7|d2|and1~4 (
// Equation(s):
// \my_regfile|decoder3|d7|d2|and1~4_combout  = (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[0].mux0|or_1~1_combout  & (\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & \my_regfile|decoder3|d6|d2|and1~4_combout )))

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.datac(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d2|and1~4 .lut_mask = 16'h4000;
defparam \my_regfile|decoder3|d7|d2|and1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~191 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~191_combout  = (\my_regfile|start2[28].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[28].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~191 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[8]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \my_regfile|decoder3|d7|d1|and2~4 (
// Equation(s):
// \my_regfile|decoder3|d7|d1|and2~4_combout  = (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d2|and2~4_combout )))

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d1|and2~4 .lut_mask = 16'h8000;
defparam \my_regfile|decoder3|d7|d1|and2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
cycloneive_lcell_comb \my_regfile|start1[29].and1 (
// Equation(s):
// \my_regfile|start1[29].and1~combout  = (\my_processor|or_5~1_combout  & (!\my_regfile|decoder1|d7|and5~1_combout  & (\my_processor|mux5_4|start[0].mux0|or_1~combout  & !\my_processor|mux5_4|start[1].mux0|or_1~combout )))

	.dataa(\my_processor|or_5~1_combout ),
	.datab(\my_regfile|decoder1|d7|and5~1_combout ),
	.datac(\my_processor|mux5_4|start[0].mux0|or_1~combout ),
	.datad(\my_processor|mux5_4|start[1].mux0|or_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[29].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[29].and1 .lut_mask = 16'h0020;
defparam \my_regfile|start1[29].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N9
dffeas \my_regfile|start2[29].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N14
cycloneive_lcell_comb \my_regfile|start1[30].and1 (
// Equation(s):
// \my_regfile|start1[30].and1~combout  = (\my_processor|or_5~1_combout  & (!\my_regfile|decoder1|d7|and5~1_combout  & (!\my_processor|mux5_4|start[0].mux0|or_1~combout  & \my_processor|mux5_4|start[1].mux0|or_1~combout )))

	.dataa(\my_processor|or_5~1_combout ),
	.datab(\my_regfile|decoder1|d7|and5~1_combout ),
	.datac(\my_processor|mux5_4|start[0].mux0|or_1~combout ),
	.datad(\my_processor|mux5_4|start[1].mux0|or_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[30].and1~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[30].and1 .lut_mask = 16'h0200;
defparam \my_regfile|start1[30].and1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N15
dffeas \my_regfile|start2[30].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
cycloneive_lcell_comb \my_regfile|decoder3|d7|d1|and3~0 (
// Equation(s):
// \my_regfile|decoder3|d7|d1|and3~0_combout  = (\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & (\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d1|and1~4_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d7|d1|and3~0 .lut_mask = 16'h2000;
defparam \my_regfile|decoder3|d7|d1|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~192 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~192_combout  = (\my_regfile|decoder3|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[30].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~192 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[8]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~193 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~193_combout  = (\my_regfile|start5[0].trb2|out[8]~190_combout  & (\my_regfile|start5[0].trb2|out[8]~189_combout  & (\my_regfile|start5[0].trb2|out[8]~191_combout  & \my_regfile|start5[0].trb2|out[8]~192_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[8]~190_combout ),
	.datab(\my_regfile|start5[0].trb2|out[8]~189_combout ),
	.datac(\my_regfile|start5[0].trb2|out[8]~191_combout ),
	.datad(\my_regfile|start5[0].trb2|out[8]~192_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~193 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[8]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~194 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~194_combout  = (\my_regfile|start5[0].trb2|out[8]~188_combout  & (\my_regfile|start5[0].trb2|out[8]~187_combout  & (\my_regfile|start5[0].trb2|out[8]~186_combout  & \my_regfile|start5[0].trb2|out[8]~193_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[8]~188_combout ),
	.datab(\my_regfile|start5[0].trb2|out[8]~187_combout ),
	.datac(\my_regfile|start5[0].trb2|out[8]~186_combout ),
	.datad(\my_regfile|start5[0].trb2|out[8]~193_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~194 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[8]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~195 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~195_combout  = (\my_regfile|start5[0].trb2|out[8]~183_combout  & (\my_regfile|start5[0].trb2|out[8]~194_combout  & ((\my_regfile|start2[31].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[8]~183_combout ),
	.datad(\my_regfile|start5[0].trb2|out[8]~194_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~195 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[8]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[8]~752 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[8]~752_combout  = (\my_regfile|start5[0].trb2|out[8]~195_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[8]~195_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[8]~752_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[8]~752 .lut_mask = 16'hFF33;
defparam \my_regfile|start5[0].trb2|out[8]~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneive_lcell_comb \my_processor|or_3~2 (
// Equation(s):
// \my_processor|or_3~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & ((\my_processor|dec_1|d4|d1|and1~0_combout ) # ((\my_processor|dec_1|d5|d2|and4~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [31])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|dec_1|d5|d2|and4~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|dec_1|d5|d2|and4~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_processor|dec_1|d4|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|or_3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or_3~2 .lut_mask = 16'hAE0C;
defparam \my_processor|or_3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N26
cycloneive_lcell_comb \my_processor|mux5_01|start[2].m3|and_1 (
// Equation(s):
// \my_processor|mux5_01|start[2].m3|and_1~combout  = (\my_processor|or_1~0_combout  & (!\my_processor|or_3~2_combout  & \my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\my_processor|or_1~0_combout ),
	.datac(\my_processor|or_3~2_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|mux5_01|start[2].m3|and_1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_01|start[2].m3|and_1 .lut_mask = 16'h0C00;
defparam \my_processor|mux5_01|start[2].m3|and_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneive_lcell_comb \my_processor|mux5_01|start[1].m3|and_1 (
// Equation(s):
// \my_processor|mux5_01|start[1].m3|and_1~combout  = (!\my_processor|or_3~2_combout  & (\my_processor|or_1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(gnd),
	.datac(\my_processor|or_1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_01|start[1].m3|and_1 .lut_mask = 16'h5000;
defparam \my_processor|mux5_01|start[1].m3|and_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneive_lcell_comb \my_processor|alu_1|Selector30~8 (
// Equation(s):
// \my_processor|alu_1|Selector30~8_combout  = (!\my_processor|or_3~2_combout  & (\my_processor|or_1~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [5]) # (\my_imem|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(\my_processor|or_1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~8 .lut_mask = 16'h4440;
defparam \my_processor|alu_1|Selector30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N18
cycloneive_lcell_comb \my_processor|mux5_01|start[0].m3|or_1~0 (
// Equation(s):
// \my_processor|mux5_01|start[0].m3|or_1~0_combout  = (!\my_processor|or_3~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [2]) # (!\my_processor|or_1~0_combout )))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(\my_processor|or_1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_01|start[0].m3|or_1~0 .lut_mask = 16'h5151;
defparam \my_processor|mux5_01|start[0].m3|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
cycloneive_lcell_comb \my_processor|alu_1|Selector30~9 (
// Equation(s):
// \my_processor|alu_1|Selector30~9_combout  = (!\my_processor|alu_1|Selector30~8_combout  & ((\my_processor|mux5_01|start[2].m3|and_1~combout  & (!\my_processor|mux5_01|start[1].m3|and_1~combout )) # (!\my_processor|mux5_01|start[2].m3|and_1~combout  & 
// ((\my_processor|mux5_01|start[1].m3|and_1~combout ) # (\my_processor|mux5_01|start[0].m3|or_1~0_combout )))))

	.dataa(\my_processor|mux5_01|start[2].m3|and_1~combout ),
	.datab(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.datac(\my_processor|alu_1|Selector30~8_combout ),
	.datad(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~9 .lut_mask = 16'h0706;
defparam \my_processor|alu_1|Selector30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~743 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~743_combout  = (\my_regfile|start5[0].trb2|out[0]~26_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[0]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~743_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~743 .lut_mask = 16'hFF33;
defparam \my_regfile|start5[0].trb2|out[0]~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[1].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[1].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|alu_1|Selector30~16_combout  & !\my_processor|mux32_8|start[8].mux0|or_1~4_combout )))) # 
// (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [1]) # ((\my_processor|mux32_8|start[8].mux0|or_1~4_combout ))))

	.dataa(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\my_processor|alu_1|Selector30~16_combout ),
	.datad(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[1].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[1].mux0|or_1~0 .lut_mask = 16'h55E4;
defparam \my_processor|mux32_8|start[1].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneive_lcell_comb \my_processor|mux5_2|start[1].mux0|and_1 (
// Equation(s):
// \my_processor|mux5_2|start[1].mux0|and_1~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [27]) # (!\my_processor|dec_1|d6|d1|and2~0_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_2|start[1].mux0|and_1 .lut_mask = 16'hA2AA;
defparam \my_processor|mux5_2|start[1].mux0|and_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneive_lcell_comb \my_processor|mux5_2|start[0].mux0|and_1 (
// Equation(s):
// \my_processor|mux5_2|start[0].mux0|and_1~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [27]) # (!\my_processor|dec_1|d6|d1|and2~0_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_2|start[0].mux0|and_1 .lut_mask = 16'hD0F0;
defparam \my_processor|mux5_2|start[0].mux0|and_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneive_lcell_comb \my_processor|mux5_2|start[2].mux0|and_1~2 (
// Equation(s):
// \my_processor|mux5_2|start[2].mux0|and_1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [27]) # (!\my_processor|dec_1|d6|d1|and2~0_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_2|start[2].mux0|and_1~2 .lut_mask = 16'hC4CC;
defparam \my_processor|mux5_2|start[2].mux0|and_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneive_lcell_comb \my_regfile|decoder2|d3|and3 (
// Equation(s):
// \my_regfile|decoder2|d3|and3~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21]) # (((\my_processor|dec_1|d6|d1|and2~0_combout  & \my_processor|dec_1|d4|d1|and2~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_processor|dec_1|d4|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d3|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d3|and3 .lut_mask = 16'hEFAF;
defparam \my_regfile|decoder2|d3|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneive_lcell_comb \my_regfile|decoder2|d5|d2|and4~0 (
// Equation(s):
// \my_regfile|decoder2|d5|d2|and4~0_combout  = (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & (!\my_processor|mux5_2|start[2].mux0|and_1~2_combout  & !\my_regfile|decoder2|d3|and3~combout )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.datad(\my_regfile|decoder2|d3|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d2|and4~0 .lut_mask = 16'h0001;
defparam \my_regfile|decoder2|d5|d2|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N11
dffeas \my_regfile|start2[16].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~50 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~50_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~50 .lut_mask = 16'hB3FF;
defparam \my_regfile|start5[0].trb2|out[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N17
dffeas \my_regfile|start2[17].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N17
dffeas \my_regfile|start2[14].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N9
dffeas \my_regfile|start2[15].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~49 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~49_combout  = (\my_regfile|decoder3|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and1~5_combout  & ((\my_regfile|start2[14].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~49 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~51 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~51_combout  = (\my_regfile|start5[0].trb2|out[2]~50_combout  & (\my_regfile|start5[0].trb2|out[2]~49_combout  & ((\my_regfile|start2[17].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[2]~50_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[2]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~51 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N5
dffeas \my_regfile|start2[25].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N11
dffeas \my_regfile|start2[9].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~57 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~57_combout  = (\my_regfile|start2[25].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))) # 
// (!\my_regfile|start2[25].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~57 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N7
dffeas \my_regfile|start2[18].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N23
dffeas \my_regfile|start2[19].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~58 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~58_combout  = (\my_regfile|start2[18].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~58 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_8|start[2].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[20].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \my_regfile|start2[20].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \my_regfile|start2[21].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~59 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~59_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~59 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N21
dffeas \my_regfile|start2[10].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N25
dffeas \my_regfile|start2[11].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~60 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~60_combout  = (\my_regfile|decoder3|d5|d2|and2~5_combout  & (\my_regfile|start2[10].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and2~5_combout  & (((\my_regfile|start2[11].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~60 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~61 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~61_combout  = (\my_regfile|start5[0].trb2|out[2]~57_combout  & (\my_regfile|start5[0].trb2|out[2]~58_combout  & (\my_regfile|start5[0].trb2|out[2]~59_combout  & \my_regfile|start5[0].trb2|out[2]~60_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[2]~57_combout ),
	.datab(\my_regfile|start5[0].trb2|out[2]~58_combout ),
	.datac(\my_regfile|start5[0].trb2|out[2]~59_combout ),
	.datad(\my_regfile|start5[0].trb2|out[2]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~61 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N5
dffeas \my_regfile|start2[30].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N15
dffeas \my_regfile|start2[29].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~55 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~55_combout  = (\my_regfile|start2[30].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~55 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N11
dffeas \my_regfile|start2[22].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N5
dffeas \my_regfile|start2[23].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~52 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~52_combout  = (\my_regfile|start2[22].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~52 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N25
dffeas \my_regfile|start2[27].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N21
dffeas \my_regfile|start2[28].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~54 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~54_combout  = (\my_regfile|start2[27].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[28].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[27].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and1~4_combout  & ((\my_regfile|start2[28].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~54 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_8|start[2].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \my_regfile|start2[24].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N11
dffeas \my_regfile|start2[26].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~53 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~53_combout  = (\my_regfile|decoder3|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and4~0_combout  & (((\my_regfile|start2[26].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~53 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~56 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~56_combout  = (\my_regfile|start5[0].trb2|out[2]~55_combout  & (\my_regfile|start5[0].trb2|out[2]~52_combout  & (\my_regfile|start5[0].trb2|out[2]~54_combout  & \my_regfile|start5[0].trb2|out[2]~53_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[2]~55_combout ),
	.datab(\my_regfile|start5[0].trb2|out[2]~52_combout ),
	.datac(\my_regfile|start5[0].trb2|out[2]~54_combout ),
	.datad(\my_regfile|start5[0].trb2|out[2]~53_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~56 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneive_lcell_comb \my_regfile|start2[1].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[1].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_8|start[2].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[1].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[1].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N11
dffeas \my_regfile|start2[1].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[1].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N15
dffeas \my_regfile|start2[2].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~62 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~62_combout  = (\my_regfile|decoder3|d4|d2|and3~5_combout  & (\my_regfile|start2[1].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[2].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and3~5_combout  & (((\my_regfile|start2[2].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datab(\my_regfile|start2[1].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[2].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~62 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N27
dffeas \my_regfile|start2[7].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~64 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~64_combout  = (\my_regfile|decoder3|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and4~0_combout  & (((\my_regfile|start2[7].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~64 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneive_lcell_comb \my_regfile|start2[3].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[3].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_8|start[2].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[3].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[3].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N28
cycloneive_lcell_comb \my_regfile|start1[3].and1~0 (
// Equation(s):
// \my_regfile|start1[3].and1~0_combout  = (!\my_processor|mux5_3|start[3].mux0|or_1~combout  & (\my_processor|mux5_4|start[4].mux0|or_1~0_combout  & (\my_regfile|start1[27].and1~0_combout  & \my_processor|mux5_4|start[2].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_3|start[3].mux0|or_1~combout ),
	.datab(\my_processor|mux5_4|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|start1[27].and1~0_combout ),
	.datad(\my_processor|mux5_4|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start1[3].and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start1[3].and1~0 .lut_mask = 16'h4000;
defparam \my_regfile|start1[3].and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N23
dffeas \my_regfile|start2[3].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[3].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N17
dffeas \my_regfile|start2[4].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~63 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~63_combout  = (\my_regfile|start2[3].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # (!\my_regfile|start2[3].reg32_2|start[2].dff1|q~q 
//  & (!\my_regfile|decoder3|d4|d2|and1~6_combout  & ((\my_regfile|start2[4].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|start2[4].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~63 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cycloneive_lcell_comb \my_regfile|start2[31].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[31].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_8|start[2].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[31].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[31].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N27
dffeas \my_regfile|start2[31].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[31].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneive_lcell_comb \my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_8|start[2].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N29
dffeas \my_regfile|start2[5].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[5].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_8|start[2].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \my_regfile|start2[6].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~65 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~65_combout  = (\my_regfile|decoder3|d4|d1|and3~0_combout  & (\my_regfile|start2[5].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~0_combout  & (((\my_regfile|start2[6].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datad(\my_regfile|start2[6].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~65 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N28
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_8|start[2].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N29
dffeas \my_regfile|start2[12].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N29
dffeas \my_regfile|start2[13].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~66 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~66_combout  = (\my_regfile|start2[12].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~66 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~67 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~67_combout  = (\my_regfile|start5[0].trb2|out[2]~65_combout  & (\my_regfile|start5[0].trb2|out[2]~66_combout  & ((\my_regfile|start2[31].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start5[0].trb2|out[2]~65_combout ),
	.datad(\my_regfile|start5[0].trb2|out[2]~66_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~67 .lut_mask = 16'hB000;
defparam \my_regfile|start5[0].trb2|out[2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~68 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~68_combout  = (\my_regfile|start5[0].trb2|out[2]~62_combout  & (\my_regfile|start5[0].trb2|out[2]~64_combout  & (\my_regfile|start5[0].trb2|out[2]~63_combout  & \my_regfile|start5[0].trb2|out[2]~67_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[2]~62_combout ),
	.datab(\my_regfile|start5[0].trb2|out[2]~64_combout ),
	.datac(\my_regfile|start5[0].trb2|out[2]~63_combout ),
	.datad(\my_regfile|start5[0].trb2|out[2]~67_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~68 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~69 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~69_combout  = (\my_regfile|start5[0].trb2|out[2]~51_combout  & (\my_regfile|start5[0].trb2|out[2]~61_combout  & (\my_regfile|start5[0].trb2|out[2]~56_combout  & \my_regfile|start5[0].trb2|out[2]~68_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[2]~51_combout ),
	.datab(\my_regfile|start5[0].trb2|out[2]~61_combout ),
	.datac(\my_regfile|start5[0].trb2|out[2]~56_combout ),
	.datad(\my_regfile|start5[0].trb2|out[2]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~69 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[2]~746 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[2]~746_combout  = (\my_regfile|start5[0].trb2|out[2]~69_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[2]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[2]~746_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[2]~746 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[2]~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \my_processor|mux32_8|start[3].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[3].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & \my_processor|alu_1|Selector28~5_combout )))) # 
// (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [3]) # ((\my_processor|mux32_8|start[8].mux0|or_1~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datad(\my_processor|alu_1|Selector28~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[3].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[3].mux0|or_1~0 .lut_mask = 16'h3E32;
defparam \my_processor|mux32_8|start[3].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N15
dffeas \my_regfile|start2[16].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~96 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~96_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~96 .lut_mask = 16'h8FFF;
defparam \my_regfile|start5[0].trb2|out[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N31
dffeas \my_regfile|start2[17].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N25
dffeas \my_regfile|start2[15].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N17
dffeas \my_regfile|start2[14].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~95 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~95_combout  = (\my_regfile|decoder3|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and1~5_combout  & (((\my_regfile|start2[14].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[14].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~95 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~97 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~97_combout  = (\my_regfile|start5[0].trb2|out[4]~96_combout  & (\my_regfile|start5[0].trb2|out[4]~95_combout  & ((\my_regfile|start2[17].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[4]~96_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[4]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~97 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N5
dffeas \my_regfile|start2[27].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N3
dffeas \my_regfile|start2[28].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~105 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~105_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~105 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N11
dffeas \my_regfile|start2[22].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N29
dffeas \my_regfile|start2[23].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~103 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~103_combout  = (\my_regfile|start2[22].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~103 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N7
dffeas \my_regfile|start2[24].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N17
dffeas \my_regfile|start2[26].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~104 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~104_combout  = (\my_regfile|start2[24].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~104 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N15
dffeas \my_regfile|start2[10].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N15
dffeas \my_regfile|start2[11].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~108 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~108_combout  = (\my_regfile|decoder3|d5|d2|and2~5_combout  & (\my_regfile|start2[10].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and2~5_combout  & (((\my_regfile|start2[11].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|start2[11].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~108 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N7
dffeas \my_regfile|start2[31].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[31].trb2|out[4]~3 (
// Equation(s):
// \my_regfile|start5[31].trb2|out[4]~3_combout  = (((\my_regfile|start2[31].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~4_combout )) # (!\my_regfile|decoder3|d5|d1|and1~4_combout )) # (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout )

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[31].trb2|out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[31].trb2|out[4]~3 .lut_mask = 16'hF7FF;
defparam \my_regfile|start5[31].trb2|out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N3
dffeas \my_regfile|start2[8].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N31
dffeas \my_regfile|start2[7].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~107 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~107_combout  = (\my_regfile|start2[8].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[8].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~107 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
cycloneive_lcell_comb \my_regfile|start2[30].reg32_2|start[4].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[30].reg32_2|start[4].dff1|q~feeder_combout  = \my_processor|mux32_8|start[4].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[30].reg32_2|start[4].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[4].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[30].reg32_2|start[4].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N9
dffeas \my_regfile|start2[30].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[30].reg32_2|start[4].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~106 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~106_combout  = (\my_regfile|start2[30].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~106 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~109 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~109_combout  = (\my_regfile|start5[0].trb2|out[4]~108_combout  & (\my_regfile|start5[31].trb2|out[4]~3_combout  & (\my_regfile|start5[0].trb2|out[4]~107_combout  & \my_regfile|start5[0].trb2|out[4]~106_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[4]~108_combout ),
	.datab(\my_regfile|start5[31].trb2|out[4]~3_combout ),
	.datac(\my_regfile|start5[0].trb2|out[4]~107_combout ),
	.datad(\my_regfile|start5[0].trb2|out[4]~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~109 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~110 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~110_combout  = (\my_regfile|start5[0].trb2|out[4]~105_combout  & (\my_regfile|start5[0].trb2|out[4]~103_combout  & (\my_regfile|start5[0].trb2|out[4]~104_combout  & \my_regfile|start5[0].trb2|out[4]~109_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[4]~105_combout ),
	.datab(\my_regfile|start5[0].trb2|out[4]~103_combout ),
	.datac(\my_regfile|start5[0].trb2|out[4]~104_combout ),
	.datad(\my_regfile|start5[0].trb2|out[4]~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~110 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[4]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[4].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[4].dff1|q~feeder_combout  = \my_processor|mux32_8|start[4].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[4].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[4].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[25].reg32_2|start[4].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N1
dffeas \my_regfile|start2[25].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[4].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N1
dffeas \my_regfile|start2[9].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~91 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~91_combout  = (\my_regfile|start2[25].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))) # 
// (!\my_regfile|start2[25].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~91 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N19
dffeas \my_regfile|start2[2].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneive_lcell_comb \my_regfile|start2[1].reg32_2|start[4].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[1].reg32_2|start[4].dff1|q~feeder_combout  = \my_processor|mux32_8|start[4].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[1].reg32_2|start[4].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[4].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[1].reg32_2|start[4].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N17
dffeas \my_regfile|start2[1].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[1].reg32_2|start[4].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~92 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~92_combout  = (\my_regfile|start2[2].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # (!\my_regfile|start2[2].reg32_2|start[4].dff1|q~q 
//  & (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|start2[1].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~92 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N13
dffeas \my_regfile|start2[3].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N21
dffeas \my_regfile|start2[4].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~93 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~93_combout  = (\my_regfile|start2[3].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # (!\my_regfile|start2[3].reg32_2|start[4].dff1|q~q 
//  & (!\my_regfile|decoder3|d4|d2|and1~6_combout  & ((\my_regfile|start2[4].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|start2[4].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~93 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~94 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~94_combout  = (\my_regfile|start5[0].trb2|out[4]~91_combout  & (\my_regfile|start5[0].trb2|out[4]~92_combout  & \my_regfile|start5[0].trb2|out[4]~93_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[4]~91_combout ),
	.datac(\my_regfile|start5[0].trb2|out[4]~92_combout ),
	.datad(\my_regfile|start5[0].trb2|out[4]~93_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~94 .lut_mask = 16'hC000;
defparam \my_regfile|start5[0].trb2|out[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N1
dffeas \my_regfile|start2[6].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \my_regfile|start2[5].reg32_2|start[4].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[5].reg32_2|start[4].dff1|q~feeder_combout  = \my_processor|mux32_8|start[4].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[5].reg32_2|start[4].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[4].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[5].reg32_2|start[4].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N15
dffeas \my_regfile|start2[5].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[5].reg32_2|start[4].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~100 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~100_combout  = (\my_regfile|decoder3|d4|d1|and2~0_combout  & (\my_regfile|start2[6].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and2~0_combout  & (((\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~100 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[4].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[4].dff1|q~feeder_combout  = \my_processor|mux32_8|start[4].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[4].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[4].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[20].reg32_2|start[4].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N13
dffeas \my_regfile|start2[20].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[4].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N17
dffeas \my_regfile|start2[21].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~99 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~99_combout  = (\my_regfile|start2[20].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[20].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[21].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~99 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N28
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[4].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[4].dff1|q~feeder_combout  = \my_processor|mux32_8|start[4].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[4].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[4].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[12].reg32_2|start[4].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N29
dffeas \my_regfile|start2[12].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[4].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N9
dffeas \my_regfile|start2[13].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~101 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~101_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and4~0_combout  & (((\my_regfile|start2[13].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~101 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N7
dffeas \my_regfile|start2[18].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N27
dffeas \my_regfile|start2[19].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~98 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~98_combout  = (\my_regfile|start2[18].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~98 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~102 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~102_combout  = (\my_regfile|start5[0].trb2|out[4]~100_combout  & (\my_regfile|start5[0].trb2|out[4]~99_combout  & (\my_regfile|start5[0].trb2|out[4]~101_combout  & \my_regfile|start5[0].trb2|out[4]~98_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[4]~100_combout ),
	.datab(\my_regfile|start5[0].trb2|out[4]~99_combout ),
	.datac(\my_regfile|start5[0].trb2|out[4]~101_combout ),
	.datad(\my_regfile|start5[0].trb2|out[4]~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~102 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~111 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~111_combout  = (\my_regfile|start5[0].trb2|out[4]~97_combout  & (\my_regfile|start5[0].trb2|out[4]~110_combout  & (\my_regfile|start5[0].trb2|out[4]~94_combout  & \my_regfile|start5[0].trb2|out[4]~102_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[4]~97_combout ),
	.datab(\my_regfile|start5[0].trb2|out[4]~110_combout ),
	.datac(\my_regfile|start5[0].trb2|out[4]~94_combout ),
	.datad(\my_regfile|start5[0].trb2|out[4]~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~111 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[4]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[4]~748 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[4]~748_combout  = (\my_regfile|start5[0].trb2|out[4]~111_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datab(\my_regfile|start5[0].trb2|out[4]~111_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[4]~748_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[4]~748 .lut_mask = 16'hDDDD;
defparam \my_regfile|start5[0].trb2|out[4]~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneive_lcell_comb \my_processor|mux32_8|start[5].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[5].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|alu_1|Selector26~5_combout  & !\my_processor|mux32_8|start[8].mux0|or_1~4_combout )))) # 
// (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [5]) # ((\my_processor|mux32_8|start[8].mux0|or_1~4_combout ))))

	.dataa(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|alu_1|Selector26~5_combout ),
	.datad(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[5].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[5].mux0|or_1~0 .lut_mask = 16'h55E4;
defparam \my_processor|mux32_8|start[5].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~750 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~750_combout  = (\my_regfile|start5[0].trb2|out[6]~153_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[6]~153_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~750_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~750 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[6]~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneive_lcell_comb \my_processor|mux32_8|start[7].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[7].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|alu_1|Selector24~7_combout  & !\my_processor|mux32_8|start[8].mux0|or_1~4_combout )))) # 
// (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [7]) # ((\my_processor|mux32_8|start[8].mux0|or_1~4_combout ))))

	.dataa(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|Selector24~7_combout ),
	.datad(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[7].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[7].mux0|or_1~0 .lut_mask = 16'h55E4;
defparam \my_processor|mux32_8|start[7].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \my_processor|mux32_1|start[8].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[8].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[8]~195_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[8]~195_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[8].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[8].mux0|or_1~0 .lut_mask = 16'hDD8D;
defparam \my_processor|mux32_1|start[8].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N11
dffeas \my_regfile|start2[31].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[31].trb2|out[7]~5 (
// Equation(s):
// \my_regfile|start5[31].trb2|out[7]~5_combout  = (((\my_regfile|start2[31].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~4_combout )) # (!\my_regfile|decoder3|d5|d1|and1~4_combout )) # (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout )

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[31].trb2|out[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[31].trb2|out[7]~5 .lut_mask = 16'hF7FF;
defparam \my_regfile|start5[31].trb2|out[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N17
dffeas \my_regfile|start2[11].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N5
dffeas \my_regfile|start2[10].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~160 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~160_combout  = (\my_regfile|start2[11].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|start2[10].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~160 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[7]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N31
dffeas \my_regfile|start2[8].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \my_regfile|start2[7].reg32_2|start[7].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[7].reg32_2|start[7].dff1|q~feeder_combout  = \my_processor|mux32_8|start[7].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[7].reg32_2|start[7].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[7].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[7].reg32_2|start[7].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N13
dffeas \my_regfile|start2[7].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[7].reg32_2|start[7].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~159 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~159_combout  = (\my_regfile|start2[8].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[8].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|start2[7].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~159 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[7]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[7].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[7].dff1|q~feeder_combout  = \my_processor|mux32_8|start[7].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[7].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[7].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[7].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N31
dffeas \my_regfile|start2[12].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[7].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N23
dffeas \my_regfile|start2[13].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~161 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~161_combout  = (\my_regfile|start2[12].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~161 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[7]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[7].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[7].dff1|q~feeder_combout  = \my_processor|mux32_8|start[7].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[7].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[7].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[6].reg32_2|start[7].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N21
dffeas \my_regfile|start2[6].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[7].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N21
dffeas \my_regfile|start2[5].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~158 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~158_combout  = (\my_regfile|decoder3|d4|d1|and3~0_combout  & (\my_regfile|start2[5].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~0_combout  & ((\my_regfile|start2[6].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~158 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[7]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~162 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~162_combout  = (\my_regfile|start5[0].trb2|out[7]~160_combout  & (\my_regfile|start5[0].trb2|out[7]~159_combout  & (\my_regfile|start5[0].trb2|out[7]~161_combout  & \my_regfile|start5[0].trb2|out[7]~158_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[7]~160_combout ),
	.datab(\my_regfile|start5[0].trb2|out[7]~159_combout ),
	.datac(\my_regfile|start5[0].trb2|out[7]~161_combout ),
	.datad(\my_regfile|start5[0].trb2|out[7]~158_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~162 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[7]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N21
dffeas \my_regfile|start2[3].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N15
dffeas \my_regfile|start2[4].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~156 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~156_combout  = (\my_regfile|start2[3].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~6_combout  & ((\my_regfile|start2[4].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|start2[4].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~156 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[7]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N25
dffeas \my_regfile|start2[9].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~154 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~154_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & ((\my_regfile|start2[25].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~154 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[7]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N13
dffeas \my_regfile|start2[1].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N19
dffeas \my_regfile|start2[2].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~155 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~155_combout  = (\my_regfile|start2[1].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[2].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[1].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and3~5_combout  & ((\my_regfile|start2[2].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|start2[2].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~155 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[7]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~157 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~157_combout  = (\my_regfile|start5[0].trb2|out[7]~156_combout  & (\my_regfile|start5[0].trb2|out[7]~154_combout  & \my_regfile|start5[0].trb2|out[7]~155_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[7]~156_combout ),
	.datac(\my_regfile|start5[0].trb2|out[7]~154_combout ),
	.datad(\my_regfile|start5[0].trb2|out[7]~155_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~157 .lut_mask = 16'hC000;
defparam \my_regfile|start5[0].trb2|out[7]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N15
dffeas \my_regfile|start2[18].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N11
dffeas \my_regfile|start2[19].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~166 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~166_combout  = (\my_regfile|start2[18].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~166 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[7]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N27
dffeas \my_regfile|start2[16].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~164 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~164_combout  = (((\my_regfile|start2[16].reg32_2|start[7].dff1|q~q  & \my_processor|mux5_1|start[4].mux0|or_1~0_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datad(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~164 .lut_mask = 16'hDF5F;
defparam \my_regfile|start5[0].trb2|out[7]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N25
dffeas \my_regfile|start2[14].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N15
dffeas \my_regfile|start2[15].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~163 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~163_combout  = (\my_regfile|start2[14].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~163 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[7]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N1
dffeas \my_regfile|start2[17].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~165 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~165_combout  = (\my_regfile|start5[0].trb2|out[7]~164_combout  & (\my_regfile|start5[0].trb2|out[7]~163_combout  & ((\my_regfile|start2[17].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[7]~164_combout ),
	.datab(\my_regfile|start5[0].trb2|out[7]~163_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~165 .lut_mask = 16'h8088;
defparam \my_regfile|start5[0].trb2|out[7]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[7].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[7].dff1|q~feeder_combout  = \my_processor|mux32_8|start[7].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[7].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[7].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[20].reg32_2|start[7].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N17
dffeas \my_regfile|start2[20].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[7].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N5
dffeas \my_regfile|start2[21].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~167 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~167_combout  = (\my_regfile|start2[20].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[20].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[21].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~167 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[7]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N5
dffeas \my_regfile|start2[28].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneive_lcell_comb \my_regfile|start2[27].reg32_2|start[7].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[27].reg32_2|start[7].dff1|q~feeder_combout  = \my_processor|mux32_8|start[7].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[27].reg32_2|start[7].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[7].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[27].reg32_2|start[7].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N7
dffeas \my_regfile|start2[27].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[27].reg32_2|start[7].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~170 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~170_combout  = (\my_regfile|decoder3|d7|d2|and1~4_combout  & (\my_regfile|start2[27].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and1~4_combout  & (((\my_regfile|start2[28].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start2[27].reg32_2|start[7].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~170 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[7]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \my_regfile|start2[26].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N3
dffeas \my_regfile|start2[24].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~169 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~169_combout  = (\my_regfile|decoder3|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~169 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[7]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneive_lcell_comb \my_regfile|start2[29].reg32_2|start[7].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[29].reg32_2|start[7].dff1|q~feeder_combout  = \my_processor|mux32_8|start[7].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[29].reg32_2|start[7].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[7].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[29].reg32_2|start[7].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N21
dffeas \my_regfile|start2[29].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[29].reg32_2|start[7].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N1
dffeas \my_regfile|start2[30].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~171 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~171_combout  = (\my_regfile|decoder3|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[30].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~171 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[7]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N1
dffeas \my_regfile|start2[23].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N19
dffeas \my_regfile|start2[22].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~168 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~168_combout  = (\my_regfile|start2[23].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~4_combout  & ((\my_regfile|start2[22].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~168 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[7]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~172 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~172_combout  = (\my_regfile|start5[0].trb2|out[7]~170_combout  & (\my_regfile|start5[0].trb2|out[7]~169_combout  & (\my_regfile|start5[0].trb2|out[7]~171_combout  & \my_regfile|start5[0].trb2|out[7]~168_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[7]~170_combout ),
	.datab(\my_regfile|start5[0].trb2|out[7]~169_combout ),
	.datac(\my_regfile|start5[0].trb2|out[7]~171_combout ),
	.datad(\my_regfile|start5[0].trb2|out[7]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~172 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[7]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~173 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~173_combout  = (\my_regfile|start5[0].trb2|out[7]~166_combout  & (\my_regfile|start5[0].trb2|out[7]~165_combout  & (\my_regfile|start5[0].trb2|out[7]~167_combout  & \my_regfile|start5[0].trb2|out[7]~172_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[7]~166_combout ),
	.datab(\my_regfile|start5[0].trb2|out[7]~165_combout ),
	.datac(\my_regfile|start5[0].trb2|out[7]~167_combout ),
	.datad(\my_regfile|start5[0].trb2|out[7]~172_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~173 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[7]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~174 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~174_combout  = (\my_regfile|start5[31].trb2|out[7]~5_combout  & (\my_regfile|start5[0].trb2|out[7]~162_combout  & (\my_regfile|start5[0].trb2|out[7]~157_combout  & \my_regfile|start5[0].trb2|out[7]~173_combout )))

	.dataa(\my_regfile|start5[31].trb2|out[7]~5_combout ),
	.datab(\my_regfile|start5[0].trb2|out[7]~162_combout ),
	.datac(\my_regfile|start5[0].trb2|out[7]~157_combout ),
	.datad(\my_regfile|start5[0].trb2|out[7]~173_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~174 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[7]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \my_processor|mux32_1|start[7].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[7].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [7])))) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[7]~174_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|or_3~2_combout ),
	.datad(\my_regfile|start5[0].trb2|out[7]~174_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[7].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[7].mux0|or_1~0 .lut_mask = 16'hCFC5;
defparam \my_processor|mux32_1|start[7].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
cycloneive_lcell_comb \my_regfile|decoder2|d7|d1|and3~0 (
// Equation(s):
// \my_regfile|decoder2|d7|d1|and3~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & !\my_regfile|decoder2|d3|and1~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datad(\my_regfile|decoder2|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d1|and3~0 .lut_mask = 16'h0008;
defparam \my_regfile|decoder2|d7|d1|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneive_lcell_comb \my_regfile|start2[29].reg32_2|start[6].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[29].reg32_2|start[6].dff1|q~feeder_combout  = \my_processor|mux32_8|start[6].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[29].reg32_2|start[6].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[6].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[29].reg32_2|start[6].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N25
dffeas \my_regfile|start2[29].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[29].reg32_2|start[6].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneive_lcell_comb \my_regfile|decoder2|d7|d2|and1~0 (
// Equation(s):
// \my_regfile|decoder2|d7|d2|and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_processor|mux5_2|start[2].mux0|and_1~2_combout  & !\my_regfile|decoder2|d3|and1~combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.datad(\my_regfile|decoder2|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d2|and1~0 .lut_mask = 16'h0008;
defparam \my_regfile|decoder2|d7|d2|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \my_regfile|start2[27].reg32_2|start[6].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[27].reg32_2|start[6].dff1|q~feeder_combout  = \my_processor|mux32_8|start[6].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[27].reg32_2|start[6].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[6].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[27].reg32_2|start[6].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N13
dffeas \my_regfile|start2[27].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[27].reg32_2|start[6].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~125 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~125_combout  = (\my_regfile|decoder2|d7|d1|and3~0_combout  & (\my_regfile|start2[29].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and3~0_combout  & (((\my_regfile|start2[27].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datad(\my_regfile|start2[27].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~125 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[6]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneive_lcell_comb \my_regfile|decoder2|d7|d1|and2~0 (
// Equation(s):
// \my_regfile|decoder2|d7|d1|and2~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & !\my_regfile|decoder2|d3|and1~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datad(\my_regfile|decoder2|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d1|and2~0 .lut_mask = 16'h0008;
defparam \my_regfile|decoder2|d7|d1|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneive_lcell_comb \my_regfile|start2[30].reg32_2|start[6].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[30].reg32_2|start[6].dff1|q~feeder_combout  = \my_processor|mux32_8|start[6].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[30].reg32_2|start[6].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[6].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[30].reg32_2|start[6].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N9
dffeas \my_regfile|start2[30].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[30].reg32_2|start[6].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneive_lcell_comb \my_regfile|decoder2|d4|and6~2 (
// Equation(s):
// \my_regfile|decoder2|d4|and6~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # (\my_imem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|and6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|and6~2 .lut_mask = 16'hFFEE;
defparam \my_regfile|decoder2|d4|and6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneive_lcell_comb \my_regfile|decoder2|d4|d2|and1~0 (
// Equation(s):
// \my_regfile|decoder2|d4|d2|and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_regfile|decoder2|d4|and6~2_combout  & (!\my_processor|dec_1|d6|d1|and2~1_combout  & \my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|decoder2|d4|and6~2_combout ),
	.datac(\my_processor|dec_1|d6|d1|and2~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d2|and1~0 .lut_mask = 16'h0200;
defparam \my_regfile|decoder2|d4|d2|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N5
dffeas \my_regfile|start2[3].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~126 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~126_combout  = (\my_regfile|start2[31].reg32_2|start[6].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~0_combout  & ((\my_regfile|start2[3].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~126 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~127 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~127_combout  = (\my_regfile|start4[0].trb1|out[6]~126_combout  & ((\my_regfile|start2[30].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout )))

	.dataa(gnd),
	.datab(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[6]~126_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~127 .lut_mask = 16'hF300;
defparam \my_regfile|start4[0].trb1|out[6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \my_regfile|decoder2|d3|and2 (
// Equation(s):
// \my_regfile|decoder2|d3|and2~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20]) # (((\my_processor|dec_1|d4|d1|and2~4_combout  & \my_processor|dec_1|d6|d1|and2~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_processor|dec_1|d4|d1|and2~4_combout ),
	.datad(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d3|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d3|and2 .lut_mask = 16'hFBBB;
defparam \my_regfile|decoder2|d3|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \my_regfile|decoder2|d6|d1|and2~0 (
// Equation(s):
// \my_regfile|decoder2|d6|d1|and2~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_regfile|decoder2|d3|and2~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [19] & !\my_processor|mux5_2|start[0].mux0|and_1~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|decoder2|d3|and2~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d1|and2~0 .lut_mask = 16'h0020;
defparam \my_regfile|decoder2|d6|d1|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N25
dffeas \my_regfile|start2[23].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N31
dffeas \my_regfile|start2[22].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \my_regfile|decoder2|d6|d1|and1~0 (
// Equation(s):
// \my_regfile|decoder2|d6|d1|and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & !\my_regfile|decoder2|d3|and2~combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|decoder2|d3|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d1|and1~0 .lut_mask = 16'h0080;
defparam \my_regfile|decoder2|d6|d1|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~124 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~124_combout  = (\my_regfile|decoder2|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~124 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[6]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \my_regfile|decoder2|d6|d2|and1~0 (
// Equation(s):
// \my_regfile|decoder2|d6|d2|and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_regfile|decoder2|d3|and2~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_processor|mux5_2|start[2].mux0|and_1~2_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|decoder2|d3|and2~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d2|and1~0 .lut_mask = 16'h0020;
defparam \my_regfile|decoder2|d6|d2|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \my_regfile|decoder2|d6|d1|and3~0 (
// Equation(s):
// \my_regfile|decoder2|d6|d1|and3~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_regfile|decoder2|d3|and2~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17] & !\my_processor|mux5_2|start[1].mux0|and_1~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|decoder2|d3|and2~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d1|and3~0 .lut_mask = 16'h0020;
defparam \my_regfile|decoder2|d6|d1|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N5
dffeas \my_regfile|start2[19].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N5
dffeas \my_regfile|start2[21].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~122 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~122_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~122 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[6]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneive_lcell_comb \my_regfile|decoder2|d4|and5~0 (
// Equation(s):
// \my_regfile|decoder2|d4|and5~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & !\my_imem|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|and5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|and5~0 .lut_mask = 16'h000F;
defparam \my_regfile|decoder2|d4|and5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
cycloneive_lcell_comb \my_regfile|decoder2|d4|and5 (
// Equation(s):
// \my_regfile|decoder2|d4|and5~combout  = (((\my_processor|dec_1|d4|d1|and2~4_combout  & \my_processor|dec_1|d6|d1|and2~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_regfile|decoder2|d4|and5~0_combout )

	.dataa(\my_regfile|decoder2|d4|and5~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_processor|dec_1|d4|d1|and2~4_combout ),
	.datad(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|and5~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|and5 .lut_mask = 16'hF777;
defparam \my_regfile|decoder2|d4|and5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
cycloneive_lcell_comb \my_regfile|decoder2|d4|d1|and2 (
// Equation(s):
// \my_regfile|decoder2|d4|d1|and2~combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout  & (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & !\my_regfile|decoder2|d4|and5~combout ))

	.dataa(gnd),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datad(\my_regfile|decoder2|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d1|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d1|and2 .lut_mask = 16'h000C;
defparam \my_regfile|decoder2|d4|d1|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneive_lcell_comb \my_regfile|decoder2|d4|d1|and1~0 (
// Equation(s):
// \my_regfile|decoder2|d4|d1|and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & !\my_regfile|decoder2|d4|and5~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|decoder2|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d1|and1~0 .lut_mask = 16'h00C0;
defparam \my_regfile|decoder2|d4|d1|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N19
dffeas \my_regfile|start2[6].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N29
dffeas \my_regfile|start2[7].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~119 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~119_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[7].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~119 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[6]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N15
dffeas \my_regfile|start2[15].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
cycloneive_lcell_comb \my_regfile|decoder2|d5|d1|and2~0 (
// Equation(s):
// \my_regfile|decoder2|d5|d1|and2~0_combout  = (!\my_regfile|decoder2|d3|and3~combout  & (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_regfile|decoder2|d3|and3~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d1|and2~0 .lut_mask = 16'h1000;
defparam \my_regfile|decoder2|d5|d1|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N3
dffeas \my_regfile|start2[14].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
cycloneive_lcell_comb \my_regfile|decoder2|d5|d1|and1~0 (
// Equation(s):
// \my_regfile|decoder2|d5|d1|and1~0_combout  = (!\my_regfile|decoder2|d3|and3~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_imem|altsyncram_component|auto_generated|q_a 
// [17])))

	.dataa(\my_regfile|decoder2|d3|and3~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d1|and1~0 .lut_mask = 16'h4000;
defparam \my_regfile|decoder2|d5|d1|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~121 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~121_combout  = (\my_regfile|start2[15].reg32_2|start[6].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[15].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~0_combout  & ((\my_regfile|start2[14].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~121 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[6]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N11
dffeas \my_regfile|start2[13].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
cycloneive_lcell_comb \my_regfile|decoder2|d5|d1|and3~0 (
// Equation(s):
// \my_regfile|decoder2|d5|d1|and3~0_combout  = (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_regfile|decoder2|d3|and3~combout  & \my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|decoder2|d3|and3~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d1|and3~0 .lut_mask = 16'h0400;
defparam \my_regfile|decoder2|d5|d1|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N17
dffeas \my_regfile|start2[11].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
cycloneive_lcell_comb \my_regfile|decoder2|d5|d2|and1~0 (
// Equation(s):
// \my_regfile|decoder2|d5|d2|and1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (!\my_processor|mux5_2|start[2].mux0|and_1~2_combout  & (!\my_regfile|decoder2|d3|and3~combout  & \my_imem|altsyncram_component|auto_generated|q_a 
// [18])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.datac(\my_regfile|decoder2|d3|and3~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d2|and1~0 .lut_mask = 16'h0200;
defparam \my_regfile|decoder2|d5|d2|and1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~120 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~120_combout  = (\my_regfile|start2[13].reg32_2|start[6].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[13].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~0_combout  & ((\my_regfile|start2[11].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~120 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[6]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~123 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~123_combout  = (\my_regfile|start4[0].trb1|out[6]~122_combout  & (\my_regfile|start4[0].trb1|out[6]~119_combout  & (\my_regfile|start4[0].trb1|out[6]~121_combout  & \my_regfile|start4[0].trb1|out[6]~120_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[6]~122_combout ),
	.datab(\my_regfile|start4[0].trb1|out[6]~119_combout ),
	.datac(\my_regfile|start4[0].trb1|out[6]~121_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~123 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[6]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~128 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~128_combout  = (\my_regfile|start4[0].trb1|out[6]~125_combout  & (\my_regfile|start4[0].trb1|out[6]~127_combout  & (\my_regfile|start4[0].trb1|out[6]~124_combout  & \my_regfile|start4[0].trb1|out[6]~123_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[6]~125_combout ),
	.datab(\my_regfile|start4[0].trb1|out[6]~127_combout ),
	.datac(\my_regfile|start4[0].trb1|out[6]~124_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~123_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~128 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N15
dffeas \my_regfile|start2[28].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneive_lcell_comb \my_regfile|decoder2|d7|d1|and4 (
// Equation(s):
// \my_regfile|decoder2|d7|d1|and4~combout  = (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & (\my_processor|mux5_2|start[2].mux0|and_1~2_combout  & !\my_regfile|decoder2|d3|and1~combout )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.datad(\my_regfile|decoder2|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d1|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d1|and4 .lut_mask = 16'h0010;
defparam \my_regfile|decoder2|d7|d1|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N29
dffeas \my_regfile|start2[26].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneive_lcell_comb \my_regfile|decoder2|d7|d2|and2~0 (
// Equation(s):
// \my_regfile|decoder2|d7|d2|and2~0_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout  & (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & (!\my_processor|mux5_2|start[2].mux0|and_1~2_combout  & !\my_regfile|decoder2|d3|and1~combout )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.datad(\my_regfile|decoder2|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d2|and2~0 .lut_mask = 16'h0002;
defparam \my_regfile|decoder2|d7|d2|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~114 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~114_combout  = (\my_regfile|start2[28].reg32_2|start[6].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[28].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and4~combout  & ((\my_regfile|start2[26].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~114 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[6]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneive_lcell_comb \my_regfile|decoder2|d7|d2|and4~0 (
// Equation(s):
// \my_regfile|decoder2|d7|d2|and4~0_combout  = (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & (!\my_processor|mux5_2|start[2].mux0|and_1~2_combout  & !\my_regfile|decoder2|d3|and1~combout )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.datad(\my_regfile|decoder2|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d2|and4~0 .lut_mask = 16'h0001;
defparam \my_regfile|decoder2|d7|d2|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
cycloneive_lcell_comb \my_regfile|decoder2|d7|d2|and3~0 (
// Equation(s):
// \my_regfile|decoder2|d7|d2|and3~0_combout  = (!\my_processor|mux5_2|start[2].mux0|and_1~2_combout  & (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & (\my_processor|mux5_2|start[0].mux0|and_1~combout  & !\my_regfile|decoder2|d3|and1~combout )))

	.dataa(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datad(\my_regfile|decoder2|d3|and1~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d7|d2|and3~0 .lut_mask = 16'h0010;
defparam \my_regfile|decoder2|d7|d2|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \my_regfile|start2[25].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N23
dffeas \my_regfile|start2[24].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~113 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~113_combout  = (\my_regfile|decoder2|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and4~0_combout  & (((\my_regfile|start2[25].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[24].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~113 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[6]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \my_regfile|decoder2|d6|d2|and4~0 (
// Equation(s):
// \my_regfile|decoder2|d6|d2|and4~0_combout  = (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & (!\my_processor|mux5_2|start[2].mux0|and_1~2_combout  & (!\my_regfile|decoder2|d3|and2~combout  & !\my_processor|mux5_2|start[0].mux0|and_1~combout )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.datac(\my_regfile|decoder2|d3|and2~combout ),
	.datad(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d2|and4~0 .lut_mask = 16'h0001;
defparam \my_regfile|decoder2|d6|d2|and4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \my_regfile|decoder2|d6|d2|and3~0 (
// Equation(s):
// \my_regfile|decoder2|d6|d2|and3~0_combout  = (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & (!\my_processor|mux5_2|start[2].mux0|and_1~2_combout  & (!\my_regfile|decoder2|d3|and2~combout  & \my_processor|mux5_2|start[0].mux0|and_1~combout )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.datac(\my_regfile|decoder2|d3|and2~combout ),
	.datad(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d2|and3~0 .lut_mask = 16'h0100;
defparam \my_regfile|decoder2|d6|d2|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N17
dffeas \my_regfile|start2[16].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N17
dffeas \my_regfile|start2[17].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~110 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~110_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and4~0_combout  & (((\my_regfile|start2[17].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[17].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~110 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[6]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneive_lcell_comb \my_regfile|decoder2|d6|d1|and4 (
// Equation(s):
// \my_regfile|decoder2|d6|d1|and4~combout  = (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & (!\my_regfile|decoder2|d3|and2~combout  & \my_processor|mux5_2|start[2].mux0|and_1~2_combout )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_regfile|decoder2|d3|and2~combout ),
	.datad(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d1|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d1|and4 .lut_mask = 16'h0100;
defparam \my_regfile|decoder2|d6|d1|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[6].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[6].dff1|q~feeder_combout  = \my_processor|mux32_8|start[6].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[6].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[6].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[18].reg32_2|start[6].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N19
dffeas \my_regfile|start2[18].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[6].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N1
dffeas \my_regfile|start2[20].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneive_lcell_comb \my_regfile|decoder2|d6|d2|and2~0 (
// Equation(s):
// \my_regfile|decoder2|d6|d2|and2~0_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout  & (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & (!\my_regfile|decoder2|d3|and2~combout  & !\my_processor|mux5_2|start[2].mux0|and_1~2_combout )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_regfile|decoder2|d3|and2~combout ),
	.datad(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d6|d2|and2~0 .lut_mask = 16'h0002;
defparam \my_regfile|decoder2|d6|d2|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~111 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~111_combout  = (\my_regfile|decoder2|d6|d1|and4~combout  & (\my_regfile|start2[20].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and4~combout  & ((\my_regfile|start2[18].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~111 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[6]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneive_lcell_comb \my_regfile|decoder2|d5|d2|and3~0 (
// Equation(s):
// \my_regfile|decoder2|d5|d2|and3~0_combout  = (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & (\my_processor|mux5_2|start[0].mux0|and_1~combout  & (!\my_regfile|decoder2|d3|and3~combout  & !\my_processor|mux5_2|start[2].mux0|and_1~2_combout )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_regfile|decoder2|d3|and3~combout ),
	.datad(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d2|and3~0 .lut_mask = 16'h0004;
defparam \my_regfile|decoder2|d5|d2|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N21
dffeas \my_regfile|start2[8].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N7
dffeas \my_regfile|start2[9].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~108 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~108_combout  = (\my_regfile|decoder2|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and4~0_combout  & (((\my_regfile|start2[9].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~108 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[6]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[6].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[6].dff1|q~feeder_combout  = \my_processor|mux32_8|start[6].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[6].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[6].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[12].reg32_2|start[6].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N7
dffeas \my_regfile|start2[12].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[6].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N28
cycloneive_lcell_comb \my_regfile|decoder2|d5|d1|and4 (
// Equation(s):
// \my_regfile|decoder2|d5|d1|and4~combout  = (!\my_regfile|decoder2|d3|and3~combout  & (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & \my_processor|mux5_2|start[2].mux0|and_1~2_combout )))

	.dataa(\my_regfile|decoder2|d3|and3~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datad(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d1|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d1|and4 .lut_mask = 16'h0100;
defparam \my_regfile|decoder2|d5|d1|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N29
dffeas \my_regfile|start2[10].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N26
cycloneive_lcell_comb \my_regfile|decoder2|d5|d2|and2~0 (
// Equation(s):
// \my_regfile|decoder2|d5|d2|and2~0_combout  = (!\my_regfile|decoder2|d3|and3~combout  & (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & (\my_processor|mux5_2|start[1].mux0|and_1~combout  & !\my_processor|mux5_2|start[2].mux0|and_1~2_combout )))

	.dataa(\my_regfile|decoder2|d3|and3~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datad(\my_processor|mux5_2|start[2].mux0|and_1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d5|d2|and2~0 .lut_mask = 16'h0010;
defparam \my_regfile|decoder2|d5|d2|and2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~109 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~109_combout  = (\my_regfile|start2[12].reg32_2|start[6].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~combout  & ((\my_regfile|start2[10].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~109 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[6]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~112 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~112_combout  = (\my_regfile|start4[0].trb1|out[6]~110_combout  & (\my_regfile|start4[0].trb1|out[6]~111_combout  & (\my_regfile|start4[0].trb1|out[6]~108_combout  & \my_regfile|start4[0].trb1|out[6]~109_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[6]~110_combout ),
	.datab(\my_regfile|start4[0].trb1|out[6]~111_combout ),
	.datac(\my_regfile|start4[0].trb1|out[6]~108_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~112 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[6]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneive_lcell_comb \my_regfile|decoder2|d4|and6~3 (
// Equation(s):
// \my_regfile|decoder2|d4|and6~3_combout  = (\my_regfile|decoder2|d4|and6~2_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [27]) # (!\my_processor|dec_1|d6|d1|and2~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_regfile|decoder2|d4|and6~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|and6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|and6~3 .lut_mask = 16'hF700;
defparam \my_regfile|decoder2|d4|and6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneive_lcell_comb \my_regfile|decoder2|d4|d2|and2 (
// Equation(s):
// \my_regfile|decoder2|d4|d2|and2~combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout  & (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & !\my_regfile|decoder2|d4|and6~3_combout ))

	.dataa(gnd),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d2|and2~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d2|and2 .lut_mask = 16'h000C;
defparam \my_regfile|decoder2|d4|d2|and2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N25
dffeas \my_regfile|start2[1].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~115 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~115_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[6].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~115 .lut_mask = 16'hFFEA;
defparam \my_regfile|start4[0].trb1|out[6]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N7
dffeas \my_regfile|start2[2].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneive_lcell_comb \my_regfile|decoder2|d4|d1|and4 (
// Equation(s):
// \my_regfile|decoder2|d4|d1|and4~combout  = (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & !\my_regfile|decoder2|d4|and5~combout ))

	.dataa(gnd),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datad(\my_regfile|decoder2|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d1|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d1|and4 .lut_mask = 16'h0003;
defparam \my_regfile|decoder2|d4|d1|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N17
dffeas \my_regfile|start2[5].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N19
dffeas \my_regfile|start2[4].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneive_lcell_comb \my_regfile|decoder2|d4|d1|and3 (
// Equation(s):
// \my_regfile|decoder2|d4|d1|and3~combout  = (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & (\my_processor|mux5_2|start[0].mux0|and_1~combout  & !\my_regfile|decoder2|d4|and5~combout ))

	.dataa(gnd),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datad(\my_regfile|decoder2|d4|and5~combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d1|and3~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d1|and3 .lut_mask = 16'h0030;
defparam \my_regfile|decoder2|d4|d1|and3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~116 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~116_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & ((\my_regfile|start2[5].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~116 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[6]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~117 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~117_combout  = (\my_regfile|start4[0].trb1|out[6]~115_combout  & (\my_regfile|start4[0].trb1|out[6]~116_combout  & ((\my_regfile|start2[2].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[6]~115_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[6]~116_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~117 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[6]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~118 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~118_combout  = (\my_regfile|start4[0].trb1|out[6]~114_combout  & (\my_regfile|start4[0].trb1|out[6]~113_combout  & (\my_regfile|start4[0].trb1|out[6]~112_combout  & \my_regfile|start4[0].trb1|out[6]~117_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[6]~114_combout ),
	.datab(\my_regfile|start4[0].trb1|out[6]~113_combout ),
	.datac(\my_regfile|start4[0].trb1|out[6]~112_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~118 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[6]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[6]~129 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[6]~129_combout  = (\my_regfile|start4[0].trb1|out[6]~128_combout  & \my_regfile|start4[0].trb1|out[6]~118_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[6]~128_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[6]~129 .lut_mask = 16'hF000;
defparam \my_regfile|start4[0].trb1|out[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \my_regfile|start2[31].reg32_2|start[5].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[31].reg32_2|start[5].dff1|q~feeder_combout  = \my_processor|mux32_8|start[5].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[31].reg32_2|start[5].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[5].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[31].reg32_2|start[5].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \my_regfile|start2[31].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[31].reg32_2|start[5].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N11
dffeas \my_regfile|start2[30].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N7
dffeas \my_regfile|start2[29].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~116 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~116_combout  = (\my_regfile|start2[30].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~116 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
cycloneive_lcell_comb \my_regfile|start2[4].reg32_2|start[5].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[4].reg32_2|start[5].dff1|q~feeder_combout  = \my_processor|mux32_8|start[5].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[4].reg32_2|start[5].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[5].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[4].reg32_2|start[5].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N15
dffeas \my_regfile|start2[4].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[4].reg32_2|start[5].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N1
dffeas \my_regfile|start2[3].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~115 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~115_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & (((\my_regfile|start2[3].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~115 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~117 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~117_combout  = (\my_regfile|start5[0].trb2|out[5]~116_combout  & (\my_regfile|start5[0].trb2|out[5]~115_combout  & ((\my_regfile|start2[31].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start5[0].trb2|out[5]~116_combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~117 .lut_mask = 16'hB000;
defparam \my_regfile|start5[0].trb2|out[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N31
dffeas \my_regfile|start2[2].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N5
dffeas \my_regfile|start2[1].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~120 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~120_combout  = (\my_regfile|start2[2].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|start2[2].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|start2[1].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~120 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N13
dffeas \my_regfile|start2[21].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \my_regfile|start2[20].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~118 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~118_combout  = (\my_regfile|decoder3|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and3~0_combout  & (((\my_regfile|start2[20].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start2[20].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~118 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[5].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[5].dff1|q~feeder_combout  = \my_processor|mux32_8|start[5].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[5].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[5].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[25].reg32_2|start[5].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N19
dffeas \my_regfile|start2[25].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[5].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~119 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~119_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & ((\my_regfile|start2[25].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~119 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N21
dffeas \my_regfile|start2[24].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \my_regfile|start2[26].reg32_2|start[5].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[26].reg32_2|start[5].dff1|q~feeder_combout  = \my_processor|mux32_8|start[5].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[26].reg32_2|start[5].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[5].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[26].reg32_2|start[5].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N29
dffeas \my_regfile|start2[26].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[26].reg32_2|start[5].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~121 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~121_combout  = (\my_regfile|start2[24].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[24].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|start2[26].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~121 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~122 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~122_combout  = (\my_regfile|start5[0].trb2|out[5]~120_combout  & (\my_regfile|start5[0].trb2|out[5]~118_combout  & (\my_regfile|start5[0].trb2|out[5]~119_combout  & \my_regfile|start5[0].trb2|out[5]~121_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[5]~120_combout ),
	.datab(\my_regfile|start5[0].trb2|out[5]~118_combout ),
	.datac(\my_regfile|start5[0].trb2|out[5]~119_combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~121_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~122 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N19
dffeas \my_regfile|start2[16].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~113 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~113_combout  = (((\my_regfile|start2[16].reg32_2|start[5].dff1|q~q  & \my_processor|mux5_1|start[4].mux0|or_1~0_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_regfile|start2[16].reg32_2|start[5].dff1|q~q ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~113 .lut_mask = 16'h8FFF;
defparam \my_regfile|start5[0].trb2|out[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N5
dffeas \my_regfile|start2[17].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N13
dffeas \my_regfile|start2[14].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N3
dffeas \my_regfile|start2[15].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~112 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~112_combout  = (\my_regfile|start2[14].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~112 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~114 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~114_combout  = (\my_regfile|start5[0].trb2|out[5]~113_combout  & (\my_regfile|start5[0].trb2|out[5]~112_combout  & ((\my_regfile|start2[17].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[5]~113_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[5]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~114 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N29
dffeas \my_regfile|start2[27].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N3
dffeas \my_regfile|start2[28].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~130 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~130_combout  = (\my_regfile|start2[27].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[28].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[27].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and1~4_combout  & ((\my_regfile|start2[28].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~130 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[5]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N7
dffeas \my_regfile|start2[19].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[5].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[5].dff1|q~feeder_combout  = \my_processor|mux32_8|start[5].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[5].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[5].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[18].reg32_2|start[5].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \my_regfile|start2[18].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[5].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~123 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~123_combout  = (\my_regfile|start2[19].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[19].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~5_combout  & ((\my_regfile|start2[18].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~123 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N31
dffeas \my_regfile|start2[22].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N13
dffeas \my_regfile|start2[23].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~129 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~129_combout  = (\my_regfile|start2[22].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~129 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[5]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N7
dffeas \my_regfile|start2[6].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N25
dffeas \my_regfile|start2[5].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~124 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~124_combout  = (\my_regfile|start2[6].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[6].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~124 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N9
dffeas \my_regfile|start2[11].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneive_lcell_comb \my_regfile|start2[10].reg32_2|start[5].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[10].reg32_2|start[5].dff1|q~feeder_combout  = \my_processor|mux32_8|start[5].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[10].reg32_2|start[5].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[5].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[10].reg32_2|start[5].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N23
dffeas \my_regfile|start2[10].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[10].reg32_2|start[5].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~126 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~126_combout  = (\my_regfile|start2[11].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|start2[10].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~126 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[5]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N9
dffeas \my_regfile|start2[8].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N17
dffeas \my_regfile|start2[7].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~125 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~125_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~125 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[5].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[5].dff1|q~feeder_combout  = \my_processor|mux32_8|start[5].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[5].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[5].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[5].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N17
dffeas \my_regfile|start2[12].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[5].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N7
dffeas \my_regfile|start2[13].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~127 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~127_combout  = (\my_regfile|start2[12].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~127 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[5]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~128 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~128_combout  = (\my_regfile|start5[0].trb2|out[5]~124_combout  & (\my_regfile|start5[0].trb2|out[5]~126_combout  & (\my_regfile|start5[0].trb2|out[5]~125_combout  & \my_regfile|start5[0].trb2|out[5]~127_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[5]~124_combout ),
	.datab(\my_regfile|start5[0].trb2|out[5]~126_combout ),
	.datac(\my_regfile|start5[0].trb2|out[5]~125_combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~127_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~128 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[5]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~131 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~131_combout  = (\my_regfile|start5[0].trb2|out[5]~130_combout  & (\my_regfile|start5[0].trb2|out[5]~123_combout  & (\my_regfile|start5[0].trb2|out[5]~129_combout  & \my_regfile|start5[0].trb2|out[5]~128_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[5]~130_combout ),
	.datab(\my_regfile|start5[0].trb2|out[5]~123_combout ),
	.datac(\my_regfile|start5[0].trb2|out[5]~129_combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~128_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~131 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[5]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~132 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~132_combout  = (\my_regfile|start5[0].trb2|out[5]~117_combout  & (\my_regfile|start5[0].trb2|out[5]~122_combout  & (\my_regfile|start5[0].trb2|out[5]~114_combout  & \my_regfile|start5[0].trb2|out[5]~131_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[5]~117_combout ),
	.datab(\my_regfile|start5[0].trb2|out[5]~122_combout ),
	.datac(\my_regfile|start5[0].trb2|out[5]~114_combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~131_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~132 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[5]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \my_processor|mux32_1|start[5].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[5].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[5]~132_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[5]~132_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[5].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[5].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[5].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneive_lcell_comb \my_processor|mux32_1|start[4].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[4].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [4])))) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[4]~111_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|or_3~2_combout ),
	.datad(\my_regfile|start5[0].trb2|out[4]~111_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[4].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[4].mux0|or_1~0 .lut_mask = 16'hCFC5;
defparam \my_processor|mux32_1|start[4].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N5
dffeas \my_regfile|start2[27].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N19
dffeas \my_regfile|start2[29].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~60 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~60_combout  = (\my_regfile|decoder2|d7|d1|and3~0_combout  & (\my_regfile|start2[29].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and3~0_combout  & (((\my_regfile|start2[27].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start2[29].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~60 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N27
dffeas \my_regfile|start2[22].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N1
dffeas \my_regfile|start2[23].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~59 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~59_combout  = (\my_regfile|decoder2|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and1~0_combout  & (((\my_regfile|start2[22].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start2[23].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~59 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N11
dffeas \my_regfile|start2[19].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N17
dffeas \my_regfile|start2[21].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~57 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~57_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~57 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
cycloneive_lcell_comb \my_regfile|start2[11].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[11].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_8|start[3].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[11].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[11].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N9
dffeas \my_regfile|start2[11].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[11].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N5
dffeas \my_regfile|start2[13].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~55 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~55_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~55 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_8|start[3].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[6].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N23
dffeas \my_regfile|start2[6].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N19
dffeas \my_regfile|start2[7].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~54 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~54_combout  = (\my_regfile|start2[6].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout ))) # (!\my_regfile|start2[6].reg32_2|start[3].dff1|q~q 
//  & (!\my_regfile|decoder2|d4|d1|and2~combout  & ((\my_regfile|start2[7].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datad(\my_regfile|start2[7].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~54 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N30
cycloneive_lcell_comb \my_regfile|start2[14].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[14].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_8|start[3].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[14].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[14].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N31
dffeas \my_regfile|start2[14].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[14].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N9
dffeas \my_regfile|start2[15].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~56 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~56_combout  = (\my_regfile|start2[14].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and2~0_combout  & ((\my_regfile|start2[15].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~56 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~58 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~58_combout  = (\my_regfile|start4[0].trb1|out[3]~57_combout  & (\my_regfile|start4[0].trb1|out[3]~55_combout  & (\my_regfile|start4[0].trb1|out[3]~54_combout  & \my_regfile|start4[0].trb1|out[3]~56_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[3]~57_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~55_combout ),
	.datac(\my_regfile|start4[0].trb1|out[3]~54_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~56_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~58 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N29
dffeas \my_regfile|start2[30].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N17
dffeas \my_regfile|start2[3].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~61 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~61_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & (((\my_regfile|start2[3].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~61 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~62 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~62_combout  = (\my_regfile|start4[0].trb1|out[3]~61_combout  & ((\my_regfile|start2[30].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout )))

	.dataa(gnd),
	.datab(\my_regfile|start2[30].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~61_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~62 .lut_mask = 16'hCF00;
defparam \my_regfile|start4[0].trb1|out[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~63 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~63_combout  = (\my_regfile|start4[0].trb1|out[3]~60_combout  & (\my_regfile|start4[0].trb1|out[3]~59_combout  & (\my_regfile|start4[0].trb1|out[3]~58_combout  & \my_regfile|start4[0].trb1|out[3]~62_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[3]~60_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~59_combout ),
	.datac(\my_regfile|start4[0].trb1|out[3]~58_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~62_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~63 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \my_regfile|start2[20].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N23
dffeas \my_regfile|start2[18].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~46 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~46_combout  = (\my_regfile|start2[20].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))) # 
// (!\my_regfile|start2[20].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~combout  & ((\my_regfile|start2[18].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~46 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N29
dffeas \my_regfile|start2[16].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \my_regfile|start2[17].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[17].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_8|start[3].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[17].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[17].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N7
dffeas \my_regfile|start2[17].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[17].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~45 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~45_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and4~0_combout  & (((\my_regfile|start2[17].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start2[17].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~45 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N17
dffeas \my_regfile|start2[9].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \my_regfile|start2[8].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[8].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_8|start[3].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[8].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[8].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N9
dffeas \my_regfile|start2[8].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[8].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~43 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~43_combout  = (\my_regfile|start2[9].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # (!\my_regfile|start2[9].reg32_2|start[3].dff1|q~q 
//  & (!\my_regfile|decoder2|d5|d2|and3~0_combout  & ((\my_regfile|start2[8].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~43 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N31
dffeas \my_regfile|start2[10].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_8|start[3].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N25
dffeas \my_regfile|start2[12].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~44 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~44_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~44 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~47 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~47_combout  = (\my_regfile|start4[0].trb1|out[3]~46_combout  & (\my_regfile|start4[0].trb1|out[3]~45_combout  & (\my_regfile|start4[0].trb1|out[3]~43_combout  & \my_regfile|start4[0].trb1|out[3]~44_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[3]~46_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~45_combout ),
	.datac(\my_regfile|start4[0].trb1|out[3]~43_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~47 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneive_lcell_comb \my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_8|start[3].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N25
dffeas \my_regfile|start2[1].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[1].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~50 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~50_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[3].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_regfile|decoder2|d4|and6~3_combout ),
	.datad(\my_regfile|start2[1].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~50 .lut_mask = 16'hFEFA;
defparam \my_regfile|start4[0].trb1|out[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \my_regfile|start2[2].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[2].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_8|start[3].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[2].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[2].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N5
dffeas \my_regfile|start2[2].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[2].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N13
dffeas \my_regfile|start2[5].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N23
dffeas \my_regfile|start2[4].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~51 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~51_combout  = (\my_regfile|start2[5].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~combout )))) # (!\my_regfile|start2[5].reg32_2|start[3].dff1|q~q  
// & (!\my_regfile|decoder2|d4|d1|and3~combout  & ((\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~51 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~52 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~52_combout  = (\my_regfile|start4[0].trb1|out[3]~50_combout  & (\my_regfile|start4[0].trb1|out[3]~51_combout  & ((\my_regfile|start2[2].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[3]~50_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[3]~51_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~52 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N7
dffeas \my_regfile|start2[28].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N7
dffeas \my_regfile|start2[26].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~49 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~49_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & ((\my_regfile|start2[28].reg32_2|start[3].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~49 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N19
dffeas \my_regfile|start2[24].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_8|start[3].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[25].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N25
dffeas \my_regfile|start2[25].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~48 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~48_combout  = (\my_regfile|decoder2|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and4~0_combout  & (((\my_regfile|start2[25].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~48 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~53 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~53_combout  = (\my_regfile|start4[0].trb1|out[3]~47_combout  & (\my_regfile|start4[0].trb1|out[3]~52_combout  & (\my_regfile|start4[0].trb1|out[3]~49_combout  & \my_regfile|start4[0].trb1|out[3]~48_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[3]~47_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~52_combout ),
	.datac(\my_regfile|start4[0].trb1|out[3]~49_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~53 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[3]~64 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[3]~64_combout  = (\my_regfile|start4[0].trb1|out[3]~63_combout  & \my_regfile|start4[0].trb1|out[3]~53_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[3]~63_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~53_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[3]~64 .lut_mask = 16'hF000;
defparam \my_regfile|start4[0].trb1|out[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \my_processor|mux32_1|start[2].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[2].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[2]~69_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[2].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[2].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[2].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N17
dffeas \my_regfile|start2[29].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \my_regfile|start2[27].reg32_2|start[1].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[27].reg32_2|start[1].dff1|q~feeder_combout  = \my_processor|mux32_8|start[1].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[27].reg32_2|start[1].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[1].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[27].reg32_2|start[1].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N25
dffeas \my_regfile|start2[27].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[27].reg32_2|start[1].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~38 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~38_combout  = (\my_regfile|decoder2|d7|d1|and3~0_combout  & (\my_regfile|start2[29].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and3~0_combout  & (((\my_regfile|start2[27].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~38 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N13
dffeas \my_regfile|start2[23].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N11
dffeas \my_regfile|start2[22].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~37 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~37_combout  = (\my_regfile|start2[23].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and1~0_combout  & ((\my_regfile|start2[22].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~37 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N1
dffeas \my_regfile|start2[30].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \my_regfile|start2[3].reg32_2|start[1].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[3].reg32_2|start[1].dff1|q~feeder_combout  = \my_processor|mux32_8|start[1].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[3].reg32_2|start[1].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[1].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[3].reg32_2|start[1].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \my_regfile|start2[3].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[3].reg32_2|start[1].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \my_regfile|start2[31].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~39 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~39_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & ((\my_regfile|start2[3].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~39 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~40 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~40_combout  = (\my_regfile|start4[0].trb1|out[1]~39_combout  & ((\my_regfile|start2[30].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout )))

	.dataa(\my_regfile|start2[30].reg32_2|start[1].dff1|q~q ),
	.datab(gnd),
	.datac(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[1]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~40 .lut_mask = 16'hAF00;
defparam \my_regfile|start4[0].trb1|out[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N29
dffeas \my_regfile|start2[21].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N15
dffeas \my_regfile|start2[19].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~35 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~35_combout  = (\my_regfile|decoder2|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and3~0_combout  & (((\my_regfile|start2[19].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~35 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N23
dffeas \my_regfile|start2[7].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N21
dffeas \my_regfile|start2[6].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~32 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~32_combout  = (\my_regfile|start2[7].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and2~combout )))) # (!\my_regfile|start2[7].reg32_2|start[1].dff1|q~q  
// & (!\my_regfile|decoder2|d4|d1|and1~0_combout  & ((\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datad(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~32 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \my_regfile|start2[14].reg32_2|start[1].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[14].reg32_2|start[1].dff1|q~feeder_combout  = \my_processor|mux32_8|start[1].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[14].reg32_2|start[1].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[1].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[14].reg32_2|start[1].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \my_regfile|start2[14].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[14].reg32_2|start[1].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \my_regfile|start2[15].reg32_2|start[1].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[15].reg32_2|start[1].dff1|q~feeder_combout  = \my_processor|mux32_8|start[1].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[15].reg32_2|start[1].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[1].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[15].reg32_2|start[1].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N17
dffeas \my_regfile|start2[15].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[15].reg32_2|start[1].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~34 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~34_combout  = (\my_regfile|start2[14].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and2~0_combout  & ((\my_regfile|start2[15].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|start2[15].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~34 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N19
dffeas \my_regfile|start2[11].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N17
dffeas \my_regfile|start2[13].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~33 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~33_combout  = (\my_regfile|start2[11].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and1~0_combout  & ((\my_regfile|start2[13].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|start2[13].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~33 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~36 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~36_combout  = (\my_regfile|start4[0].trb1|out[1]~35_combout  & (\my_regfile|start4[0].trb1|out[1]~32_combout  & (\my_regfile|start4[0].trb1|out[1]~34_combout  & \my_regfile|start4[0].trb1|out[1]~33_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[1]~35_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~32_combout ),
	.datac(\my_regfile|start4[0].trb1|out[1]~34_combout ),
	.datad(\my_regfile|start4[0].trb1|out[1]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~36 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~41 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~41_combout  = (\my_regfile|start4[0].trb1|out[1]~38_combout  & (\my_regfile|start4[0].trb1|out[1]~37_combout  & (\my_regfile|start4[0].trb1|out[1]~40_combout  & \my_regfile|start4[0].trb1|out[1]~36_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[1]~38_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~37_combout ),
	.datac(\my_regfile|start4[0].trb1|out[1]~40_combout ),
	.datad(\my_regfile|start4[0].trb1|out[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~41 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N22
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[1].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[1].dff1|q~feeder_combout  = \my_processor|mux32_8|start[1].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[1].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[1].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[1].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N23
dffeas \my_regfile|start2[12].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[1].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N5
dffeas \my_regfile|start2[10].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~22 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~22_combout  = (\my_regfile|start2[12].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~combout  & ((\my_regfile|start2[10].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~22 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N1
dffeas \my_regfile|start2[1].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~23 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~23_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[1].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~23 .lut_mask = 16'hFFEA;
defparam \my_regfile|start4[0].trb1|out[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \my_regfile|start2[16].reg32_2|start[1].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[16].reg32_2|start[1].dff1|q~feeder_combout  = \my_processor|mux32_8|start[1].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[16].reg32_2|start[1].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[1].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[16].reg32_2|start[1].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N15
dffeas \my_regfile|start2[16].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[16].reg32_2|start[1].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder_combout  = \my_processor|mux32_8|start[1].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N21
dffeas \my_regfile|start2[2].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[2].reg32_2|start[1].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N25
dffeas \my_regfile|start2[17].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~24 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~24_combout  = (\my_regfile|start2[2].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[2].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d4|d2|and2~combout  & ((\my_regfile|start2[17].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|start2[17].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datad(\my_regfile|decoder2|d4|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~24 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~25 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~25_combout  = (\my_regfile|start4[0].trb1|out[1]~23_combout  & (\my_regfile|start4[0].trb1|out[1]~24_combout  & ((\my_regfile|start2[16].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[1]~23_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[1]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~25 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneive_lcell_comb \my_regfile|start2[28].reg32_2|start[1].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[28].reg32_2|start[1].dff1|q~feeder_combout  = \my_processor|mux32_8|start[1].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[28].reg32_2|start[1].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[1].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[28].reg32_2|start[1].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N1
dffeas \my_regfile|start2[28].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[28].reg32_2|start[1].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \my_regfile|start2[26].reg32_2|start[1].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[26].reg32_2|start[1].dff1|q~feeder_combout  = \my_processor|mux32_8|start[1].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[26].reg32_2|start[1].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[1].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[26].reg32_2|start[1].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \my_regfile|start2[26].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[26].reg32_2|start[1].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~21 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~21_combout  = (\my_regfile|start2[28].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[28].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and4~combout  & ((\my_regfile|start2[26].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|start2[26].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datad(\my_regfile|decoder2|d7|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~21 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N31
dffeas \my_regfile|start2[9].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \my_regfile|start2[8].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~27 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~27_combout  = (\my_regfile|start2[9].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # (!\my_regfile|start2[9].reg32_2|start[1].dff1|q~q 
//  & (!\my_regfile|decoder2|d5|d2|and3~0_combout  & ((\my_regfile|start2[8].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~27 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N25
dffeas \my_regfile|start2[24].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~26 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~26_combout  = (\my_regfile|decoder2|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and4~0_combout  & (((\my_regfile|start2[25].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datad(\my_regfile|start2[25].reg32_2|start[1].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~26 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N18
cycloneive_lcell_comb \my_regfile|start2[4].reg32_2|start[1].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[4].reg32_2|start[1].dff1|q~feeder_combout  = \my_processor|mux32_8|start[1].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[4].reg32_2|start[1].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[1].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[4].reg32_2|start[1].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N19
dffeas \my_regfile|start2[4].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[4].reg32_2|start[1].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N5
dffeas \my_regfile|start2[5].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~29 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~29_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & (((\my_regfile|start2[5].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~29 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[1].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[1].dff1|q~feeder_combout  = \my_processor|mux32_8|start[1].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[1].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[1].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[20].reg32_2|start[1].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N5
dffeas \my_regfile|start2[20].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[1].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N31
dffeas \my_regfile|start2[18].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~28 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~28_combout  = (\my_regfile|decoder2|d6|d1|and4~combout  & (\my_regfile|start2[20].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and4~combout  & (((\my_regfile|start2[18].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~28 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~30 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~30_combout  = (\my_regfile|start4[0].trb1|out[1]~27_combout  & (\my_regfile|start4[0].trb1|out[1]~26_combout  & (\my_regfile|start4[0].trb1|out[1]~29_combout  & \my_regfile|start4[0].trb1|out[1]~28_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[1]~27_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~26_combout ),
	.datac(\my_regfile|start4[0].trb1|out[1]~29_combout ),
	.datad(\my_regfile|start4[0].trb1|out[1]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~30 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~31 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~31_combout  = (\my_regfile|start4[0].trb1|out[1]~22_combout  & (\my_regfile|start4[0].trb1|out[1]~25_combout  & (\my_regfile|start4[0].trb1|out[1]~21_combout  & \my_regfile|start4[0].trb1|out[1]~30_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[1]~22_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~25_combout ),
	.datac(\my_regfile|start4[0].trb1|out[1]~21_combout ),
	.datad(\my_regfile|start4[0].trb1|out[1]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~31 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[1]~42 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[1]~42_combout  = (\my_regfile|start4[0].trb1|out[1]~41_combout  & \my_regfile|start4[0].trb1|out[1]~31_combout )

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[1]~41_combout ),
	.datac(gnd),
	.datad(\my_regfile|start4[0].trb1|out[1]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[1]~42 .lut_mask = 16'hCC00;
defparam \my_regfile|start4[0].trb1|out[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \my_processor|mux32_1|start[0].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[0].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [0])))) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[0]~26_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\my_processor|or_3~2_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[0].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[0].mux0|or_1~0 .lut_mask = 16'hCFC5;
defparam \my_processor|mux32_1|start[0].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \my_processor|alu_1|Add0~0 (
// Equation(s):
// \my_processor|alu_1|Add0~0_combout  = (\my_regfile|start4[0].trb1|out[0]~20_combout  & (\my_processor|mux32_1|start[0].mux0|or_1~0_combout  $ (VCC))) # (!\my_regfile|start4[0].trb1|out[0]~20_combout  & (\my_processor|mux32_1|start[0].mux0|or_1~0_combout  
// & VCC))
// \my_processor|alu_1|Add0~1  = CARRY((\my_regfile|start4[0].trb1|out[0]~20_combout  & \my_processor|mux32_1|start[0].mux0|or_1~0_combout ))

	.dataa(\my_regfile|start4[0].trb1|out[0]~20_combout ),
	.datab(\my_processor|mux32_1|start[0].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|alu_1|Add0~0_combout ),
	.cout(\my_processor|alu_1|Add0~1 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|alu_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \my_processor|alu_1|Add0~2 (
// Equation(s):
// \my_processor|alu_1|Add0~2_combout  = (\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & ((\my_regfile|start4[0].trb1|out[1]~42_combout  & (\my_processor|alu_1|Add0~1  & VCC)) # (!\my_regfile|start4[0].trb1|out[1]~42_combout  & 
// (!\my_processor|alu_1|Add0~1 )))) # (!\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & ((\my_regfile|start4[0].trb1|out[1]~42_combout  & (!\my_processor|alu_1|Add0~1 )) # (!\my_regfile|start4[0].trb1|out[1]~42_combout  & ((\my_processor|alu_1|Add0~1 
// ) # (GND)))))
// \my_processor|alu_1|Add0~3  = CARRY((\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & (!\my_regfile|start4[0].trb1|out[1]~42_combout  & !\my_processor|alu_1|Add0~1 )) # (!\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & 
// ((!\my_processor|alu_1|Add0~1 ) # (!\my_regfile|start4[0].trb1|out[1]~42_combout ))))

	.dataa(\my_processor|mux32_1|start[1].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~1 ),
	.combout(\my_processor|alu_1|Add0~2_combout ),
	.cout(\my_processor|alu_1|Add0~3 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \my_processor|alu_1|Add0~4 (
// Equation(s):
// \my_processor|alu_1|Add0~4_combout  = ((\my_regfile|start4[0].trb1|out[2]~85_combout  $ (\my_processor|mux32_1|start[2].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~3 )))) # (GND)
// \my_processor|alu_1|Add0~5  = CARRY((\my_regfile|start4[0].trb1|out[2]~85_combout  & ((\my_processor|mux32_1|start[2].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~3 ))) # (!\my_regfile|start4[0].trb1|out[2]~85_combout  & 
// (\my_processor|mux32_1|start[2].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~3 )))

	.dataa(\my_regfile|start4[0].trb1|out[2]~85_combout ),
	.datab(\my_processor|mux32_1|start[2].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~3 ),
	.combout(\my_processor|alu_1|Add0~4_combout ),
	.cout(\my_processor|alu_1|Add0~5 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \my_processor|alu_1|Add0~6 (
// Equation(s):
// \my_processor|alu_1|Add0~6_combout  = (\my_processor|mux32_1|start[3].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[3]~64_combout  & (\my_processor|alu_1|Add0~5  & VCC)) # (!\my_regfile|start4[0].trb1|out[3]~64_combout  & 
// (!\my_processor|alu_1|Add0~5 )))) # (!\my_processor|mux32_1|start[3].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[3]~64_combout  & (!\my_processor|alu_1|Add0~5 )) # (!\my_regfile|start4[0].trb1|out[3]~64_combout  & ((\my_processor|alu_1|Add0~5 
// ) # (GND)))))
// \my_processor|alu_1|Add0~7  = CARRY((\my_processor|mux32_1|start[3].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[3]~64_combout  & !\my_processor|alu_1|Add0~5 )) # (!\my_processor|mux32_1|start[3].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~5 ) # (!\my_regfile|start4[0].trb1|out[3]~64_combout ))))

	.dataa(\my_processor|mux32_1|start[3].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~5 ),
	.combout(\my_processor|alu_1|Add0~6_combout ),
	.cout(\my_processor|alu_1|Add0~7 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \my_processor|alu_1|Add0~8 (
// Equation(s):
// \my_processor|alu_1|Add0~8_combout  = ((\my_regfile|start4[0].trb1|out[4]~172_combout  $ (\my_processor|mux32_1|start[4].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~7 )))) # (GND)
// \my_processor|alu_1|Add0~9  = CARRY((\my_regfile|start4[0].trb1|out[4]~172_combout  & ((\my_processor|mux32_1|start[4].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~7 ))) # (!\my_regfile|start4[0].trb1|out[4]~172_combout  & 
// (\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~7 )))

	.dataa(\my_regfile|start4[0].trb1|out[4]~172_combout ),
	.datab(\my_processor|mux32_1|start[4].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~7 ),
	.combout(\my_processor|alu_1|Add0~8_combout ),
	.cout(\my_processor|alu_1|Add0~9 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \my_processor|alu_1|Add0~10 (
// Equation(s):
// \my_processor|alu_1|Add0~10_combout  = (\my_regfile|start4[0].trb1|out[5]~150_combout  & ((\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & (\my_processor|alu_1|Add0~9  & VCC)) # (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add0~9 )))) # (!\my_regfile|start4[0].trb1|out[5]~150_combout  & ((\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add0~9 )) # (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Add0~9 ) # (GND)))))
// \my_processor|alu_1|Add0~11  = CARRY((\my_regfile|start4[0].trb1|out[5]~150_combout  & (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~9 )) # (!\my_regfile|start4[0].trb1|out[5]~150_combout  & 
// ((!\my_processor|alu_1|Add0~9 ) # (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[5]~150_combout ),
	.datab(\my_processor|mux32_1|start[5].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~9 ),
	.combout(\my_processor|alu_1|Add0~10_combout ),
	.cout(\my_processor|alu_1|Add0~11 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \my_processor|alu_1|Add0~12 (
// Equation(s):
// \my_processor|alu_1|Add0~12_combout  = ((\my_processor|mux32_1|start[6].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[6]~129_combout  $ (!\my_processor|alu_1|Add0~11 )))) # (GND)
// \my_processor|alu_1|Add0~13  = CARRY((\my_processor|mux32_1|start[6].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[6]~129_combout ) # (!\my_processor|alu_1|Add0~11 ))) # (!\my_processor|mux32_1|start[6].mux0|or_1~0_combout  & 
// (\my_regfile|start4[0].trb1|out[6]~129_combout  & !\my_processor|alu_1|Add0~11 )))

	.dataa(\my_processor|mux32_1|start[6].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[6]~129_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~11 ),
	.combout(\my_processor|alu_1|Add0~12_combout ),
	.cout(\my_processor|alu_1|Add0~13 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \my_processor|alu_1|Add0~14 (
// Equation(s):
// \my_processor|alu_1|Add0~14_combout  = (\my_regfile|start4[0].trb1|out[7]~107_combout  & ((\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & (\my_processor|alu_1|Add0~13  & VCC)) # (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add0~13 )))) # (!\my_regfile|start4[0].trb1|out[7]~107_combout  & ((\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add0~13 )) # (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Add0~13 ) # (GND)))))
// \my_processor|alu_1|Add0~15  = CARRY((\my_regfile|start4[0].trb1|out[7]~107_combout  & (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~13 )) # (!\my_regfile|start4[0].trb1|out[7]~107_combout  & 
// ((!\my_processor|alu_1|Add0~13 ) # (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[7]~107_combout ),
	.datab(\my_processor|mux32_1|start[7].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~13 ),
	.combout(\my_processor|alu_1|Add0~14_combout ),
	.cout(\my_processor|alu_1|Add0~15 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \my_processor|alu_1|Add0~16 (
// Equation(s):
// \my_processor|alu_1|Add0~16_combout  = ((\my_regfile|start4[0].trb1|out[8]~340_combout  $ (\my_processor|mux32_1|start[8].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~15 )))) # (GND)
// \my_processor|alu_1|Add0~17  = CARRY((\my_regfile|start4[0].trb1|out[8]~340_combout  & ((\my_processor|mux32_1|start[8].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~15 ))) # (!\my_regfile|start4[0].trb1|out[8]~340_combout  & 
// (\my_processor|mux32_1|start[8].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~15 )))

	.dataa(\my_regfile|start4[0].trb1|out[8]~340_combout ),
	.datab(\my_processor|mux32_1|start[8].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~15 ),
	.combout(\my_processor|alu_1|Add0~16_combout ),
	.cout(\my_processor|alu_1|Add0~17 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \my_processor|alu_1|Add1~0 (
// Equation(s):
// \my_processor|alu_1|Add1~0_combout  = (\my_processor|mux32_1|start[0].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[0]~20_combout  $ (VCC))) # (!\my_processor|mux32_1|start[0].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[0]~20_combout 
// ) # (GND)))
// \my_processor|alu_1|Add1~1  = CARRY((\my_regfile|start4[0].trb1|out[0]~20_combout ) # (!\my_processor|mux32_1|start[0].mux0|or_1~0_combout ))

	.dataa(\my_processor|mux32_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|alu_1|Add1~0_combout ),
	.cout(\my_processor|alu_1|Add1~1 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~0 .lut_mask = 16'h66DD;
defparam \my_processor|alu_1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \my_processor|alu_1|Add1~2 (
// Equation(s):
// \my_processor|alu_1|Add1~2_combout  = (\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & ((\my_regfile|start4[0].trb1|out[1]~42_combout  & (!\my_processor|alu_1|Add1~1 )) # (!\my_regfile|start4[0].trb1|out[1]~42_combout  & ((\my_processor|alu_1|Add1~1 
// ) # (GND))))) # (!\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & ((\my_regfile|start4[0].trb1|out[1]~42_combout  & (\my_processor|alu_1|Add1~1  & VCC)) # (!\my_regfile|start4[0].trb1|out[1]~42_combout  & (!\my_processor|alu_1|Add1~1 ))))
// \my_processor|alu_1|Add1~3  = CARRY((\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & ((!\my_processor|alu_1|Add1~1 ) # (!\my_regfile|start4[0].trb1|out[1]~42_combout ))) # (!\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & 
// (!\my_regfile|start4[0].trb1|out[1]~42_combout  & !\my_processor|alu_1|Add1~1 )))

	.dataa(\my_processor|mux32_1|start[1].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~1 ),
	.combout(\my_processor|alu_1|Add1~2_combout ),
	.cout(\my_processor|alu_1|Add1~3 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~2 .lut_mask = 16'h692B;
defparam \my_processor|alu_1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \my_processor|alu_1|Add1~4 (
// Equation(s):
// \my_processor|alu_1|Add1~4_combout  = ((\my_regfile|start4[0].trb1|out[2]~85_combout  $ (\my_processor|mux32_1|start[2].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~3 )))) # (GND)
// \my_processor|alu_1|Add1~5  = CARRY((\my_regfile|start4[0].trb1|out[2]~85_combout  & ((!\my_processor|alu_1|Add1~3 ) # (!\my_processor|mux32_1|start[2].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[2]~85_combout  & 
// (!\my_processor|mux32_1|start[2].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~3 )))

	.dataa(\my_regfile|start4[0].trb1|out[2]~85_combout ),
	.datab(\my_processor|mux32_1|start[2].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~3 ),
	.combout(\my_processor|alu_1|Add1~4_combout ),
	.cout(\my_processor|alu_1|Add1~5 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~4 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \my_processor|alu_1|Add1~6 (
// Equation(s):
// \my_processor|alu_1|Add1~6_combout  = (\my_processor|mux32_1|start[3].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[3]~64_combout  & (!\my_processor|alu_1|Add1~5 )) # (!\my_regfile|start4[0].trb1|out[3]~64_combout  & ((\my_processor|alu_1|Add1~5 
// ) # (GND))))) # (!\my_processor|mux32_1|start[3].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[3]~64_combout  & (\my_processor|alu_1|Add1~5  & VCC)) # (!\my_regfile|start4[0].trb1|out[3]~64_combout  & (!\my_processor|alu_1|Add1~5 ))))
// \my_processor|alu_1|Add1~7  = CARRY((\my_processor|mux32_1|start[3].mux0|or_1~0_combout  & ((!\my_processor|alu_1|Add1~5 ) # (!\my_regfile|start4[0].trb1|out[3]~64_combout ))) # (!\my_processor|mux32_1|start[3].mux0|or_1~0_combout  & 
// (!\my_regfile|start4[0].trb1|out[3]~64_combout  & !\my_processor|alu_1|Add1~5 )))

	.dataa(\my_processor|mux32_1|start[3].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~5 ),
	.combout(\my_processor|alu_1|Add1~6_combout ),
	.cout(\my_processor|alu_1|Add1~7 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~6 .lut_mask = 16'h692B;
defparam \my_processor|alu_1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \my_processor|alu_1|Add1~8 (
// Equation(s):
// \my_processor|alu_1|Add1~8_combout  = ((\my_processor|mux32_1|start[4].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[4]~172_combout  $ (\my_processor|alu_1|Add1~7 )))) # (GND)
// \my_processor|alu_1|Add1~9  = CARRY((\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[4]~172_combout  & !\my_processor|alu_1|Add1~7 )) # (!\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[4]~172_combout ) # (!\my_processor|alu_1|Add1~7 ))))

	.dataa(\my_processor|mux32_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~172_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~7 ),
	.combout(\my_processor|alu_1|Add1~8_combout ),
	.cout(\my_processor|alu_1|Add1~9 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~8 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \my_processor|alu_1|Add1~10 (
// Equation(s):
// \my_processor|alu_1|Add1~10_combout  = (\my_regfile|start4[0].trb1|out[5]~150_combout  & ((\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~9 )) # (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~9  & VCC)))) # (!\my_regfile|start4[0].trb1|out[5]~150_combout  & ((\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~9 ) # (GND))) # (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~9 ))))
// \my_processor|alu_1|Add1~11  = CARRY((\my_regfile|start4[0].trb1|out[5]~150_combout  & (\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~9 )) # (!\my_regfile|start4[0].trb1|out[5]~150_combout  & 
// ((\my_processor|mux32_1|start[5].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~9 ))))

	.dataa(\my_regfile|start4[0].trb1|out[5]~150_combout ),
	.datab(\my_processor|mux32_1|start[5].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~9 ),
	.combout(\my_processor|alu_1|Add1~10_combout ),
	.cout(\my_processor|alu_1|Add1~11 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~10 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \my_processor|alu_1|Add1~12 (
// Equation(s):
// \my_processor|alu_1|Add1~12_combout  = ((\my_regfile|start4[0].trb1|out[6]~129_combout  $ (\my_processor|mux32_1|start[6].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~11 )))) # (GND)
// \my_processor|alu_1|Add1~13  = CARRY((\my_regfile|start4[0].trb1|out[6]~129_combout  & ((!\my_processor|alu_1|Add1~11 ) # (!\my_processor|mux32_1|start[6].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[6]~129_combout  & 
// (!\my_processor|mux32_1|start[6].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~11 )))

	.dataa(\my_regfile|start4[0].trb1|out[6]~129_combout ),
	.datab(\my_processor|mux32_1|start[6].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~11 ),
	.combout(\my_processor|alu_1|Add1~12_combout ),
	.cout(\my_processor|alu_1|Add1~13 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~12 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \my_processor|alu_1|Add1~14 (
// Equation(s):
// \my_processor|alu_1|Add1~14_combout  = (\my_regfile|start4[0].trb1|out[7]~107_combout  & ((\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~13 )) # (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~13  & VCC)))) # (!\my_regfile|start4[0].trb1|out[7]~107_combout  & ((\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~13 ) # (GND))) # (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~13 ))))
// \my_processor|alu_1|Add1~15  = CARRY((\my_regfile|start4[0].trb1|out[7]~107_combout  & (\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~13 )) # (!\my_regfile|start4[0].trb1|out[7]~107_combout  & 
// ((\my_processor|mux32_1|start[7].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~13 ))))

	.dataa(\my_regfile|start4[0].trb1|out[7]~107_combout ),
	.datab(\my_processor|mux32_1|start[7].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~13 ),
	.combout(\my_processor|alu_1|Add1~14_combout ),
	.cout(\my_processor|alu_1|Add1~15 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~14 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \my_processor|alu_1|Add1~16 (
// Equation(s):
// \my_processor|alu_1|Add1~16_combout  = ((\my_regfile|start4[0].trb1|out[8]~340_combout  $ (\my_processor|mux32_1|start[8].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~15 )))) # (GND)
// \my_processor|alu_1|Add1~17  = CARRY((\my_regfile|start4[0].trb1|out[8]~340_combout  & ((!\my_processor|alu_1|Add1~15 ) # (!\my_processor|mux32_1|start[8].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[8]~340_combout  & 
// (!\my_processor|mux32_1|start[8].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~15 )))

	.dataa(\my_regfile|start4[0].trb1|out[8]~340_combout ),
	.datab(\my_processor|mux32_1|start[8].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~15 ),
	.combout(\my_processor|alu_1|Add1~16_combout ),
	.cout(\my_processor|alu_1|Add1~17 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~16 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N20
cycloneive_lcell_comb \my_processor|alu_1|Selector30~6 (
// Equation(s):
// \my_processor|alu_1|Selector30~6_combout  = (!\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3] & (\my_processor|or_1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|or_1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~6 .lut_mask = 16'h0040;
defparam \my_processor|alu_1|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
cycloneive_lcell_comb \my_processor|alu_1|Selector30~7 (
// Equation(s):
// \my_processor|alu_1|Selector30~7_combout  = (\my_processor|mux5_01|start[2].m3|and_1~combout ) # ((\my_processor|mux5_01|start[1].m3|and_1~combout  & \my_processor|mux5_01|start[0].m3|or_1~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.datac(\my_processor|mux5_01|start[2].m3|and_1~combout ),
	.datad(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~7 .lut_mask = 16'hFCF0;
defparam \my_processor|alu_1|Selector30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \my_processor|alu_1|Selector23~2 (
// Equation(s):
// \my_processor|alu_1|Selector23~2_combout  = (\my_regfile|start4[0].trb1|out[8]~340_combout  & ((\my_processor|alu_1|Selector30~7_combout ) # ((\my_processor|alu_1|Selector30~6_combout  & \my_processor|mux32_1|start[8].mux0|or_1~0_combout )))) # 
// (!\my_regfile|start4[0].trb1|out[8]~340_combout  & (\my_processor|alu_1|Selector30~7_combout  & ((\my_processor|mux32_1|start[8].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Selector30~6_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[8]~340_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_processor|alu_1|Selector30~6_combout ),
	.datad(\my_processor|mux32_1|start[8].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector23~2 .lut_mask = 16'hEC8C;
defparam \my_processor|alu_1|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N4
cycloneive_lcell_comb \my_processor|alu_1|Selector30~4 (
// Equation(s):
// \my_processor|alu_1|Selector30~4_combout  = (\my_processor|or_3~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_processor|or_1~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(\my_processor|or_1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~4 .lut_mask = 16'hFFAE;
defparam \my_processor|alu_1|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N24
cycloneive_lcell_comb \my_processor|alu_3|Add0~24 (
// Equation(s):
// \my_processor|alu_3|Add0~24_combout  = ((\my_processor|alu_2|Add0~24_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [12] $ (!\my_processor|alu_3|Add0~23 )))) # (GND)
// \my_processor|alu_3|Add0~25  = CARRY((\my_processor|alu_2|Add0~24_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [12]) # (!\my_processor|alu_3|Add0~23 ))) # (!\my_processor|alu_2|Add0~24_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [12] & !\my_processor|alu_3|Add0~23 )))

	.dataa(\my_processor|alu_2|Add0~24_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~23 ),
	.combout(\my_processor|alu_3|Add0~24_combout ),
	.cout(\my_processor|alu_3|Add0~25 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~24 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
cycloneive_lcell_comb \my_processor|and_1~0 (
// Equation(s):
// \my_processor|and_1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_processor|dec_1|d4|d1|and2~4_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|dec_1|d4|d1|and2~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|and_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|and_1~0 .lut_mask = 16'h0010;
defparam \my_processor|and_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N6
cycloneive_lcell_comb \my_processor|dec_1|d4|d1|and4 (
// Equation(s):
// \my_processor|dec_1|d4|d1|and4~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27]) # ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|dec_1|d4|d1|and1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\my_processor|dec_1|d4|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dec_1|d4|d1|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d4|d1|and4 .lut_mask = 16'hEEFF;
defparam \my_processor|dec_1|d4|d1|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N30
cycloneive_lcell_comb \my_processor|dec_1|d4|d1|and2~5 (
// Equation(s):
// \my_processor|dec_1|d4|d1|and2~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_processor|dec_1|d4|d1|and2~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a 
// [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|dec_1|d4|d1|and2~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|dec_1|d4|d1|and2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dec_1|d4|d1|and2~5 .lut_mask = 16'h1000;
defparam \my_processor|dec_1|d4|d1|and2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N4
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[21]~2 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[21]~2_combout  = (\my_processor|dec_1|d4|d1|and4~combout  & (!\my_processor|alu_1|Equal0~20_combout  & ((\my_processor|dec_1|d4|d1|and2~5_combout ) # (\my_processor|and_1~0_combout ))))

	.dataa(\my_processor|dec_1|d4|d1|and4~combout ),
	.datab(\my_processor|dec_1|d4|d1|and2~5_combout ),
	.datac(\my_processor|and_1~0_combout ),
	.datad(\my_processor|alu_1|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[21]~2 .lut_mask = 16'h00A8;
defparam \my_processor|pc_counter1|pc_out[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~775 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~775_combout  = (\my_regfile|start5[0].trb2|out[31]~710_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[31]~710_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~775_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~775 .lut_mask = 16'hCCFF;
defparam \my_regfile|start5[0].trb2|out[31]~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N30
cycloneive_lcell_comb \my_processor|mux32_6|start[27].mux0|and_1~0 (
// Equation(s):
// \my_processor|mux32_6|start[27].mux0|and_1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|dec_1|d4|and6~combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (((\my_processor|alu_1|Equal0~20_combout ) 
// # (!\my_processor|or_~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|dec_1|d4|and6~combout ),
	.datac(\my_processor|alu_1|Equal0~20_combout ),
	.datad(\my_processor|or_~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_6|start[27].mux0|and_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_6|start[27].mux0|and_1~0 .lut_mask = 16'hD8DD;
defparam \my_processor|mux32_6|start[27].mux0|and_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneive_lcell_comb \my_processor|mux32_8|start[27].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[27].mux0|or_1~2_combout  = (\my_processor|mux5_01|start[2].m3|and_1~combout  & (!\my_processor|alu_1|Selector30~8_combout  & !\my_processor|mux5_01|start[1].m3|and_1~combout ))

	.dataa(\my_processor|mux5_01|start[2].m3|and_1~combout ),
	.datab(gnd),
	.datac(\my_processor|alu_1|Selector30~8_combout ),
	.datad(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[27].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[27].mux0|or_1~2 .lut_mask = 16'h000A;
defparam \my_processor|mux32_8|start[27].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N25
dffeas \my_regfile|start2[29].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~426 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~426_combout  = (\my_regfile|decoder2|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and1~0_combout  & ((\my_regfile|start2[29].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~426 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[31]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N31
dffeas \my_regfile|start2[3].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N13
dffeas \my_regfile|start2[31].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~425 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~425_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & (((\my_regfile|start2[3].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~425 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[31]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N23
dffeas \my_regfile|start2[26].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N9
dffeas \my_regfile|start2[28].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~433 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~433_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[28].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start2[28].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~433 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[31]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N13
dffeas \my_regfile|start2[25].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N9
dffeas \my_regfile|start2[24].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~432 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~432_combout  = (\my_regfile|decoder2|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and4~0_combout  & ((\my_regfile|start2[25].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~432 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[31]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N1
dffeas \my_regfile|start2[5].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N11
dffeas \my_regfile|start2[4].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~435 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~435_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & ((\my_regfile|start2[5].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~435 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[31]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N31
dffeas \my_regfile|start2[2].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N21
dffeas \my_regfile|start2[1].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~434 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~434_combout  = (\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[31].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_regfile|decoder2|d4|and6~3_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[31].dff1|q~q ),
	.datad(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~434 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[31]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~436 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~436_combout  = (\my_regfile|start4[0].trb1|out[31]~435_combout  & (\my_regfile|start4[0].trb1|out[31]~434_combout  & ((\my_regfile|start2[2].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~435_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[31]~434_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~436 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[31]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[31].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[31].dff1|q~feeder_combout  = \my_processor|mux32_8|start[31].mux0|or_1~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[31].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[31].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[20].reg32_2|start[31].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N13
dffeas \my_regfile|start2[20].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[31].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N5
dffeas \my_regfile|start2[18].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~430 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~430_combout  = (\my_regfile|decoder2|d6|d1|and4~combout  & (\my_regfile|start2[20].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and4~combout  & (((\my_regfile|start2[18].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~430 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[31]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N9
dffeas \my_regfile|start2[16].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N3
dffeas \my_regfile|start2[17].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~429 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~429_combout  = (\my_regfile|decoder2|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~0_combout  & (((\my_regfile|start2[16].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start2[17].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~429 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[31]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
cycloneive_lcell_comb \my_regfile|start2[9].reg32_2|start[31].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[9].reg32_2|start[31].dff1|q~feeder_combout  = \my_processor|mux32_8|start[31].mux0|or_1~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[9].reg32_2|start[31].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[31].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[9].reg32_2|start[31].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N17
dffeas \my_regfile|start2[9].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[9].reg32_2|start[31].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N23
dffeas \my_regfile|start2[8].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~427 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~427_combout  = (\my_regfile|decoder2|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~0_combout  & (((\my_regfile|start2[8].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~427 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[31]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[31].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[31].dff1|q~feeder_combout  = \my_processor|mux32_8|start[31].mux0|or_1~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[31].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[31].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[12].reg32_2|start[31].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N27
dffeas \my_regfile|start2[12].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[31].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cycloneive_lcell_comb \my_regfile|start2[10].reg32_2|start[31].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[10].reg32_2|start[31].dff1|q~feeder_combout  = \my_processor|mux32_8|start[31].mux0|or_1~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[10].reg32_2|start[31].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[31].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[10].reg32_2|start[31].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N21
dffeas \my_regfile|start2[10].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[10].reg32_2|start[31].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~428 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~428_combout  = (\my_regfile|start2[12].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~combout  & ((\my_regfile|start2[10].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|start2[10].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~428 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[31]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~431 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~431_combout  = (\my_regfile|start4[0].trb1|out[31]~430_combout  & (\my_regfile|start4[0].trb1|out[31]~429_combout  & (\my_regfile|start4[0].trb1|out[31]~427_combout  & \my_regfile|start4[0].trb1|out[31]~428_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[31]~430_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~429_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~427_combout ),
	.datad(\my_regfile|start4[0].trb1|out[31]~428_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~431 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[31]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~437 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~437_combout  = (\my_regfile|start4[0].trb1|out[31]~433_combout  & (\my_regfile|start4[0].trb1|out[31]~432_combout  & (\my_regfile|start4[0].trb1|out[31]~436_combout  & \my_regfile|start4[0].trb1|out[31]~431_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[31]~433_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~432_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~436_combout ),
	.datad(\my_regfile|start4[0].trb1|out[31]~431_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~437 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[31]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N31
dffeas \my_regfile|start2[22].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y24_N5
dffeas \my_regfile|start2[23].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~443 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~443_combout  = (\my_regfile|start2[22].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~0_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~443 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[31]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N15
dffeas \my_regfile|start2[30].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N13
dffeas \my_regfile|start2[13].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N3
dffeas \my_regfile|start2[11].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~439 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~439_combout  = (\my_regfile|start2[13].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[13].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~0_combout  & ((\my_regfile|start2[11].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~439 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[31]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N10
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[31].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[31].dff1|q~feeder_combout  = \my_processor|mux32_8|start[31].mux0|or_1~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[31].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[31].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[6].reg32_2|start[31].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N11
dffeas \my_regfile|start2[6].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[31].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N5
dffeas \my_regfile|start2[7].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~438 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~438_combout  = (\my_regfile|start2[6].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout ))) # 
// (!\my_regfile|start2[6].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and2~combout  & ((\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~438 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[31]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N22
cycloneive_lcell_comb \my_regfile|start2[21].reg32_2|start[31].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[21].reg32_2|start[31].dff1|q~feeder_combout  = \my_processor|mux32_8|start[31].mux0|or_1~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[21].reg32_2|start[31].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[31].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[21].reg32_2|start[31].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N23
dffeas \my_regfile|start2[21].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[21].reg32_2|start[31].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N31
dffeas \my_regfile|start2[19].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~441 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~441_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~0_combout  & ((\my_regfile|start2[21].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~441 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[31]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y25_N7
dffeas \my_regfile|start2[15].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N21
dffeas \my_regfile|start2[14].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~440 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~440_combout  = (\my_regfile|start2[15].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~0_combout  & ((\my_regfile|start2[14].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~440 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[31]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~442 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~442_combout  = (\my_regfile|start4[0].trb1|out[31]~439_combout  & (\my_regfile|start4[0].trb1|out[31]~438_combout  & (\my_regfile|start4[0].trb1|out[31]~441_combout  & \my_regfile|start4[0].trb1|out[31]~440_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[31]~439_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~438_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~441_combout ),
	.datad(\my_regfile|start4[0].trb1|out[31]~440_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~442 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[31]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~444 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~444_combout  = (\my_regfile|start4[0].trb1|out[31]~443_combout  & (\my_regfile|start4[0].trb1|out[31]~442_combout  & ((\my_regfile|start2[30].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~443_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[31]~442_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~444 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[31]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[31]~445 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[31]~445_combout  = (\my_regfile|start4[0].trb1|out[31]~426_combout  & (\my_regfile|start4[0].trb1|out[31]~425_combout  & (\my_regfile|start4[0].trb1|out[31]~437_combout  & \my_regfile|start4[0].trb1|out[31]~444_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[31]~426_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~425_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~437_combout ),
	.datad(\my_regfile|start4[0].trb1|out[31]~444_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[31]~445 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[31]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~6 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~6_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~6 .lut_mask = 16'h0033;
defparam \my_processor|alu_1|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N22
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [11])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~0 .lut_mask = 16'h0055;
defparam \my_processor|mux32_2|start[30].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N14
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~5_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [9]) # (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout )) # 
// (!\my_processor|alu_1|ShiftLeft0~6_combout )))

	.dataa(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~6_combout ),
	.datac(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~5 .lut_mask = 16'hAA2A;
defparam \my_processor|mux32_2|start[30].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N3
dffeas \my_regfile|start2[26].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N25
dffeas \my_regfile|start2[28].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~473 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~473_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[28].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start2[28].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~473 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[30]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N25
dffeas \my_regfile|start2[5].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N19
dffeas \my_regfile|start2[4].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~475 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~475_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & ((\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~475 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[30]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N3
dffeas \my_regfile|start2[2].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N13
dffeas \my_regfile|start2[1].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~474 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~474_combout  = (\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|start2[1].reg32_2|start[30].dff1|q~q  & \my_processor|mux5_2|start[0].mux0|and_1~combout )))

	.dataa(\my_regfile|decoder2|d4|and6~3_combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[30].dff1|q~q ),
	.datad(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~474 .lut_mask = 16'hFEEE;
defparam \my_regfile|start4[0].trb1|out[30]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~476 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~476_combout  = (\my_regfile|start4[0].trb1|out[30]~475_combout  & (\my_regfile|start4[0].trb1|out[30]~474_combout  & ((\my_regfile|start2[2].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~475_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[30]~474_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~476 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[30]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N23
dffeas \my_regfile|start2[24].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~472 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~472_combout  = (\my_regfile|start2[25].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[24].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~472 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[30]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N5
dffeas \my_regfile|start2[17].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y24_N31
dffeas \my_regfile|start2[16].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~469 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~469_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and4~0_combout  & ((\my_regfile|start2[17].reg32_2|start[30].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~469 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[30]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N25
dffeas \my_regfile|start2[9].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N9
dffeas \my_regfile|start2[8].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~467 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~467_combout  = (\my_regfile|decoder2|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~0_combout  & (((\my_regfile|start2[8].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~467 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[30]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N29
dffeas \my_regfile|start2[18].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N28
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[30].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[30].dff1|q~feeder_combout  = \my_processor|mux32_8|start[30].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[30].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[30].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[20].reg32_2|start[30].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N29
dffeas \my_regfile|start2[20].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[30].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~470 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~470_combout  = (\my_regfile|decoder2|d6|d1|and4~combout  & (\my_regfile|start2[20].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and4~combout  & (((\my_regfile|start2[18].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start2[20].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~470 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[30]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N6
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[30].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[30].dff1|q~feeder_combout  = \my_processor|mux32_8|start[30].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[30].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[30].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[12].reg32_2|start[30].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N7
dffeas \my_regfile|start2[12].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[30].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N9
dffeas \my_regfile|start2[10].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~468 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~468_combout  = (\my_regfile|start2[12].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and2~0_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~combout  & ((\my_regfile|start2[10].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~468 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[30]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~471 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~471_combout  = (\my_regfile|start4[0].trb1|out[30]~469_combout  & (\my_regfile|start4[0].trb1|out[30]~467_combout  & (\my_regfile|start4[0].trb1|out[30]~470_combout  & \my_regfile|start4[0].trb1|out[30]~468_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[30]~469_combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~467_combout ),
	.datac(\my_regfile|start4[0].trb1|out[30]~470_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~468_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~471 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[30]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~477 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~477_combout  = (\my_regfile|start4[0].trb1|out[30]~473_combout  & (\my_regfile|start4[0].trb1|out[30]~476_combout  & (\my_regfile|start4[0].trb1|out[30]~472_combout  & \my_regfile|start4[0].trb1|out[30]~471_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[30]~473_combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~476_combout ),
	.datac(\my_regfile|start4[0].trb1|out[30]~472_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~471_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~477 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[30]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N5
dffeas \my_regfile|start2[23].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N23
dffeas \my_regfile|start2[22].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~483 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~483_combout  = (\my_regfile|start2[23].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and1~0_combout  & ((\my_regfile|start2[22].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~483 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[30]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N29
dffeas \my_regfile|start2[30].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N27
dffeas \my_regfile|start2[3].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N21
dffeas \my_regfile|start2[31].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~485 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~485_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & (((\my_regfile|start2[3].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~485 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[30]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~486 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~486_combout  = (\my_regfile|start4[0].trb1|out[30]~485_combout  & ((\my_regfile|start2[30].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[30]~485_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~486 .lut_mask = 16'hD0D0;
defparam \my_regfile|start4[0].trb1|out[30]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N15
dffeas \my_regfile|start2[27].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N25
dffeas \my_regfile|start2[29].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~484 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~484_combout  = (\my_regfile|decoder2|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and1~0_combout  & (((\my_regfile|start2[29].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start2[29].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~484 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[30]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N30
cycloneive_lcell_comb \my_regfile|start2[21].reg32_2|start[30].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[21].reg32_2|start[30].dff1|q~feeder_combout  = \my_processor|mux32_8|start[30].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[21].reg32_2|start[30].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[30].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[21].reg32_2|start[30].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N31
dffeas \my_regfile|start2[21].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[21].reg32_2|start[30].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N15
dffeas \my_regfile|start2[19].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~481 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~481_combout  = (\my_regfile|start2[21].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[21].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and3~0_combout  & ((\my_regfile|start2[19].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~481 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[30]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y25_N19
dffeas \my_regfile|start2[15].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N9
dffeas \my_regfile|start2[14].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~480 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~480_combout  = (\my_regfile|decoder2|d5|d1|and1~0_combout  & (\my_regfile|start2[15].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~0_combout  & (((\my_regfile|start2[14].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~480 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[30]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N21
dffeas \my_regfile|start2[11].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N25
dffeas \my_regfile|start2[13].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~479 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~479_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~479 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[30]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N16
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[30].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[30].dff1|q~feeder_combout  = \my_processor|mux32_8|start[30].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[30].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[30].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[6].reg32_2|start[30].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N17
dffeas \my_regfile|start2[6].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[30].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N31
dffeas \my_regfile|start2[7].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~478 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~478_combout  = (\my_regfile|start2[6].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and2~combout  & ((\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datad(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~478 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[30]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~482 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~482_combout  = (\my_regfile|start4[0].trb1|out[30]~481_combout  & (\my_regfile|start4[0].trb1|out[30]~480_combout  & (\my_regfile|start4[0].trb1|out[30]~479_combout  & \my_regfile|start4[0].trb1|out[30]~478_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[30]~481_combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~480_combout ),
	.datac(\my_regfile|start4[0].trb1|out[30]~479_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~478_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~482 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[30]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~487 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~487_combout  = (\my_regfile|start4[0].trb1|out[30]~483_combout  & (\my_regfile|start4[0].trb1|out[30]~486_combout  & (\my_regfile|start4[0].trb1|out[30]~484_combout  & \my_regfile|start4[0].trb1|out[30]~482_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[30]~483_combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~486_combout ),
	.datac(\my_regfile|start4[0].trb1|out[30]~484_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~482_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~487 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[30]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[30]~488 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[30]~488_combout  = (\my_regfile|start4[0].trb1|out[30]~477_combout  & \my_regfile|start4[0].trb1|out[30]~487_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[30]~477_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~487_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[30]~488 .lut_mask = 16'hF000;
defparam \my_regfile|start4[0].trb1|out[30]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N12
cycloneive_lcell_comb \my_processor|mux32_8|start[31].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[31].mux0|or_1~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[31].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[31].mux0|or_1~2 .lut_mask = 16'h0101;
defparam \my_processor|mux32_8|start[31].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N26
cycloneive_lcell_comb \my_processor|alu_3|Add0~26 (
// Equation(s):
// \my_processor|alu_3|Add0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [13] & ((\my_processor|alu_2|Add0~26_combout  & (\my_processor|alu_3|Add0~25  & VCC)) # (!\my_processor|alu_2|Add0~26_combout  & (!\my_processor|alu_3|Add0~25 )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [13] & ((\my_processor|alu_2|Add0~26_combout  & (!\my_processor|alu_3|Add0~25 )) # (!\my_processor|alu_2|Add0~26_combout  & ((\my_processor|alu_3|Add0~25 ) # (GND)))))
// \my_processor|alu_3|Add0~27  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [13] & (!\my_processor|alu_2|Add0~26_combout  & !\my_processor|alu_3|Add0~25 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [13] & 
// ((!\my_processor|alu_3|Add0~25 ) # (!\my_processor|alu_2|Add0~26_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_processor|alu_2|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~25 ),
	.combout(\my_processor|alu_3|Add0~26_combout ),
	.cout(\my_processor|alu_3|Add0~27 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~26 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N28
cycloneive_lcell_comb \my_processor|alu_3|Add0~28 (
// Equation(s):
// \my_processor|alu_3|Add0~28_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [14] $ (\my_processor|alu_2|Add0~28_combout  $ (!\my_processor|alu_3|Add0~27 )))) # (GND)
// \my_processor|alu_3|Add0~29  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [14] & ((\my_processor|alu_2|Add0~28_combout ) # (!\my_processor|alu_3|Add0~27 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [14] & 
// (\my_processor|alu_2|Add0~28_combout  & !\my_processor|alu_3|Add0~27 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|alu_2|Add0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~27 ),
	.combout(\my_processor|alu_3|Add0~28_combout ),
	.cout(\my_processor|alu_3|Add0~29 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
cycloneive_lcell_comb \my_processor|mux32_8|start[14].mux0|or_1~13 (
// Equation(s):
// \my_processor|mux32_8|start[14].mux0|or_1~13_combout  = (\my_processor|dec_1|d6|d1|and3~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [31] & \my_processor|dec_1|d5|d2|and4~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_processor|dec_1|d6|d1|and3~0_combout ),
	.datac(gnd),
	.datad(\my_processor|dec_1|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[14].mux0|or_1~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[14].mux0|or_1~13 .lut_mask = 16'hDDCC;
defparam \my_processor|mux32_8|start[14].mux0|or_1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N26
cycloneive_lcell_comb \my_processor|mux32_8|start[14].mux0|or_1~14 (
// Equation(s):
// \my_processor|mux32_8|start[14].mux0|or_1~14_combout  = (\my_processor|dec_1|d6|d1|and3~0_combout ) # ((!\my_processor|alu_1|Selector30~9_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [31]) # (!\my_processor|dec_1|d5|d2|and4~0_combout ))))

	.dataa(\my_processor|alu_1|Selector30~9_combout ),
	.datab(\my_processor|dec_1|d6|d1|and3~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_processor|dec_1|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[14].mux0|or_1~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[14].mux0|or_1~14 .lut_mask = 16'hDCDD;
defparam \my_processor|mux32_8|start[14].mux0|or_1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \my_regfile|start2[27].reg32_2|start[14].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[27].reg32_2|start[14].dff1|q~feeder_combout  = \my_processor|mux32_8|start[14].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[27].reg32_2|start[14].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[14].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[27].reg32_2|start[14].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N17
dffeas \my_regfile|start2[27].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[27].reg32_2|start[14].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N5
dffeas \my_regfile|start2[29].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~216 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~216_combout  = (\my_regfile|start2[27].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[27].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and1~0_combout  & ((\my_regfile|start2[29].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|start2[29].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~216 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[14]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N17
dffeas \my_regfile|start2[22].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y25_N15
dffeas \my_regfile|start2[23].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~233 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~233_combout  = (\my_regfile|start2[22].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~0_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~233 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[14]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N21
dffeas \my_regfile|start2[30].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N5
dffeas \my_regfile|start2[7].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N11
dffeas \my_regfile|start2[6].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~228 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~228_combout  = (\my_regfile|decoder2|d4|d1|and1~0_combout  & (\my_regfile|start2[7].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~0_combout  & (((\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~228 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[14]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N7
dffeas \my_regfile|start2[21].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N29
dffeas \my_regfile|start2[19].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~231 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~231_combout  = (\my_regfile|start2[21].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[21].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and3~0_combout  & ((\my_regfile|start2[19].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~231 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[14]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N27
dffeas \my_regfile|start2[11].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneive_lcell_comb \my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder_combout  = \my_processor|mux32_8|start[14].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N19
dffeas \my_regfile|start2[13].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[13].reg32_2|start[14].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~229 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~229_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[14].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~229 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[14]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y25_N15
dffeas \my_regfile|start2[15].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N29
dffeas \my_regfile|start2[14].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~230 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~230_combout  = (\my_regfile|decoder2|d5|d1|and1~0_combout  & (\my_regfile|start2[15].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~0_combout  & (((\my_regfile|start2[14].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~230 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[14]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~232 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~232_combout  = (\my_regfile|start4[0].trb1|out[14]~228_combout  & (\my_regfile|start4[0].trb1|out[14]~231_combout  & (\my_regfile|start4[0].trb1|out[14]~229_combout  & \my_regfile|start4[0].trb1|out[14]~230_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[14]~228_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~231_combout ),
	.datac(\my_regfile|start4[0].trb1|out[14]~229_combout ),
	.datad(\my_regfile|start4[0].trb1|out[14]~230_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~232 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[14]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~234 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~234_combout  = (\my_regfile|start4[0].trb1|out[14]~233_combout  & (\my_regfile|start4[0].trb1|out[14]~232_combout  & ((\my_regfile|start2[30].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~233_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[14]~232_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~234 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[14]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N15
dffeas \my_regfile|start2[3].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~215 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~215_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & ((\my_regfile|start2[3].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~215 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[14]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N31
dffeas \my_regfile|start2[28].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N15
dffeas \my_regfile|start2[26].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~223 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~223_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & ((\my_regfile|start2[28].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~223 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[14]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[14].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[14].dff1|q~feeder_combout  = \my_processor|mux32_8|start[14].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[14].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[14].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[24].reg32_2|start[14].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \my_regfile|start2[24].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[14].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \my_regfile|start2[25].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~222 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~222_combout  = (\my_regfile|start2[24].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[25].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~0_combout  & ((\my_regfile|start2[25].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~222 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[14]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N27
dffeas \my_regfile|start2[9].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N29
dffeas \my_regfile|start2[8].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~217 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~217_combout  = (\my_regfile|start2[9].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[9].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~0_combout  & ((\my_regfile|start2[8].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~217 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[14]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N27
dffeas \my_regfile|start2[12].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N20
cycloneive_lcell_comb \my_regfile|start2[10].reg32_2|start[14].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[10].reg32_2|start[14].dff1|q~feeder_combout  = \my_processor|mux32_8|start[14].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[10].reg32_2|start[14].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[14].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[10].reg32_2|start[14].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N21
dffeas \my_regfile|start2[10].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[10].reg32_2|start[14].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~218 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~218_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start2[10].reg32_2|start[14].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~218 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[14]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[14].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[14].dff1|q~feeder_combout  = \my_processor|mux32_8|start[14].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[14].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[14].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[20].reg32_2|start[14].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N5
dffeas \my_regfile|start2[20].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[14].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N19
dffeas \my_regfile|start2[18].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~220 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~220_combout  = (\my_regfile|start2[20].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))) # 
// (!\my_regfile|start2[20].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~combout  & ((\my_regfile|start2[18].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~220 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[14]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \my_regfile|start2[16].reg32_2|start[14].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[16].reg32_2|start[14].dff1|q~feeder_combout  = \my_processor|mux32_8|start[14].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[16].reg32_2|start[14].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[14].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[16].reg32_2|start[14].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N27
dffeas \my_regfile|start2[16].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[16].reg32_2|start[14].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
cycloneive_lcell_comb \my_regfile|start2[17].reg32_2|start[14].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[17].reg32_2|start[14].dff1|q~feeder_combout  = \my_processor|mux32_8|start[14].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[17].reg32_2|start[14].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[14].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[17].reg32_2|start[14].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N1
dffeas \my_regfile|start2[17].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[17].reg32_2|start[14].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~219 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~219_combout  = (\my_regfile|decoder2|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~0_combout  & (((\my_regfile|start2[16].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start2[17].reg32_2|start[14].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~219 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[14]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~221 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~221_combout  = (\my_regfile|start4[0].trb1|out[14]~217_combout  & (\my_regfile|start4[0].trb1|out[14]~218_combout  & (\my_regfile|start4[0].trb1|out[14]~220_combout  & \my_regfile|start4[0].trb1|out[14]~219_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[14]~217_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~218_combout ),
	.datac(\my_regfile|start4[0].trb1|out[14]~220_combout ),
	.datad(\my_regfile|start4[0].trb1|out[14]~219_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~221 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[14]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N5
dffeas \my_regfile|start2[1].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~224 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~224_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[14].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~224 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[14]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N23
dffeas \my_regfile|start2[2].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N25
dffeas \my_regfile|start2[5].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N11
dffeas \my_regfile|start2[4].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~225 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~225_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & ((\my_regfile|start2[5].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~225 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[14]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~226 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~226_combout  = (\my_regfile|start4[0].trb1|out[14]~224_combout  & (\my_regfile|start4[0].trb1|out[14]~225_combout  & ((\my_regfile|start2[2].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~224_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[14]~225_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~226 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[14]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~227 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~227_combout  = (\my_regfile|start4[0].trb1|out[14]~223_combout  & (\my_regfile|start4[0].trb1|out[14]~222_combout  & (\my_regfile|start4[0].trb1|out[14]~221_combout  & \my_regfile|start4[0].trb1|out[14]~226_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[14]~223_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~222_combout ),
	.datac(\my_regfile|start4[0].trb1|out[14]~221_combout ),
	.datad(\my_regfile|start4[0].trb1|out[14]~226_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~227 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[14]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[14]~235 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[14]~235_combout  = (\my_regfile|start4[0].trb1|out[14]~216_combout  & (\my_regfile|start4[0].trb1|out[14]~234_combout  & (\my_regfile|start4[0].trb1|out[14]~215_combout  & \my_regfile|start4[0].trb1|out[14]~227_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[14]~216_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~234_combout ),
	.datac(\my_regfile|start4[0].trb1|out[14]~215_combout ),
	.datad(\my_regfile|start4[0].trb1|out[14]~227_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[14]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[14]~235 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[14]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneive_lcell_comb \my_processor|mux32_1|start[14].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[14].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[14]~353_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~353_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[14].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[14].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[14].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N23
dffeas \my_regfile|start2[4].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N13
dffeas \my_regfile|start2[3].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~314 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~314_combout  = (\my_regfile|start2[4].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|start2[4].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~314 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[13]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N9
dffeas \my_regfile|start2[25].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \my_regfile|start2[9].reg32_2|start[13].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[9].reg32_2|start[13].dff1|q~feeder_combout  = \my_processor|mux32_8|start[13].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[9].reg32_2|start[13].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[13].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[9].reg32_2|start[13].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N9
dffeas \my_regfile|start2[9].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[9].reg32_2|start[13].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~312 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~312_combout  = (\my_regfile|start2[25].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|start2[9].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~312 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[13]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N7
dffeas \my_regfile|start2[2].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N21
dffeas \my_regfile|start2[1].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~313 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~313_combout  = (\my_regfile|start2[2].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[1].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|start2[2].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~313 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[13]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder_combout  = \my_processor|mux32_8|start[13].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N11
dffeas \my_regfile|start2[8].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[8].reg32_2|start[13].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N13
dffeas \my_regfile|start2[7].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~316 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~316_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~316 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[13]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N15
dffeas \my_regfile|start2[11].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N17
dffeas \my_regfile|start2[10].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~317 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~317_combout  = (\my_regfile|start2[11].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~317 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[13]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N1
dffeas \my_regfile|start2[5].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~315 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~315_combout  = (\my_regfile|decoder3|d4|d1|and3~0_combout  & (\my_regfile|start2[5].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~0_combout  & ((\my_regfile|start2[6].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~315 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[13]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N8
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[13].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[13].dff1|q~feeder_combout  = \my_processor|mux32_8|start[13].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[13].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[13].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[13].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N9
dffeas \my_regfile|start2[12].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[13].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N13
dffeas \my_regfile|start2[13].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~318 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~318_combout  = (\my_regfile|start2[12].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~318 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[13]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~319 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~319_combout  = (\my_regfile|start5[0].trb2|out[13]~316_combout  & (\my_regfile|start5[0].trb2|out[13]~317_combout  & (\my_regfile|start5[0].trb2|out[13]~315_combout  & \my_regfile|start5[0].trb2|out[13]~318_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[13]~316_combout ),
	.datab(\my_regfile|start5[0].trb2|out[13]~317_combout ),
	.datac(\my_regfile|start5[0].trb2|out[13]~315_combout ),
	.datad(\my_regfile|start5[0].trb2|out[13]~318_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~319 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[13]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~320 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~320_combout  = (\my_regfile|start5[0].trb2|out[13]~314_combout  & (\my_regfile|start5[0].trb2|out[13]~312_combout  & (\my_regfile|start5[0].trb2|out[13]~313_combout  & \my_regfile|start5[0].trb2|out[13]~319_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[13]~314_combout ),
	.datab(\my_regfile|start5[0].trb2|out[13]~312_combout ),
	.datac(\my_regfile|start5[0].trb2|out[13]~313_combout ),
	.datad(\my_regfile|start5[0].trb2|out[13]~319_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~320 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[13]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N15
dffeas \my_regfile|start2[31].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N7
dffeas \my_regfile|start2[18].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \my_regfile|start2[19].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~324 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~324_combout  = (\my_regfile|decoder3|d6|d2|and1~5_combout  & (\my_regfile|start2[19].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and1~5_combout  & ((\my_regfile|start2[18].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~324 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[13]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \my_regfile|start2[20].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N21
dffeas \my_regfile|start2[21].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~325 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~325_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~325 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[13]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N21
dffeas \my_regfile|start2[26].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N26
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[13].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[13].dff1|q~feeder_combout  = \my_processor|mux32_8|start[13].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[13].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[13].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[24].reg32_2|start[13].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N27
dffeas \my_regfile|start2[24].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[13].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~327 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~327_combout  = (\my_regfile|decoder3|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datad(\my_regfile|start2[24].reg32_2|start[13].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~327 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[13]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \my_regfile|start2[22].reg32_2|start[13].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[22].reg32_2|start[13].dff1|q~feeder_combout  = \my_processor|mux32_8|start[13].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[22].reg32_2|start[13].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[13].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[22].reg32_2|start[13].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N25
dffeas \my_regfile|start2[22].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[22].reg32_2|start[13].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N17
dffeas \my_regfile|start2[23].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~326 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~326_combout  = (\my_regfile|start2[22].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~326 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[13]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneive_lcell_comb \my_regfile|start2[27].reg32_2|start[13].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[27].reg32_2|start[13].dff1|q~feeder_combout  = \my_processor|mux32_8|start[13].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[27].reg32_2|start[13].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[13].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[27].reg32_2|start[13].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N7
dffeas \my_regfile|start2[27].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[27].reg32_2|start[13].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N15
dffeas \my_regfile|start2[28].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~328 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~328_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~328 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[13]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N17
dffeas \my_regfile|start2[29].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N23
dffeas \my_regfile|start2[30].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~329 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~329_combout  = (\my_regfile|decoder3|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[30].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~329 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[13]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~330 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~330_combout  = (\my_regfile|start5[0].trb2|out[13]~327_combout  & (\my_regfile|start5[0].trb2|out[13]~326_combout  & (\my_regfile|start5[0].trb2|out[13]~328_combout  & \my_regfile|start5[0].trb2|out[13]~329_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[13]~327_combout ),
	.datab(\my_regfile|start5[0].trb2|out[13]~326_combout ),
	.datac(\my_regfile|start5[0].trb2|out[13]~328_combout ),
	.datad(\my_regfile|start5[0].trb2|out[13]~329_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~330 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[13]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \my_regfile|start2[16].reg32_2|start[13].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[16].reg32_2|start[13].dff1|q~feeder_combout  = \my_processor|mux32_8|start[13].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[16].reg32_2|start[13].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[13].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[16].reg32_2|start[13].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N15
dffeas \my_regfile|start2[16].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[16].reg32_2|start[13].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~322 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~322_combout  = (((\my_regfile|start2[16].reg32_2|start[13].dff1|q~q  & \my_processor|mux5_1|start[4].mux0|or_1~0_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datad(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~322 .lut_mask = 16'hDF5F;
defparam \my_regfile|start5[0].trb2|out[13]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N17
dffeas \my_regfile|start2[17].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N26
cycloneive_lcell_comb \my_regfile|start2[14].reg32_2|start[13].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[14].reg32_2|start[13].dff1|q~feeder_combout  = \my_processor|mux32_8|start[13].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[14].reg32_2|start[13].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[13].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[14].reg32_2|start[13].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y25_N27
dffeas \my_regfile|start2[14].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[14].reg32_2|start[13].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N0
cycloneive_lcell_comb \my_regfile|start2[15].reg32_2|start[13].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[15].reg32_2|start[13].dff1|q~feeder_combout  = \my_processor|mux32_8|start[13].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[15].reg32_2|start[13].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[13].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[15].reg32_2|start[13].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y25_N1
dffeas \my_regfile|start2[15].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[15].reg32_2|start[13].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~321 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~321_combout  = (\my_regfile|start2[14].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and1~5_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|start2[15].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~321 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[13]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~323 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~323_combout  = (\my_regfile|start5[0].trb2|out[13]~322_combout  & (\my_regfile|start5[0].trb2|out[13]~321_combout  & ((\my_regfile|start2[17].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[13]~322_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[13]~321_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~323 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[13]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~331 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~331_combout  = (\my_regfile|start5[0].trb2|out[13]~324_combout  & (\my_regfile|start5[0].trb2|out[13]~325_combout  & (\my_regfile|start5[0].trb2|out[13]~330_combout  & \my_regfile|start5[0].trb2|out[13]~323_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[13]~324_combout ),
	.datab(\my_regfile|start5[0].trb2|out[13]~325_combout ),
	.datac(\my_regfile|start5[0].trb2|out[13]~330_combout ),
	.datad(\my_regfile|start5[0].trb2|out[13]~323_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~331 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[13]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~332 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~332_combout  = (\my_regfile|start5[0].trb2|out[13]~320_combout  & (\my_regfile|start5[0].trb2|out[13]~331_combout  & ((\my_regfile|start2[31].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[13]~320_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[13]~331_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~332 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[13]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneive_lcell_comb \my_processor|mux32_1|start[13].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[13].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [13])))) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[13]~332_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_regfile|start5[0].trb2|out[13]~332_combout ),
	.datad(\my_processor|or_3~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[13].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[13].mux0|or_1~0 .lut_mask = 16'hCCF5;
defparam \my_processor|mux32_1|start[13].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N23
dffeas \my_regfile|start2[2].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N9
dffeas \my_regfile|start2[1].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~292 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~292_combout  = (\my_regfile|decoder3|d4|d2|and2~5_combout  & (\my_regfile|start2[2].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and2~5_combout  & (((\my_regfile|start2[1].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start2[1].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~292 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[12]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N31
dffeas \my_regfile|start2[4].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N25
dffeas \my_regfile|start2[3].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~293 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~293_combout  = (\my_regfile|start2[4].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|start2[4].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~293 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[12]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N19
dffeas \my_regfile|start2[25].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N1
dffeas \my_regfile|start2[9].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~291 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~291_combout  = (\my_regfile|start2[25].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))) # 
// (!\my_regfile|start2[25].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~291 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[12]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N24
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[12].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[12].dff1|q~feeder_combout  = \my_processor|mux32_8|start[12].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[12].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[12].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[12].reg32_2|start[12].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N25
dffeas \my_regfile|start2[12].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[12].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
cycloneive_lcell_comb \my_regfile|start2[13].reg32_2|start[12].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[13].reg32_2|start[12].dff1|q~feeder_combout  = \my_processor|mux32_8|start[12].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[13].reg32_2|start[12].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[12].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[13].reg32_2|start[12].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N15
dffeas \my_regfile|start2[13].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[13].reg32_2|start[12].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~297 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~297_combout  = (\my_regfile|start2[12].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|start2[13].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~297 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[12]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N22
cycloneive_lcell_comb \my_regfile|start2[10].reg32_2|start[12].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[10].reg32_2|start[12].dff1|q~feeder_combout  = \my_processor|mux32_8|start[12].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[10].reg32_2|start[12].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[12].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[10].reg32_2|start[12].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N23
dffeas \my_regfile|start2[10].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[10].reg32_2|start[12].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N5
dffeas \my_regfile|start2[11].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~296 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~296_combout  = (\my_regfile|start2[10].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and2~5_combout  & ((\my_regfile|start2[11].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|start2[11].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~296 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[12]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N1
dffeas \my_regfile|start2[7].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N15
dffeas \my_regfile|start2[8].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~295 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~295_combout  = (\my_regfile|start2[7].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[7].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~295 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[12]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N14
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[12].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[12].dff1|q~feeder_combout  = \my_processor|mux32_8|start[12].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[12].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[12].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[6].reg32_2|start[12].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N15
dffeas \my_regfile|start2[6].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[12].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N9
dffeas \my_regfile|start2[5].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~294 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~294_combout  = (\my_regfile|decoder3|d4|d1|and3~0_combout  & (\my_regfile|start2[5].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~0_combout  & ((\my_regfile|start2[6].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~294 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[12]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~298 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~298_combout  = (\my_regfile|start5[0].trb2|out[12]~297_combout  & (\my_regfile|start5[0].trb2|out[12]~296_combout  & (\my_regfile|start5[0].trb2|out[12]~295_combout  & \my_regfile|start5[0].trb2|out[12]~294_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[12]~297_combout ),
	.datab(\my_regfile|start5[0].trb2|out[12]~296_combout ),
	.datac(\my_regfile|start5[0].trb2|out[12]~295_combout ),
	.datad(\my_regfile|start5[0].trb2|out[12]~294_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~298 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[12]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~299 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~299_combout  = (\my_regfile|start5[0].trb2|out[12]~292_combout  & (\my_regfile|start5[0].trb2|out[12]~293_combout  & (\my_regfile|start5[0].trb2|out[12]~291_combout  & \my_regfile|start5[0].trb2|out[12]~298_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[12]~292_combout ),
	.datab(\my_regfile|start5[0].trb2|out[12]~293_combout ),
	.datac(\my_regfile|start5[0].trb2|out[12]~291_combout ),
	.datad(\my_regfile|start5[0].trb2|out[12]~298_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~299 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[12]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \my_regfile|start2[19].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[12].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[12].dff1|q~feeder_combout  = \my_processor|mux32_8|start[12].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[12].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[12].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[18].reg32_2|start[12].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \my_regfile|start2[18].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[12].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~303 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~303_combout  = (\my_regfile|decoder3|d6|d2|and2~4_combout  & (\my_regfile|start2[18].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~303 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[12]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N23
dffeas \my_regfile|start2[16].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~301 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~301_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~301 .lut_mask = 16'hD5FF;
defparam \my_regfile|start5[0].trb2|out[12]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N3
dffeas \my_regfile|start2[17].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N13
dffeas \my_regfile|start2[14].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N17
dffeas \my_regfile|start2[15].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~300 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~300_combout  = (\my_regfile|decoder3|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~5_combout  & ((\my_regfile|start2[14].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~300 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[12]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~302 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~302_combout  = (\my_regfile|start5[0].trb2|out[12]~301_combout  & (\my_regfile|start5[0].trb2|out[12]~300_combout  & ((\my_regfile|start2[17].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[12]~301_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[12]~300_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~302 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[12]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N7
dffeas \my_regfile|start2[28].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N31
dffeas \my_regfile|start2[27].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~307 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~307_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & (((\my_regfile|start2[27].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~307 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[12]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \my_regfile|start2[30].reg32_2|start[12].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[30].reg32_2|start[12].dff1|q~feeder_combout  = \my_processor|mux32_8|start[12].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[30].reg32_2|start[12].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[12].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[30].reg32_2|start[12].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N23
dffeas \my_regfile|start2[30].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[30].reg32_2|start[12].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N29
dffeas \my_regfile|start2[29].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~308 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~308_combout  = (\my_regfile|start2[30].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~308 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[12]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N31
dffeas \my_regfile|start2[22].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N1
dffeas \my_regfile|start2[23].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~305 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~305_combout  = (\my_regfile|start2[22].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~305 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[12]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \my_regfile|start2[26].reg32_2|start[12].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[26].reg32_2|start[12].dff1|q~feeder_combout  = \my_processor|mux32_8|start[12].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[26].reg32_2|start[12].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[12].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[26].reg32_2|start[12].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \my_regfile|start2[26].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[26].reg32_2|start[12].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N5
dffeas \my_regfile|start2[24].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~306 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~306_combout  = (\my_regfile|decoder3|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~306 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[12]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~309 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~309_combout  = (\my_regfile|start5[0].trb2|out[12]~307_combout  & (\my_regfile|start5[0].trb2|out[12]~308_combout  & (\my_regfile|start5[0].trb2|out[12]~305_combout  & \my_regfile|start5[0].trb2|out[12]~306_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[12]~307_combout ),
	.datab(\my_regfile|start5[0].trb2|out[12]~308_combout ),
	.datac(\my_regfile|start5[0].trb2|out[12]~305_combout ),
	.datad(\my_regfile|start5[0].trb2|out[12]~306_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~309 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[12]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas \my_regfile|start2[20].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N9
dffeas \my_regfile|start2[21].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~304 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~304_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~304 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[12]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~310 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~310_combout  = (\my_regfile|start5[0].trb2|out[12]~303_combout  & (\my_regfile|start5[0].trb2|out[12]~302_combout  & (\my_regfile|start5[0].trb2|out[12]~309_combout  & \my_regfile|start5[0].trb2|out[12]~304_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[12]~303_combout ),
	.datab(\my_regfile|start5[0].trb2|out[12]~302_combout ),
	.datac(\my_regfile|start5[0].trb2|out[12]~309_combout ),
	.datad(\my_regfile|start5[0].trb2|out[12]~304_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~310 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[12]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~311 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~311_combout  = (\my_regfile|start5[0].trb2|out[12]~299_combout  & (\my_regfile|start5[0].trb2|out[12]~310_combout  & ((\my_regfile|start2[31].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[12]~299_combout ),
	.datad(\my_regfile|start5[0].trb2|out[12]~310_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~311 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[12]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[12]~756 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[12]~756_combout  = (\my_regfile|start5[0].trb2|out[12]~311_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[12]~311_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[12]~756_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[12]~756 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[12]~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N19
dffeas \my_regfile|start2[21].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N29
dffeas \my_regfile|start2[20].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~230 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~230_combout  = (\my_regfile|decoder3|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and3~0_combout  & (((\my_regfile|start2[20].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[20].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~230 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[10]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[10].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[10].dff1|q~feeder_combout  = \my_processor|mux32_8|start[10].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[10].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[10].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[18].reg32_2|start[10].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N27
dffeas \my_regfile|start2[18].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[10].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N15
dffeas \my_regfile|start2[19].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~229 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~229_combout  = (\my_regfile|decoder3|d6|d2|and2~4_combout  & (\my_regfile|start2[18].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and2~4_combout  & (((\my_regfile|start2[19].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~229 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[10]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \my_regfile|start2[28].reg32_2|start[10].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[28].reg32_2|start[10].dff1|q~feeder_combout  = \my_processor|mux32_8|start[10].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[28].reg32_2|start[10].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[10].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[28].reg32_2|start[10].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N23
dffeas \my_regfile|start2[28].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[28].reg32_2|start[10].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N7
dffeas \my_regfile|start2[27].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~233 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~233_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & (((\my_regfile|start2[27].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~233 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[10]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N25
dffeas \my_regfile|start2[24].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N1
dffeas \my_regfile|start2[26].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~232 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~232_combout  = (\my_regfile|decoder3|d7|d2|and2~4_combout  & (\my_regfile|start2[26].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~4_combout  & ((\my_regfile|start2[24].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~232 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[10]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \my_regfile|start2[30].reg32_2|start[10].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[30].reg32_2|start[10].dff1|q~feeder_combout  = \my_processor|mux32_8|start[10].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[30].reg32_2|start[10].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[10].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[30].reg32_2|start[10].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N1
dffeas \my_regfile|start2[30].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[30].reg32_2|start[10].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~234 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~234_combout  = (\my_regfile|decoder3|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and2~4_combout  & (((\my_regfile|start2[29].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[29].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~234 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[10]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N3
dffeas \my_regfile|start2[23].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N11
dffeas \my_regfile|start2[22].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~231 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~231_combout  = (\my_regfile|start2[23].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~4_combout  & ((\my_regfile|start2[22].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|start2[22].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~231 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[10]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~235 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~235_combout  = (\my_regfile|start5[0].trb2|out[10]~233_combout  & (\my_regfile|start5[0].trb2|out[10]~232_combout  & (\my_regfile|start5[0].trb2|out[10]~234_combout  & \my_regfile|start5[0].trb2|out[10]~231_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[10]~233_combout ),
	.datab(\my_regfile|start5[0].trb2|out[10]~232_combout ),
	.datac(\my_regfile|start5[0].trb2|out[10]~234_combout ),
	.datad(\my_regfile|start5[0].trb2|out[10]~231_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~235 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[10]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N23
dffeas \my_regfile|start2[14].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N7
dffeas \my_regfile|start2[15].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~226 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~226_combout  = (\my_regfile|decoder3|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~5_combout  & ((\my_regfile|start2[14].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~226 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[10]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneive_lcell_comb \my_regfile|start2[16].reg32_2|start[10].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[16].reg32_2|start[10].dff1|q~feeder_combout  = \my_processor|mux32_8|start[10].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[16].reg32_2|start[10].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[10].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[16].reg32_2|start[10].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N29
dffeas \my_regfile|start2[16].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[16].reg32_2|start[10].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~227 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~227_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~227 .lut_mask = 16'hB3FF;
defparam \my_regfile|start5[0].trb2|out[10]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N3
dffeas \my_regfile|start2[17].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~228 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~228_combout  = (\my_regfile|start5[0].trb2|out[10]~226_combout  & (\my_regfile|start5[0].trb2|out[10]~227_combout  & ((\my_regfile|start2[17].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[10]~226_combout ),
	.datab(\my_regfile|start5[0].trb2|out[10]~227_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~228 .lut_mask = 16'h8088;
defparam \my_regfile|start5[0].trb2|out[10]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~236 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~236_combout  = (\my_regfile|start5[0].trb2|out[10]~230_combout  & (\my_regfile|start5[0].trb2|out[10]~229_combout  & (\my_regfile|start5[0].trb2|out[10]~235_combout  & \my_regfile|start5[0].trb2|out[10]~228_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[10]~230_combout ),
	.datab(\my_regfile|start5[0].trb2|out[10]~229_combout ),
	.datac(\my_regfile|start5[0].trb2|out[10]~235_combout ),
	.datad(\my_regfile|start5[0].trb2|out[10]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~236 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[10]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N21
dffeas \my_regfile|start2[31].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N27
dffeas \my_regfile|start2[4].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N13
dffeas \my_regfile|start2[3].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~219 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~219_combout  = (\my_regfile|decoder3|d4|d2|and1~6_combout  & (\my_regfile|start2[3].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and1~6_combout  & ((\my_regfile|start2[4].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datad(\my_regfile|start2[3].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~219 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[10]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N15
dffeas \my_regfile|start2[2].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N17
dffeas \my_regfile|start2[1].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~218 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~218_combout  = (\my_regfile|start2[2].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|start2[2].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|start2[1].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~218 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[10]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N25
dffeas \my_regfile|start2[9].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[10].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[10].dff1|q~feeder_combout  = \my_processor|mux32_8|start[10].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[10].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[10].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[25].reg32_2|start[10].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N27
dffeas \my_regfile|start2[25].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[10].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~217 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~217_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & (((\my_regfile|start2[25].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~217 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[10]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N6
cycloneive_lcell_comb \my_regfile|start2[11].reg32_2|start[10].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[11].reg32_2|start[10].dff1|q~feeder_combout  = \my_processor|mux32_8|start[10].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[11].reg32_2|start[10].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[10].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[11].reg32_2|start[10].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N7
dffeas \my_regfile|start2[11].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[11].reg32_2|start[10].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N25
dffeas \my_regfile|start2[10].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~222 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~222_combout  = (\my_regfile|start2[11].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|start2[10].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~222 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[10]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N31
dffeas \my_regfile|start2[6].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N29
dffeas \my_regfile|start2[5].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~220 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~220_combout  = (\my_regfile|decoder3|d4|d1|and3~0_combout  & (\my_regfile|start2[5].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~0_combout  & ((\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~220 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[10]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N20
cycloneive_lcell_comb \my_regfile|start2[13].reg32_2|start[10].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[13].reg32_2|start[10].dff1|q~feeder_combout  = \my_processor|mux32_8|start[10].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[13].reg32_2|start[10].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[10].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[13].reg32_2|start[10].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N21
dffeas \my_regfile|start2[13].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[13].reg32_2|start[10].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N20
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[10].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[10].dff1|q~feeder_combout  = \my_processor|mux32_8|start[10].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[10].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[10].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[10].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N21
dffeas \my_regfile|start2[12].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[10].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~223 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~223_combout  = (\my_regfile|decoder3|d5|d1|and3~0_combout  & (\my_regfile|start2[13].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~0_combout  & (((\my_regfile|start2[12].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datad(\my_regfile|start2[12].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~223 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[10]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N19
dffeas \my_regfile|start2[8].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N25
dffeas \my_regfile|start2[7].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~221 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~221_combout  = (\my_regfile|start2[8].reg32_2|start[10].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[8].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~221 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[10]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~224 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~224_combout  = (\my_regfile|start5[0].trb2|out[10]~222_combout  & (\my_regfile|start5[0].trb2|out[10]~220_combout  & (\my_regfile|start5[0].trb2|out[10]~223_combout  & \my_regfile|start5[0].trb2|out[10]~221_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[10]~222_combout ),
	.datab(\my_regfile|start5[0].trb2|out[10]~220_combout ),
	.datac(\my_regfile|start5[0].trb2|out[10]~223_combout ),
	.datad(\my_regfile|start5[0].trb2|out[10]~221_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~224 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[10]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~225 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~225_combout  = (\my_regfile|start5[0].trb2|out[10]~219_combout  & (\my_regfile|start5[0].trb2|out[10]~218_combout  & (\my_regfile|start5[0].trb2|out[10]~217_combout  & \my_regfile|start5[0].trb2|out[10]~224_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[10]~219_combout ),
	.datab(\my_regfile|start5[0].trb2|out[10]~218_combout ),
	.datac(\my_regfile|start5[0].trb2|out[10]~217_combout ),
	.datad(\my_regfile|start5[0].trb2|out[10]~224_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~225 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[10]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~237 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~237_combout  = (\my_regfile|start5[0].trb2|out[10]~236_combout  & (\my_regfile|start5[0].trb2|out[10]~225_combout  & ((\my_regfile|start2[31].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[10]~236_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[10]~225_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~237 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[10]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[10]~753 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[10]~753_combout  = (\my_regfile|start5[0].trb2|out[10]~237_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[10]~237_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[10]~753_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[10]~753 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[10]~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \my_processor|mux32_8|start[11].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[11].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (((!\my_processor|mux32_8|start[30].mux0|or_1~0_combout )))) # (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & 
// ((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_processor|alu_1|Selector20~4_combout ))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|Selector20~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[11].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[11].mux0|or_1~0 .lut_mask = 16'h5E0E;
defparam \my_processor|mux32_8|start[11].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~754 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~754_combout  = (\my_regfile|start5[0].trb2|out[11]~258_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~258_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~754_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~754 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[11]~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[11]~754_combout ,\my_regfile|start5[0].trb2|out[10]~753_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[11].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[11].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[11].mux0|or_1~0_combout  & (\my_processor|alu_2|Add0~22_combout )) # 
// (!\my_processor|mux32_8|start[11].mux0|or_1~0_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [11]))))) # (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (((\my_processor|mux32_8|start[11].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datab(\my_processor|alu_2|Add0~22_combout ),
	.datac(\my_processor|mux32_8|start[11].mux0|or_1~0_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[11].mux0|or_1~1 .lut_mask = 16'hDAD0;
defparam \my_processor|mux32_8|start[11].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_8|start[11].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[20].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N13
dffeas \my_regfile|start2[20].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N17
dffeas \my_regfile|start2[21].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~251 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~251_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~251 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[11]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N11
dffeas \my_regfile|start2[18].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N31
dffeas \my_regfile|start2[19].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~250 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~250_combout  = (\my_regfile|start2[18].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[11].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~250 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[11]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \my_regfile|start2[17].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[17].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_8|start[11].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[17].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[17].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N17
dffeas \my_regfile|start2[17].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[17].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N19
dffeas \my_regfile|start2[14].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N29
dffeas \my_regfile|start2[15].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~247 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~247_combout  = (\my_regfile|start2[14].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~247 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[11]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N7
dffeas \my_regfile|start2[16].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~248 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~248_combout  = (((\my_regfile|start2[16].reg32_2|start[11].dff1|q~q  & \my_processor|mux5_1|start[4].mux0|or_1~0_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[11].dff1|q~q ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~248 .lut_mask = 16'hD5FF;
defparam \my_regfile|start5[0].trb2|out[11]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~249 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~249_combout  = (\my_regfile|start5[0].trb2|out[11]~247_combout  & (\my_regfile|start5[0].trb2|out[11]~248_combout  & ((\my_regfile|start2[17].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[11]~247_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~248_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~249 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[11]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N25
dffeas \my_regfile|start2[23].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N31
dffeas \my_regfile|start2[22].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~252 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~252_combout  = (\my_regfile|start2[23].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~4_combout  & ((\my_regfile|start2[22].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~252 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[11]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N1
dffeas \my_regfile|start2[27].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_8|start[11].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N27
dffeas \my_regfile|start2[28].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[28].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~254 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~254_combout  = (\my_regfile|decoder3|d7|d2|and1~4_combout  & (\my_regfile|start2[27].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and1~4_combout  & (((\my_regfile|start2[28].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|start2[28].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~254 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[11]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N5
dffeas \my_regfile|start2[26].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N31
dffeas \my_regfile|start2[24].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~253 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~253_combout  = (\my_regfile|decoder3|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[11].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datad(\my_regfile|start2[24].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~253 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[11]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \my_regfile|start2[30].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[30].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_8|start[11].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[30].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[30].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N17
dffeas \my_regfile|start2[30].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[30].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N3
dffeas \my_regfile|start2[29].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~255 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~255_combout  = (\my_regfile|start2[30].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~255 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[11]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~256 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~256_combout  = (\my_regfile|start5[0].trb2|out[11]~252_combout  & (\my_regfile|start5[0].trb2|out[11]~254_combout  & (\my_regfile|start5[0].trb2|out[11]~253_combout  & \my_regfile|start5[0].trb2|out[11]~255_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[11]~252_combout ),
	.datab(\my_regfile|start5[0].trb2|out[11]~254_combout ),
	.datac(\my_regfile|start5[0].trb2|out[11]~253_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~255_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~256 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[11]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~257 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~257_combout  = (\my_regfile|start5[0].trb2|out[11]~251_combout  & (\my_regfile|start5[0].trb2|out[11]~250_combout  & (\my_regfile|start5[0].trb2|out[11]~249_combout  & \my_regfile|start5[0].trb2|out[11]~256_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[11]~251_combout ),
	.datab(\my_regfile|start5[0].trb2|out[11]~250_combout ),
	.datac(\my_regfile|start5[0].trb2|out[11]~249_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~256_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~257 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[11]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N17
dffeas \my_regfile|start2[31].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N19
dffeas \my_regfile|start2[2].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N25
dffeas \my_regfile|start2[1].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~239 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~239_combout  = (\my_regfile|start2[2].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[11].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|start2[2].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|start2[1].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~239 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[11]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N23
dffeas \my_regfile|start2[3].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N21
dffeas \my_regfile|start2[4].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~240 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~240_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & (((\my_regfile|start2[3].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|start2[4].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~240 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[11]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N28
cycloneive_lcell_comb \my_regfile|start2[11].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[11].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_8|start[11].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[11].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[11].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y26_N29
dffeas \my_regfile|start2[11].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[11].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N26
cycloneive_lcell_comb \my_regfile|start2[10].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[10].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_8|start[11].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[10].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[10].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N27
dffeas \my_regfile|start2[10].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[10].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~243 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~243_combout  = (\my_regfile|decoder3|d5|d2|and2~5_combout  & (\my_regfile|start2[10].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and2~5_combout  & ((\my_regfile|start2[11].reg32_2|start[11].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|start2[10].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~243 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[11]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N23
dffeas \my_regfile|start2[6].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y29_N31
dffeas \my_regfile|start2[5].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~241 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~241_combout  = (\my_regfile|start2[6].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[6].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~241 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[11]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N7
dffeas \my_regfile|start2[8].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N9
dffeas \my_regfile|start2[7].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~242 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~242_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~242 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[11]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_8|start[11].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N29
dffeas \my_regfile|start2[12].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N18
cycloneive_lcell_comb \my_regfile|start2[13].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[13].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_8|start[11].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[13].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[13].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y26_N19
dffeas \my_regfile|start2[13].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[13].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~244 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~244_combout  = (\my_regfile|start2[12].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[11].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|start2[13].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~244 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[11]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~245 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~245_combout  = (\my_regfile|start5[0].trb2|out[11]~243_combout  & (\my_regfile|start5[0].trb2|out[11]~241_combout  & (\my_regfile|start5[0].trb2|out[11]~242_combout  & \my_regfile|start5[0].trb2|out[11]~244_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[11]~243_combout ),
	.datab(\my_regfile|start5[0].trb2|out[11]~241_combout ),
	.datac(\my_regfile|start5[0].trb2|out[11]~242_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~244_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~245 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[11]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N0
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_8|start[11].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[25].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N1
dffeas \my_regfile|start2[25].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \my_regfile|start2[9].reg32_2|start[11].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[9].reg32_2|start[11].dff1|q~feeder_combout  = \my_processor|mux32_8|start[11].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[11].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[9].reg32_2|start[11].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[11].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[9].reg32_2|start[11].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N25
dffeas \my_regfile|start2[9].reg32_2|start[11].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[9].reg32_2|start[11].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[11].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[11].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[11].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~238 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~238_combout  = (\my_regfile|start2[25].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[11].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|start2[9].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~238 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[11]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~246 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~246_combout  = (\my_regfile|start5[0].trb2|out[11]~239_combout  & (\my_regfile|start5[0].trb2|out[11]~240_combout  & (\my_regfile|start5[0].trb2|out[11]~245_combout  & \my_regfile|start5[0].trb2|out[11]~238_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[11]~239_combout ),
	.datab(\my_regfile|start5[0].trb2|out[11]~240_combout ),
	.datac(\my_regfile|start5[0].trb2|out[11]~245_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~238_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~246 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[11]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[11]~258 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[11]~258_combout  = (\my_regfile|start5[0].trb2|out[11]~257_combout  & (\my_regfile|start5[0].trb2|out[11]~246_combout  & ((\my_regfile|start2[31].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[11]~257_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[11]~246_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[11]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[11]~258 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[11]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \my_processor|mux32_1|start[11].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[11].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[11]~258_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datac(\my_processor|or_3~2_combout ),
	.datad(\my_regfile|start5[0].trb2|out[11]~258_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[11].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[11].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[11].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~258 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~258_combout  = (\my_regfile|start2[27].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[27].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and1~0_combout  & ((\my_regfile|start2[29].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~258 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[11]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~257 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~257_combout  = (\my_regfile|start2[3].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[11].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder2|d4|d2|and1~0_combout  & ((\my_regfile|start2[31].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|start2[31].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datad(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~257 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[11]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~259 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~259_combout  = (\my_regfile|decoder2|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~0_combout  & (((\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~259 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[11]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~261 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~261_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and4~0_combout  & ((\my_regfile|start2[17].reg32_2|start[11].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~261 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[11]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~262 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~262_combout  = (\my_regfile|start2[20].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[20].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~combout  & ((\my_regfile|start2[18].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~262 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[11]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~260 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~260_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~260 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[11]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~263 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~263_combout  = (\my_regfile|start4[0].trb1|out[11]~259_combout  & (\my_regfile|start4[0].trb1|out[11]~261_combout  & (\my_regfile|start4[0].trb1|out[11]~262_combout  & \my_regfile|start4[0].trb1|out[11]~260_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[11]~259_combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~261_combout ),
	.datac(\my_regfile|start4[0].trb1|out[11]~262_combout ),
	.datad(\my_regfile|start4[0].trb1|out[11]~260_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~263 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[11]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~265 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~265_combout  = (\my_regfile|start2[28].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[28].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and4~combout  & ((\my_regfile|start2[26].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~265 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[11]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~264 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~264_combout  = (\my_regfile|start2[25].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[24].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~264 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[11]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~266 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~266_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[11].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~266 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[11]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~267 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~267_combout  = (\my_regfile|start2[5].reg32_2|start[11].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and4~combout ))) # 
// (!\my_regfile|start2[5].reg32_2|start[11].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and3~combout  & ((\my_regfile|start2[4].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~267 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[11]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~268 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~268_combout  = (\my_regfile|start4[0].trb1|out[11]~266_combout  & (\my_regfile|start4[0].trb1|out[11]~267_combout  & ((\my_regfile|start2[2].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~266_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[11]~267_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~268 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[11]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~269 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~269_combout  = (\my_regfile|start4[0].trb1|out[11]~263_combout  & (\my_regfile|start4[0].trb1|out[11]~265_combout  & (\my_regfile|start4[0].trb1|out[11]~264_combout  & \my_regfile|start4[0].trb1|out[11]~268_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[11]~263_combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~265_combout ),
	.datac(\my_regfile|start4[0].trb1|out[11]~264_combout ),
	.datad(\my_regfile|start4[0].trb1|out[11]~268_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~269 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[11]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~275 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~275_combout  = (\my_regfile|decoder2|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~0_combout  & (((\my_regfile|start2[22].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datad(\my_regfile|start2[22].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~275 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[11]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~273 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~273_combout  = (\my_regfile|decoder2|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and3~0_combout  & (((\my_regfile|start2[19].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~273 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[11]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~272 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~272_combout  = (\my_regfile|decoder2|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and2~0_combout  & (((\my_regfile|start2[15].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|start2[15].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~272 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[11]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~271 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~271_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[11].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datad(\my_regfile|start2[13].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~271 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[11]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~270 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~270_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[11].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[11].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[11].dff1|q~q ),
	.datad(\my_regfile|start2[7].reg32_2|start[11].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~270 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[11]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~274 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~274_combout  = (\my_regfile|start4[0].trb1|out[11]~273_combout  & (\my_regfile|start4[0].trb1|out[11]~272_combout  & (\my_regfile|start4[0].trb1|out[11]~271_combout  & \my_regfile|start4[0].trb1|out[11]~270_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[11]~273_combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~272_combout ),
	.datac(\my_regfile|start4[0].trb1|out[11]~271_combout ),
	.datad(\my_regfile|start4[0].trb1|out[11]~270_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~274 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[11]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~276 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~276_combout  = (\my_regfile|start4[0].trb1|out[11]~275_combout  & (\my_regfile|start4[0].trb1|out[11]~274_combout  & ((\my_regfile|start2[30].reg32_2|start[11].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[11].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[11]~275_combout ),
	.datad(\my_regfile|start4[0].trb1|out[11]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~276 .lut_mask = 16'hB000;
defparam \my_regfile|start4[0].trb1|out[11]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[11]~277 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[11]~277_combout  = (\my_regfile|start4[0].trb1|out[11]~258_combout  & (\my_regfile|start4[0].trb1|out[11]~257_combout  & (\my_regfile|start4[0].trb1|out[11]~269_combout  & \my_regfile|start4[0].trb1|out[11]~276_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[11]~258_combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~257_combout ),
	.datac(\my_regfile|start4[0].trb1|out[11]~269_combout ),
	.datad(\my_regfile|start4[0].trb1|out[11]~276_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[11]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[11]~277 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[11]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \my_processor|mux32_1|start[10].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[10].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [10])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[10]~237_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datac(\my_processor|or_3~2_combout ),
	.datad(\my_regfile|start5[0].trb2|out[10]~237_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[10].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[10].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[10].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N9
dffeas \my_regfile|start2[31].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \my_regfile|start5[31].trb2|out[9]~6 (
// Equation(s):
// \my_regfile|start5[31].trb2|out[9]~6_combout  = (((\my_regfile|start2[31].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~4_combout )) # (!\my_regfile|decoder3|d5|d1|and1~4_combout )) # (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout )

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[31].trb2|out[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[31].trb2|out[9]~6 .lut_mask = 16'hF7FF;
defparam \my_regfile|start5[31].trb2|out[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N3
dffeas \my_regfile|start2[9].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~196 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~196_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & (((\my_regfile|start2[25].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~196 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[9]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N13
dffeas \my_regfile|start2[1].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N19
dffeas \my_regfile|start2[2].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~197 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~197_combout  = (\my_regfile|decoder3|d4|d2|and2~5_combout  & (\my_regfile|start2[2].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datab(\my_regfile|start2[1].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[2].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~197 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[9]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N31
dffeas \my_regfile|start2[3].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N29
dffeas \my_regfile|start2[4].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~198 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~198_combout  = (\my_regfile|start2[3].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~6_combout  & ((\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~198 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[9]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N29
dffeas \my_regfile|start2[6].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N11
dffeas \my_regfile|start2[5].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~199 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~199_combout  = (\my_regfile|decoder3|d4|d1|and2~0_combout  & (\my_regfile|start2[6].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and2~0_combout  & (((\my_regfile|start2[5].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~199 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[9]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[9].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[9].dff1|q~feeder_combout  = \my_processor|mux32_8|start[9].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[9].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[9].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[12].reg32_2|start[9].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N15
dffeas \my_regfile|start2[12].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[9].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N23
dffeas \my_regfile|start2[13].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~202 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~202_combout  = (\my_regfile|decoder3|d5|d1|and3~0_combout  & (\my_regfile|start2[13].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and3~0_combout  & ((\my_regfile|start2[12].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~202 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[9]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N9
dffeas \my_regfile|start2[11].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N19
dffeas \my_regfile|start2[10].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~201 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~201_combout  = (\my_regfile|start2[11].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~201 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[9]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \my_regfile|start2[8].reg32_2|start[9].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[8].reg32_2|start[9].dff1|q~feeder_combout  = \my_processor|mux32_8|start[9].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[8].reg32_2|start[9].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[9].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[8].reg32_2|start[9].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N1
dffeas \my_regfile|start2[8].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[8].reg32_2|start[9].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N1
dffeas \my_regfile|start2[7].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~200 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~200_combout  = (\my_regfile|decoder3|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and4~0_combout  & (((\my_regfile|start2[7].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~200 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[9]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~203 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~203_combout  = (\my_regfile|start5[0].trb2|out[9]~199_combout  & (\my_regfile|start5[0].trb2|out[9]~202_combout  & (\my_regfile|start5[0].trb2|out[9]~201_combout  & \my_regfile|start5[0].trb2|out[9]~200_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[9]~199_combout ),
	.datab(\my_regfile|start5[0].trb2|out[9]~202_combout ),
	.datac(\my_regfile|start5[0].trb2|out[9]~201_combout ),
	.datad(\my_regfile|start5[0].trb2|out[9]~200_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~203 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[9]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~204 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~204_combout  = (\my_regfile|start5[0].trb2|out[9]~196_combout  & (\my_regfile|start5[0].trb2|out[9]~197_combout  & (\my_regfile|start5[0].trb2|out[9]~198_combout  & \my_regfile|start5[0].trb2|out[9]~203_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[9]~196_combout ),
	.datab(\my_regfile|start5[0].trb2|out[9]~197_combout ),
	.datac(\my_regfile|start5[0].trb2|out[9]~198_combout ),
	.datad(\my_regfile|start5[0].trb2|out[9]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~204 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[9]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[9].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[9].dff1|q~feeder_combout  = \my_processor|mux32_8|start[9].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[9].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[9].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[18].reg32_2|start[9].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \my_regfile|start2[18].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[9].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N11
dffeas \my_regfile|start2[19].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~208 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~208_combout  = (\my_regfile|start2[18].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~208 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[9]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \my_regfile|start2[20].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \my_regfile|start2[21].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~209 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~209_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~209 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[9]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \my_regfile|start2[16].reg32_2|start[9].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[16].reg32_2|start[9].dff1|q~feeder_combout  = \my_processor|mux32_8|start[9].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[16].reg32_2|start[9].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[9].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[16].reg32_2|start[9].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N1
dffeas \my_regfile|start2[16].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[16].reg32_2|start[9].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~206 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~206_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~206 .lut_mask = 16'hD5FF;
defparam \my_regfile|start5[0].trb2|out[9]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N27
dffeas \my_regfile|start2[17].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N11
dffeas \my_regfile|start2[14].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N29
dffeas \my_regfile|start2[15].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~205 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~205_combout  = (\my_regfile|start2[14].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~205 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[9]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~207 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~207_combout  = (\my_regfile|start5[0].trb2|out[9]~206_combout  & (\my_regfile|start5[0].trb2|out[9]~205_combout  & ((\my_regfile|start2[17].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[9]~206_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[9]~205_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~207 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[9]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N23
dffeas \my_regfile|start2[22].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N25
dffeas \my_regfile|start2[23].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~210 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~210_combout  = (\my_regfile|decoder3|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and2~0_combout  & (((\my_regfile|start2[23].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout )))

	.dataa(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start2[23].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~210 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[9]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[9].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[9].dff1|q~feeder_combout  = \my_processor|mux32_8|start[9].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[9].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[9].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[24].reg32_2|start[9].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \my_regfile|start2[24].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[9].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \my_regfile|start2[26].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~211 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~211_combout  = (\my_regfile|start2[24].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~211 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[9]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N27
dffeas \my_regfile|start2[27].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N11
dffeas \my_regfile|start2[28].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~212 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~212_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~212 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[9]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N18
cycloneive_lcell_comb \my_regfile|start2[30].reg32_2|start[9].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[30].reg32_2|start[9].dff1|q~feeder_combout  = \my_processor|mux32_8|start[9].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[30].reg32_2|start[9].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[9].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[30].reg32_2|start[9].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N19
dffeas \my_regfile|start2[30].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[30].reg32_2|start[9].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N21
dffeas \my_regfile|start2[29].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~213 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~213_combout  = (\my_regfile|start2[30].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~213 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[9]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~214 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~214_combout  = (\my_regfile|start5[0].trb2|out[9]~210_combout  & (\my_regfile|start5[0].trb2|out[9]~211_combout  & (\my_regfile|start5[0].trb2|out[9]~212_combout  & \my_regfile|start5[0].trb2|out[9]~213_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[9]~210_combout ),
	.datab(\my_regfile|start5[0].trb2|out[9]~211_combout ),
	.datac(\my_regfile|start5[0].trb2|out[9]~212_combout ),
	.datad(\my_regfile|start5[0].trb2|out[9]~213_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~214 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[9]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~215 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~215_combout  = (\my_regfile|start5[0].trb2|out[9]~208_combout  & (\my_regfile|start5[0].trb2|out[9]~209_combout  & (\my_regfile|start5[0].trb2|out[9]~207_combout  & \my_regfile|start5[0].trb2|out[9]~214_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[9]~208_combout ),
	.datab(\my_regfile|start5[0].trb2|out[9]~209_combout ),
	.datac(\my_regfile|start5[0].trb2|out[9]~207_combout ),
	.datad(\my_regfile|start5[0].trb2|out[9]~214_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~215 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[9]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~216 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~216_combout  = ((\my_regfile|start5[31].trb2|out[9]~6_combout  & (\my_regfile|start5[0].trb2|out[9]~204_combout  & \my_regfile|start5[0].trb2|out[9]~215_combout ))) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(\my_regfile|start5[31].trb2|out[9]~6_combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datac(\my_regfile|start5[0].trb2|out[9]~204_combout ),
	.datad(\my_regfile|start5[0].trb2|out[9]~215_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~216 .lut_mask = 16'hB333;
defparam \my_regfile|start5[0].trb2|out[9]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \my_processor|mux32_1|start[9].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[9].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9])) # (!\my_processor|or_3~2_combout  & ((\my_regfile|start5[0].trb2|out[9]~216_combout )))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[9]~216_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[9].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[9].mux0|or_1~0 .lut_mask = 16'hDD88;
defparam \my_processor|mux32_1|start[9].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \my_processor|alu_1|Add0~18 (
// Equation(s):
// \my_processor|alu_1|Add0~18_combout  = (\my_regfile|start4[0].trb1|out[9]~298_combout  & ((\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & (\my_processor|alu_1|Add0~17  & VCC)) # (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add0~17 )))) # (!\my_regfile|start4[0].trb1|out[9]~298_combout  & ((\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add0~17 )) # (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Add0~17 ) # (GND)))))
// \my_processor|alu_1|Add0~19  = CARRY((\my_regfile|start4[0].trb1|out[9]~298_combout  & (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~17 )) # (!\my_regfile|start4[0].trb1|out[9]~298_combout  & 
// ((!\my_processor|alu_1|Add0~17 ) # (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[9]~298_combout ),
	.datab(\my_processor|mux32_1|start[9].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~17 ),
	.combout(\my_processor|alu_1|Add0~18_combout ),
	.cout(\my_processor|alu_1|Add0~19 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \my_processor|alu_1|Add0~20 (
// Equation(s):
// \my_processor|alu_1|Add0~20_combout  = ((\my_regfile|start4[0].trb1|out[10]~319_combout  $ (\my_processor|mux32_1|start[10].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~19 )))) # (GND)
// \my_processor|alu_1|Add0~21  = CARRY((\my_regfile|start4[0].trb1|out[10]~319_combout  & ((\my_processor|mux32_1|start[10].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~19 ))) # (!\my_regfile|start4[0].trb1|out[10]~319_combout  & 
// (\my_processor|mux32_1|start[10].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~19 )))

	.dataa(\my_regfile|start4[0].trb1|out[10]~319_combout ),
	.datab(\my_processor|mux32_1|start[10].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~19 ),
	.combout(\my_processor|alu_1|Add0~20_combout ),
	.cout(\my_processor|alu_1|Add0~21 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \my_processor|alu_1|Add0~22 (
// Equation(s):
// \my_processor|alu_1|Add0~22_combout  = (\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[11]~277_combout  & (\my_processor|alu_1|Add0~21  & VCC)) # (!\my_regfile|start4[0].trb1|out[11]~277_combout  & 
// (!\my_processor|alu_1|Add0~21 )))) # (!\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[11]~277_combout  & (!\my_processor|alu_1|Add0~21 )) # (!\my_regfile|start4[0].trb1|out[11]~277_combout  & 
// ((\my_processor|alu_1|Add0~21 ) # (GND)))))
// \my_processor|alu_1|Add0~23  = CARRY((\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[11]~277_combout  & !\my_processor|alu_1|Add0~21 )) # (!\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~21 ) # (!\my_regfile|start4[0].trb1|out[11]~277_combout ))))

	.dataa(\my_processor|mux32_1|start[11].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~277_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~21 ),
	.combout(\my_processor|alu_1|Add0~22_combout ),
	.cout(\my_processor|alu_1|Add0~23 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~22 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \my_processor|alu_1|Add1~18 (
// Equation(s):
// \my_processor|alu_1|Add1~18_combout  = (\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[9]~298_combout  & (!\my_processor|alu_1|Add1~17 )) # (!\my_regfile|start4[0].trb1|out[9]~298_combout  & 
// ((\my_processor|alu_1|Add1~17 ) # (GND))))) # (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[9]~298_combout  & (\my_processor|alu_1|Add1~17  & VCC)) # (!\my_regfile|start4[0].trb1|out[9]~298_combout  & 
// (!\my_processor|alu_1|Add1~17 ))))
// \my_processor|alu_1|Add1~19  = CARRY((\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & ((!\my_processor|alu_1|Add1~17 ) # (!\my_regfile|start4[0].trb1|out[9]~298_combout ))) # (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & 
// (!\my_regfile|start4[0].trb1|out[9]~298_combout  & !\my_processor|alu_1|Add1~17 )))

	.dataa(\my_processor|mux32_1|start[9].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[9]~298_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~17 ),
	.combout(\my_processor|alu_1|Add1~18_combout ),
	.cout(\my_processor|alu_1|Add1~19 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~18 .lut_mask = 16'h692B;
defparam \my_processor|alu_1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \my_processor|alu_1|Add1~20 (
// Equation(s):
// \my_processor|alu_1|Add1~20_combout  = ((\my_processor|mux32_1|start[10].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[10]~319_combout  $ (\my_processor|alu_1|Add1~19 )))) # (GND)
// \my_processor|alu_1|Add1~21  = CARRY((\my_processor|mux32_1|start[10].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[10]~319_combout  & !\my_processor|alu_1|Add1~19 )) # (!\my_processor|mux32_1|start[10].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[10]~319_combout ) # (!\my_processor|alu_1|Add1~19 ))))

	.dataa(\my_processor|mux32_1|start[10].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[10]~319_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~19 ),
	.combout(\my_processor|alu_1|Add1~20_combout ),
	.cout(\my_processor|alu_1|Add1~21 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~20 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \my_processor|alu_1|Add1~22 (
// Equation(s):
// \my_processor|alu_1|Add1~22_combout  = (\my_regfile|start4[0].trb1|out[11]~277_combout  & ((\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~21 )) # (!\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~21  & VCC)))) # (!\my_regfile|start4[0].trb1|out[11]~277_combout  & ((\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~21 ) # (GND))) # (!\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~21 ))))
// \my_processor|alu_1|Add1~23  = CARRY((\my_regfile|start4[0].trb1|out[11]~277_combout  & (\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~21 )) # (!\my_regfile|start4[0].trb1|out[11]~277_combout  & 
// ((\my_processor|mux32_1|start[11].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~21 ))))

	.dataa(\my_regfile|start4[0].trb1|out[11]~277_combout ),
	.datab(\my_processor|mux32_1|start[11].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~21 ),
	.combout(\my_processor|alu_1|Add1~22_combout ),
	.cout(\my_processor|alu_1|Add1~23 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~22 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector29~4 (
// Equation(s):
// \my_processor|alu_1|Selector29~4_combout  = (!\my_processor|or_3~2_combout  & (\my_processor|or_1~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2] & \my_imem|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(\my_processor|or_1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~4 .lut_mask = 16'h4000;
defparam \my_processor|alu_1|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
cycloneive_lcell_comb \my_processor|mux32_8|start[19].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[19].mux0|or_1~2_combout  = (\my_processor|dec_1|d5|d2|and4~combout ) # ((\my_processor|alu_1|Selector29~4_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|alu_1|Selector30~9_combout )))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|alu_1|Selector30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[19].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[19].mux0|or_1~2 .lut_mask = 16'hECCC;
defparam \my_processor|mux32_8|start[19].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneive_lcell_comb \my_processor|mux32_8|start[19].mux0|or_1~13 (
// Equation(s):
// \my_processor|mux32_8|start[19].mux0|or_1~13_combout  = ((!\my_imem|altsyncram_component|auto_generated|q_a [31] & \my_processor|dec_1|d5|d2|and4~0_combout )) # (!\my_processor|alu_1|Selector30~9_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|dec_1|d5|d2|and4~0_combout ),
	.datad(\my_processor|alu_1|Selector30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[19].mux0|or_1~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[19].mux0|or_1~13 .lut_mask = 16'h30FF;
defparam \my_processor|mux32_8|start[19].mux0|or_1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N29
dffeas \my_regfile|start2[24].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \my_regfile|start2[25].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~641 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~641_combout  = (\my_regfile|start2[24].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[25].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~0_combout  & ((\my_regfile|start2[25].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~641 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[18]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \my_regfile|start2[28].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[28].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_8|start[18].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[28].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[28].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N1
dffeas \my_regfile|start2[28].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[28].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N31
dffeas \my_regfile|start2[26].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~642 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~642_combout  = (\my_regfile|start2[28].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[28].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and4~combout  & ((\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~642 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[18]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N25
dffeas \my_regfile|start2[1].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~643 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~643_combout  = (\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[18].dff1|q~q )))

	.dataa(\my_regfile|decoder2|d4|and6~3_combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datad(\my_regfile|start2[1].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~643 .lut_mask = 16'hFEEE;
defparam \my_regfile|start4[0].trb1|out[18]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N29
dffeas \my_regfile|start2[2].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N5
dffeas \my_regfile|start2[4].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneive_lcell_comb \my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_8|start[18].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N13
dffeas \my_regfile|start2[5].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[5].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~644 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~644_combout  = (\my_regfile|decoder2|d4|d1|and3~combout  & (\my_regfile|start2[5].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and3~combout  & (((\my_regfile|start2[4].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~644 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[18]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~645 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~645_combout  = (\my_regfile|start4[0].trb1|out[18]~643_combout  & (\my_regfile|start4[0].trb1|out[18]~644_combout  & ((\my_regfile|start2[2].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[18]~643_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[18]~644_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~645 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[18]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_8|start[18].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[18].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N27
dffeas \my_regfile|start2[18].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N13
dffeas \my_regfile|start2[20].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~639 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~639_combout  = (\my_regfile|start2[18].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and2~0_combout  & ((\my_regfile|start2[20].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~639 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[18]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N5
dffeas \my_regfile|start2[16].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N9
dffeas \my_regfile|start2[17].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~638 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~638_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and4~0_combout  & (((\my_regfile|start2[17].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start2[17].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~638 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[18]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N7
dffeas \my_regfile|start2[8].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \my_regfile|start2[9].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[9].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_8|start[18].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[9].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[9].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N9
dffeas \my_regfile|start2[9].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[9].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~636 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~636_combout  = (\my_regfile|decoder2|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and4~0_combout  & (((\my_regfile|start2[9].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~636 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[18]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N9
dffeas \my_regfile|start2[12].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N22
cycloneive_lcell_comb \my_regfile|start2[10].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[10].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_8|start[18].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[10].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[10].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N23
dffeas \my_regfile|start2[10].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[10].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~637 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~637_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start2[10].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~637 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[18]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~640 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~640_combout  = (\my_regfile|start4[0].trb1|out[18]~639_combout  & (\my_regfile|start4[0].trb1|out[18]~638_combout  & (\my_regfile|start4[0].trb1|out[18]~636_combout  & \my_regfile|start4[0].trb1|out[18]~637_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[18]~639_combout ),
	.datab(\my_regfile|start4[0].trb1|out[18]~638_combout ),
	.datac(\my_regfile|start4[0].trb1|out[18]~636_combout ),
	.datad(\my_regfile|start4[0].trb1|out[18]~637_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~640 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[18]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~646 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~646_combout  = (\my_regfile|start4[0].trb1|out[18]~641_combout  & (\my_regfile|start4[0].trb1|out[18]~642_combout  & (\my_regfile|start4[0].trb1|out[18]~645_combout  & \my_regfile|start4[0].trb1|out[18]~640_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[18]~641_combout ),
	.datab(\my_regfile|start4[0].trb1|out[18]~642_combout ),
	.datac(\my_regfile|start4[0].trb1|out[18]~645_combout ),
	.datad(\my_regfile|start4[0].trb1|out[18]~640_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~646 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[18]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~678 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~678_combout  = (\my_regfile|start4[0].trb1|out[18]~646_combout  & \my_regfile|start4[0].trb1|out[18]~656_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[18]~646_combout ),
	.datad(\my_regfile|start4[0].trb1|out[18]~656_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~678 .lut_mask = 16'hF000;
defparam \my_regfile|start4[0].trb1|out[18]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N27
dffeas \my_regfile|start2[31].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~417 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~417_combout  = (\my_regfile|start2[25].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|start2[9].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~417 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[18]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~418 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~418_combout  = (\my_regfile|decoder3|d4|d2|and2~5_combout  & (\my_regfile|start2[2].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and2~5_combout  & (((\my_regfile|start2[1].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|start2[1].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~418 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[18]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneive_lcell_comb \my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_8|start[18].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N13
dffeas \my_regfile|start2[3].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[3].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~419 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~419_combout  = (\my_regfile|start2[3].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[3].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~6_combout  & ((\my_regfile|start2[4].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~419 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[18]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_8|start[18].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[6].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \my_regfile|start2[6].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~420 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~420_combout  = (\my_regfile|start2[5].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and3~0_combout  & ((\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~420 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[18]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N4
cycloneive_lcell_comb \my_regfile|start2[7].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[7].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_8|start[18].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[7].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[7].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N5
dffeas \my_regfile|start2[7].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[7].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~421 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~421_combout  = (\my_regfile|start2[7].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[7].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|start2[8].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~421 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[18]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N2
cycloneive_lcell_comb \my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_8|start[18].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N3
dffeas \my_regfile|start2[13].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[13].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~423 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~423_combout  = (\my_regfile|decoder3|d5|d1|and3~0_combout  & (\my_regfile|start2[13].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~0_combout  & (((\my_regfile|start2[12].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datad(\my_regfile|start2[12].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~423 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[18]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N16
cycloneive_lcell_comb \my_regfile|start2[11].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[11].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_8|start[18].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[11].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[11].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N17
dffeas \my_regfile|start2[11].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[11].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~422 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~422_combout  = (\my_regfile|start2[10].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and2~5_combout  & ((\my_regfile|start2[11].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|start2[11].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~422 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[18]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~424 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~424_combout  = (\my_regfile|start5[0].trb2|out[18]~420_combout  & (\my_regfile|start5[0].trb2|out[18]~421_combout  & (\my_regfile|start5[0].trb2|out[18]~423_combout  & \my_regfile|start5[0].trb2|out[18]~422_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[18]~420_combout ),
	.datab(\my_regfile|start5[0].trb2|out[18]~421_combout ),
	.datac(\my_regfile|start5[0].trb2|out[18]~423_combout ),
	.datad(\my_regfile|start5[0].trb2|out[18]~422_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~424 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[18]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~425 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~425_combout  = (\my_regfile|start5[0].trb2|out[18]~417_combout  & (\my_regfile|start5[0].trb2|out[18]~418_combout  & (\my_regfile|start5[0].trb2|out[18]~419_combout  & \my_regfile|start5[0].trb2|out[18]~424_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[18]~417_combout ),
	.datab(\my_regfile|start5[0].trb2|out[18]~418_combout ),
	.datac(\my_regfile|start5[0].trb2|out[18]~419_combout ),
	.datad(\my_regfile|start5[0].trb2|out[18]~424_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~425 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[18]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder_combout  = \my_processor|mux32_8|start[18].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \my_regfile|start2[14].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[14].reg32_2|start[18].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N23
dffeas \my_regfile|start2[15].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~426 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~426_combout  = (\my_regfile|decoder3|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~5_combout  & ((\my_regfile|start2[14].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~426 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[18]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~427 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~427_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~427 .lut_mask = 16'hD5FF;
defparam \my_regfile|start5[0].trb2|out[18]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~428 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~428_combout  = (\my_regfile|start5[0].trb2|out[18]~426_combout  & (\my_regfile|start5[0].trb2|out[18]~427_combout  & ((\my_regfile|start2[17].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[18]~426_combout ),
	.datab(\my_regfile|start5[0].trb2|out[18]~427_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~428 .lut_mask = 16'h8088;
defparam \my_regfile|start5[0].trb2|out[18]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N3
dffeas \my_regfile|start2[19].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~429 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~429_combout  = (\my_regfile|start2[18].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))) # 
// (!\my_regfile|start2[18].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|start2[19].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~429 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[18]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N9
dffeas \my_regfile|start2[21].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~430 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~430_combout  = (\my_regfile|start2[20].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[20].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[21].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~430 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[18]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N3
dffeas \my_regfile|start2[27].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~433 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~433_combout  = (\my_regfile|decoder3|d7|d2|and1~4_combout  & (\my_regfile|start2[27].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and1~4_combout  & (((\my_regfile|start2[28].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start2[28].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~433 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[18]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N21
dffeas \my_regfile|start2[22].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N19
dffeas \my_regfile|start2[23].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~431 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~431_combout  = (\my_regfile|start2[22].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~431 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[18]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N23
dffeas \my_regfile|start2[30].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~434 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~434_combout  = (\my_regfile|start2[30].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~434 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[18]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~432 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~432_combout  = (\my_regfile|decoder3|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~432 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[18]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~435 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~435_combout  = (\my_regfile|start5[0].trb2|out[18]~433_combout  & (\my_regfile|start5[0].trb2|out[18]~431_combout  & (\my_regfile|start5[0].trb2|out[18]~434_combout  & \my_regfile|start5[0].trb2|out[18]~432_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[18]~433_combout ),
	.datab(\my_regfile|start5[0].trb2|out[18]~431_combout ),
	.datac(\my_regfile|start5[0].trb2|out[18]~434_combout ),
	.datad(\my_regfile|start5[0].trb2|out[18]~432_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~435 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[18]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~436 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~436_combout  = (\my_regfile|start5[0].trb2|out[18]~428_combout  & (\my_regfile|start5[0].trb2|out[18]~429_combout  & (\my_regfile|start5[0].trb2|out[18]~430_combout  & \my_regfile|start5[0].trb2|out[18]~435_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[18]~428_combout ),
	.datab(\my_regfile|start5[0].trb2|out[18]~429_combout ),
	.datac(\my_regfile|start5[0].trb2|out[18]~430_combout ),
	.datad(\my_regfile|start5[0].trb2|out[18]~435_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~436 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[18]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~437 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~437_combout  = (\my_regfile|start5[0].trb2|out[18]~425_combout  & (\my_regfile|start5[0].trb2|out[18]~436_combout  & ((\my_regfile|start2[31].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start5[0].trb2|out[18]~425_combout ),
	.datad(\my_regfile|start5[0].trb2|out[18]~436_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~437 .lut_mask = 16'hB000;
defparam \my_regfile|start5[0].trb2|out[18]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneive_lcell_comb \my_processor|mux32_1|start[18].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[18].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[18]~437_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[18]~437_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[18].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[18].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[18].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N23
dffeas \my_regfile|start2[3].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N17
dffeas \my_regfile|start2[31].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~615 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~615_combout  = (\my_regfile|start2[3].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder2|d4|d2|and1~0_combout  & ((\my_regfile|start2[31].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datad(\my_regfile|start2[31].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~615 .lut_mask = 16'hBB0B;
defparam \my_regfile|start4[0].trb1|out[17]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N11
dffeas \my_regfile|start2[13].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N25
dffeas \my_regfile|start2[11].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~628 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~628_combout  = (\my_regfile|start2[13].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[13].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~0_combout  & ((\my_regfile|start2[11].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~628 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[17]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N29
dffeas \my_regfile|start2[6].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N7
dffeas \my_regfile|start2[7].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~627 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~627_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start2[7].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~627 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[17]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N25
dffeas \my_regfile|start2[21].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~630 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~630_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~630 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[17]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N27
dffeas \my_regfile|start2[15].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N1
dffeas \my_regfile|start2[14].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~629 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~629_combout  = (\my_regfile|start2[15].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[15].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~0_combout  & ((\my_regfile|start2[14].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~629 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[17]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~631 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~631_combout  = (\my_regfile|start4[0].trb1|out[17]~628_combout  & (\my_regfile|start4[0].trb1|out[17]~627_combout  & (\my_regfile|start4[0].trb1|out[17]~630_combout  & \my_regfile|start4[0].trb1|out[17]~629_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[17]~628_combout ),
	.datab(\my_regfile|start4[0].trb1|out[17]~627_combout ),
	.datac(\my_regfile|start4[0].trb1|out[17]~630_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~629_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~631 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[17]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
cycloneive_lcell_comb \my_regfile|start2[22].reg32_2|start[17].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[22].reg32_2|start[17].dff1|q~feeder_combout  = \my_processor|mux32_8|start[17].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[22].reg32_2|start[17].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[17].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[22].reg32_2|start[17].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N17
dffeas \my_regfile|start2[22].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[22].reg32_2|start[17].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneive_lcell_comb \my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder_combout  = \my_processor|mux32_8|start[17].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N31
dffeas \my_regfile|start2[23].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[23].reg32_2|start[17].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N5
dffeas \my_regfile|start2[30].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~633 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~633_combout  = (\my_regfile|start2[23].reg32_2|start[17].dff1|q~q  & (((!\my_regfile|start2[30].reg32_2|start[17].dff1|q~q  & \my_regfile|decoder2|d7|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[17].dff1|q~q  & ((\my_regfile|decoder2|d6|d1|and1~0_combout ) # ((!\my_regfile|start2[30].reg32_2|start[17].dff1|q~q  & \my_regfile|decoder2|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~633 .lut_mask = 16'h4F44;
defparam \my_regfile|start4[0].trb1|out[17]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N27
dffeas \my_regfile|start2[27].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N27
dffeas \my_regfile|start2[29].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~632 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~632_combout  = (\my_regfile|decoder2|d7|d1|and3~0_combout  & (\my_regfile|start2[29].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d1|and3~0_combout  & (((\my_regfile|start2[27].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start2[29].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~632 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[17]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~634 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~634_combout  = (!\my_regfile|start4[0].trb1|out[17]~633_combout  & (\my_regfile|start4[0].trb1|out[17]~632_combout  & ((\my_regfile|start2[22].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[17]~633_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~632_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~634 .lut_mask = 16'h0D00;
defparam \my_regfile|start4[0].trb1|out[17]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N13
dffeas \my_regfile|start2[28].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N21
dffeas \my_regfile|start2[26].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~622 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~622_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & ((\my_regfile|start2[28].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~622 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[17]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N24
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[17].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[17].dff1|q~feeder_combout  = \my_processor|mux32_8|start[17].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[17].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[17].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[25].reg32_2|start[17].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N25
dffeas \my_regfile|start2[25].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[17].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N11
dffeas \my_regfile|start2[24].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~621 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~621_combout  = (\my_regfile|start2[25].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[24].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~621 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[17]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N11
dffeas \my_regfile|start2[8].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N19
dffeas \my_regfile|start2[9].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~616 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~616_combout  = (\my_regfile|decoder2|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and4~0_combout  & (((\my_regfile|start2[9].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~616 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[17]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N5
dffeas \my_regfile|start2[17].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N27
dffeas \my_regfile|start2[16].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~618 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~618_combout  = (\my_regfile|decoder2|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~0_combout  & (((\my_regfile|start2[16].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~618 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[17]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[17].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[17].dff1|q~feeder_combout  = \my_processor|mux32_8|start[17].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[17].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[17].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[17].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N1
dffeas \my_regfile|start2[12].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[17].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N23
dffeas \my_regfile|start2[10].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~617 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~617_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & ((\my_regfile|start2[12].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~617 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[17]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N4
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[17].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[17].dff1|q~feeder_combout  = \my_processor|mux32_8|start[17].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[17].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[17].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[20].reg32_2|start[17].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N5
dffeas \my_regfile|start2[20].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[17].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N21
dffeas \my_regfile|start2[18].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~619 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~619_combout  = (\my_regfile|decoder2|d6|d1|and4~combout  & (\my_regfile|start2[20].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and4~combout  & (((\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~619 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[17]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~620 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~620_combout  = (\my_regfile|start4[0].trb1|out[17]~616_combout  & (\my_regfile|start4[0].trb1|out[17]~618_combout  & (\my_regfile|start4[0].trb1|out[17]~617_combout  & \my_regfile|start4[0].trb1|out[17]~619_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[17]~616_combout ),
	.datab(\my_regfile|start4[0].trb1|out[17]~618_combout ),
	.datac(\my_regfile|start4[0].trb1|out[17]~617_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~619_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~620 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[17]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N13
dffeas \my_regfile|start2[1].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~623 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~623_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[17].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~623 .lut_mask = 16'hFFEA;
defparam \my_regfile|start4[0].trb1|out[17]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N3
dffeas \my_regfile|start2[2].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N17
dffeas \my_regfile|start2[4].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneive_lcell_comb \my_regfile|start2[5].reg32_2|start[17].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[5].reg32_2|start[17].dff1|q~feeder_combout  = \my_processor|mux32_8|start[17].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[5].reg32_2|start[17].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[17].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[5].reg32_2|start[17].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N31
dffeas \my_regfile|start2[5].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[5].reg32_2|start[17].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~624 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~624_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & (((\my_regfile|start2[5].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~624 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[17]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~625 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~625_combout  = (\my_regfile|start4[0].trb1|out[17]~623_combout  & (\my_regfile|start4[0].trb1|out[17]~624_combout  & ((\my_regfile|start2[2].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[17]~623_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[17]~624_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~625 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[17]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~626 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~626_combout  = (\my_regfile|start4[0].trb1|out[17]~622_combout  & (\my_regfile|start4[0].trb1|out[17]~621_combout  & (\my_regfile|start4[0].trb1|out[17]~620_combout  & \my_regfile|start4[0].trb1|out[17]~625_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[17]~622_combout ),
	.datab(\my_regfile|start4[0].trb1|out[17]~621_combout ),
	.datac(\my_regfile|start4[0].trb1|out[17]~620_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~625_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~626 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[17]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[17]~635 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[17]~635_combout  = (\my_regfile|start4[0].trb1|out[17]~615_combout  & (\my_regfile|start4[0].trb1|out[17]~631_combout  & (\my_regfile|start4[0].trb1|out[17]~634_combout  & \my_regfile|start4[0].trb1|out[17]~626_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[17]~615_combout ),
	.datab(\my_regfile|start4[0].trb1|out[17]~631_combout ),
	.datac(\my_regfile|start4[0].trb1|out[17]~634_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~626_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[17]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[17]~635 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[17]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N7
dffeas \my_regfile|start2[17].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N3
dffeas \my_regfile|start2[16].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~661 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~661_combout  = (\my_regfile|decoder2|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~0_combout  & (((\my_regfile|start2[16].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~661 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[16]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N18
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y26_N19
dffeas \my_regfile|start2[12].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N23
dffeas \my_regfile|start2[10].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~660 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~660_combout  = (\my_regfile|start2[12].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~combout  & ((\my_regfile|start2[10].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~660 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[16]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \my_regfile|start2[9].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[9].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[9].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[9].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N31
dffeas \my_regfile|start2[9].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[9].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \my_regfile|start2[8].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[8].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[8].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[8].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N25
dffeas \my_regfile|start2[8].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[8].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~659 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~659_combout  = (\my_regfile|start2[9].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[9].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~0_combout  & ((\my_regfile|start2[8].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|start2[8].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~659 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[16]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N29
dffeas \my_regfile|start2[20].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N27
dffeas \my_regfile|start2[18].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~662 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~662_combout  = (\my_regfile|decoder2|d6|d2|and2~0_combout  & (\my_regfile|start2[18].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and2~0_combout  & ((\my_regfile|start2[20].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~662 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[16]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~663 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~663_combout  = (\my_regfile|start4[0].trb1|out[16]~661_combout  & (\my_regfile|start4[0].trb1|out[16]~660_combout  & (\my_regfile|start4[0].trb1|out[16]~659_combout  & \my_regfile|start4[0].trb1|out[16]~662_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[16]~661_combout ),
	.datab(\my_regfile|start4[0].trb1|out[16]~660_combout ),
	.datac(\my_regfile|start4[0].trb1|out[16]~659_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~662_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~663 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[16]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N23
dffeas \my_regfile|start2[27].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N17
dffeas \my_regfile|start2[29].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~658 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~658_combout  = (\my_regfile|start2[27].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[27].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and1~0_combout  & ((\my_regfile|start2[29].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datac(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datad(\my_regfile|start2[29].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~658 .lut_mask = 16'hBB0B;
defparam \my_regfile|start4[0].trb1|out[16]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N17
dffeas \my_regfile|start2[3].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~657 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~657_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & (((\my_regfile|start2[3].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~657 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[16]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N7
dffeas \my_regfile|start2[22].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N13
dffeas \my_regfile|start2[23].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~666 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~666_combout  = (\my_regfile|decoder2|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and2~0_combout  & (((\my_regfile|start2[23].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|start2[23].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~666 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[16]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[25].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N21
dffeas \my_regfile|start2[25].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N29
dffeas \my_regfile|start2[24].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~664 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~664_combout  = (\my_regfile|start2[25].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[24].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|start2[24].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~664 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[16]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \my_regfile|start2[26].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[26].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[26].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[26].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N27
dffeas \my_regfile|start2[26].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[26].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \my_regfile|start2[28].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[28].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[28].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[28].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N25
dffeas \my_regfile|start2[28].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[28].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~665 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~665_combout  = (\my_regfile|start2[26].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[28].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|start2[26].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and2~0_combout  & ((\my_regfile|start2[28].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datac(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datad(\my_regfile|start2[28].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~665 .lut_mask = 16'hBB0B;
defparam \my_regfile|start4[0].trb1|out[16]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \my_regfile|start2[30].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[30].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[30].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[30].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N29
dffeas \my_regfile|start2[30].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[30].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N24
cycloneive_lcell_comb \my_regfile|start2[1].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[1].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[1].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[1].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N25
dffeas \my_regfile|start2[1].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[1].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~667 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~667_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[16].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_regfile|decoder2|d4|and6~3_combout ),
	.datac(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datad(\my_regfile|start2[1].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~667 .lut_mask = 16'hFEEE;
defparam \my_regfile|start4[0].trb1|out[16]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N9
dffeas \my_regfile|start2[2].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneive_lcell_comb \my_regfile|start2[4].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[4].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[4].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[4].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N15
dffeas \my_regfile|start2[4].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[4].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N29
dffeas \my_regfile|start2[5].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~668 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~668_combout  = (\my_regfile|decoder2|d4|d1|and3~combout  & (\my_regfile|start2[5].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and3~combout  & (((\my_regfile|start2[4].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~668 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[16]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~669 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~669_combout  = (\my_regfile|start4[0].trb1|out[16]~667_combout  & (\my_regfile|start4[0].trb1|out[16]~668_combout  & ((\my_regfile|start2[2].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[16]~667_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[16]~668_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~669 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[16]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N26
cycloneive_lcell_comb \my_regfile|start2[15].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[15].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[15].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[15].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N27
dffeas \my_regfile|start2[15].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[15].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N28
cycloneive_lcell_comb \my_regfile|start2[14].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[14].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[14].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[14].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N29
dffeas \my_regfile|start2[14].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[14].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~672 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~672_combout  = (\my_regfile|start2[15].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~0_combout  & ((\my_regfile|start2[14].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|start2[14].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~672 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[16]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N31
dffeas \my_regfile|start2[11].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N29
dffeas \my_regfile|start2[13].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~671 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~671_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~671 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[16]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N20
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[6].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N21
dffeas \my_regfile|start2[6].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N11
dffeas \my_regfile|start2[7].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~670 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~670_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datad(\my_regfile|start2[7].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~670 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[16]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
cycloneive_lcell_comb \my_regfile|start2[19].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[19].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[19].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[19].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N27
dffeas \my_regfile|start2[19].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[19].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
cycloneive_lcell_comb \my_regfile|start2[21].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[21].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[21].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[21].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N21
dffeas \my_regfile|start2[21].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[21].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~673 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~673_combout  = (\my_regfile|start2[19].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[19].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and1~0_combout  & ((\my_regfile|start2[21].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|start2[21].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datad(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~673 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[16]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~674 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~674_combout  = (\my_regfile|start4[0].trb1|out[16]~672_combout  & (\my_regfile|start4[0].trb1|out[16]~671_combout  & (\my_regfile|start4[0].trb1|out[16]~670_combout  & \my_regfile|start4[0].trb1|out[16]~673_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[16]~672_combout ),
	.datab(\my_regfile|start4[0].trb1|out[16]~671_combout ),
	.datac(\my_regfile|start4[0].trb1|out[16]~670_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~673_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~674 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[16]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~675 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~675_combout  = (\my_regfile|start4[0].trb1|out[16]~669_combout  & (\my_regfile|start4[0].trb1|out[16]~674_combout  & ((\my_regfile|start2[30].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[16]~669_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~674_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~675 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[16]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~676 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~676_combout  = (\my_regfile|start4[0].trb1|out[16]~666_combout  & (\my_regfile|start4[0].trb1|out[16]~664_combout  & (\my_regfile|start4[0].trb1|out[16]~665_combout  & \my_regfile|start4[0].trb1|out[16]~675_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[16]~666_combout ),
	.datab(\my_regfile|start4[0].trb1|out[16]~664_combout ),
	.datac(\my_regfile|start4[0].trb1|out[16]~665_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~675_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~676 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[16]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[16]~677 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[16]~677_combout  = (\my_regfile|start4[0].trb1|out[16]~663_combout  & (\my_regfile|start4[0].trb1|out[16]~658_combout  & (\my_regfile|start4[0].trb1|out[16]~657_combout  & \my_regfile|start4[0].trb1|out[16]~676_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[16]~663_combout ),
	.datab(\my_regfile|start4[0].trb1|out[16]~658_combout ),
	.datac(\my_regfile|start4[0].trb1|out[16]~657_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~676_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[16]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[16]~677 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[16]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N13
dffeas \my_regfile|start2[1].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N3
dffeas \my_regfile|start2[2].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~355 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~355_combout  = (\my_regfile|decoder3|d4|d2|and2~5_combout  & (\my_regfile|start2[2].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datab(\my_regfile|start2[1].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[2].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~355 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[15].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[15].dff1|q~feeder_combout  = \my_processor|mux32_8|start[15].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[15].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[15].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[25].reg32_2|start[15].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N11
dffeas \my_regfile|start2[25].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[15].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N27
dffeas \my_regfile|start2[9].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~354 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~354_combout  = (\my_regfile|start2[25].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))) # 
// (!\my_regfile|start2[25].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~354 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N7
dffeas \my_regfile|start2[4].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneive_lcell_comb \my_regfile|start2[3].reg32_2|start[15].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[3].reg32_2|start[15].dff1|q~feeder_combout  = \my_processor|mux32_8|start[15].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[3].reg32_2|start[15].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[15].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[3].reg32_2|start[15].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N7
dffeas \my_regfile|start2[3].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[3].reg32_2|start[15].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~356 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~356_combout  = (\my_regfile|decoder3|d4|d2|and1~6_combout  & (\my_regfile|start2[3].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and1~6_combout  & ((\my_regfile|start2[4].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datad(\my_regfile|start2[3].reg32_2|start[15].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~356 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N1
dffeas \my_regfile|start2[7].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N5
dffeas \my_regfile|start2[8].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~358 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~358_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[15].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~358 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N3
dffeas \my_regfile|start2[13].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N14
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[15].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[15].dff1|q~feeder_combout  = \my_processor|mux32_8|start[15].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[15].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[15].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[12].reg32_2|start[15].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N15
dffeas \my_regfile|start2[12].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[15].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~360 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~360_combout  = (\my_regfile|decoder3|d5|d1|and3~0_combout  & (\my_regfile|start2[13].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~0_combout  & (((\my_regfile|start2[12].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[15].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~360 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N1
dffeas \my_regfile|start2[11].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N17
dffeas \my_regfile|start2[10].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~359 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~359_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and1~4_combout  & (((\my_regfile|start2[10].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~359 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N19
dffeas \my_regfile|start2[6].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N9
dffeas \my_regfile|start2[5].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~357 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~357_combout  = (\my_regfile|start2[6].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~357 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[15]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~361 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~361_combout  = (\my_regfile|start5[0].trb2|out[15]~358_combout  & (\my_regfile|start5[0].trb2|out[15]~360_combout  & (\my_regfile|start5[0].trb2|out[15]~359_combout  & \my_regfile|start5[0].trb2|out[15]~357_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[15]~358_combout ),
	.datab(\my_regfile|start5[0].trb2|out[15]~360_combout ),
	.datac(\my_regfile|start5[0].trb2|out[15]~359_combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~357_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~361 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~362 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~362_combout  = (\my_regfile|start5[0].trb2|out[15]~355_combout  & (\my_regfile|start5[0].trb2|out[15]~354_combout  & (\my_regfile|start5[0].trb2|out[15]~356_combout  & \my_regfile|start5[0].trb2|out[15]~361_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[15]~355_combout ),
	.datab(\my_regfile|start5[0].trb2|out[15]~354_combout ),
	.datac(\my_regfile|start5[0].trb2|out[15]~356_combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~361_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~362 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N25
dffeas \my_regfile|start2[31].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N31
dffeas \my_regfile|start2[18].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N25
dffeas \my_regfile|start2[19].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~366 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~366_combout  = (\my_regfile|start2[18].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~366 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[15]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N9
dffeas \my_regfile|start2[20].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N3
dffeas \my_regfile|start2[21].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~367 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~367_combout  = (\my_regfile|start2[20].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[20].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[21].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~367 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[15]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N5
dffeas \my_regfile|start2[16].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~364 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~364_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~364 .lut_mask = 16'hB3FF;
defparam \my_regfile|start5[0].trb2|out[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N25
dffeas \my_regfile|start2[17].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N7
dffeas \my_regfile|start2[14].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N3
dffeas \my_regfile|start2[15].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~363 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~363_combout  = (\my_regfile|start2[14].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~363 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~365 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~365_combout  = (\my_regfile|start5[0].trb2|out[15]~364_combout  & (\my_regfile|start5[0].trb2|out[15]~363_combout  & ((\my_regfile|start2[17].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[15]~364_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[15]~363_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~365 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N25
dffeas \my_regfile|start2[23].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N15
dffeas \my_regfile|start2[22].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~368 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~368_combout  = (\my_regfile|start2[23].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~4_combout  & ((\my_regfile|start2[22].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~368 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[15]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N0
cycloneive_lcell_comb \my_regfile|start2[27].reg32_2|start[15].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[27].reg32_2|start[15].dff1|q~feeder_combout  = \my_processor|mux32_8|start[15].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[27].reg32_2|start[15].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[15].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[27].reg32_2|start[15].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N1
dffeas \my_regfile|start2[27].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[27].reg32_2|start[15].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~370 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~370_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~370 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[15]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N17
dffeas \my_regfile|start2[24].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N9
dffeas \my_regfile|start2[26].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~369 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~369_combout  = (\my_regfile|decoder3|d7|d2|and2~4_combout  & (\my_regfile|start2[26].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~4_combout  & ((\my_regfile|start2[24].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~369 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[15]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
cycloneive_lcell_comb \my_regfile|start2[29].reg32_2|start[15].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[29].reg32_2|start[15].dff1|q~feeder_combout  = \my_processor|mux32_8|start[15].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[29].reg32_2|start[15].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[15].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[29].reg32_2|start[15].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N17
dffeas \my_regfile|start2[29].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[29].reg32_2|start[15].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N23
dffeas \my_regfile|start2[30].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~371 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~371_combout  = (\my_regfile|decoder3|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[30].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~371 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[15]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~372 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~372_combout  = (\my_regfile|start5[0].trb2|out[15]~368_combout  & (\my_regfile|start5[0].trb2|out[15]~370_combout  & (\my_regfile|start5[0].trb2|out[15]~369_combout  & \my_regfile|start5[0].trb2|out[15]~371_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[15]~368_combout ),
	.datab(\my_regfile|start5[0].trb2|out[15]~370_combout ),
	.datac(\my_regfile|start5[0].trb2|out[15]~369_combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~371_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~372 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[15]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~373 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~373_combout  = (\my_regfile|start5[0].trb2|out[15]~366_combout  & (\my_regfile|start5[0].trb2|out[15]~367_combout  & (\my_regfile|start5[0].trb2|out[15]~365_combout  & \my_regfile|start5[0].trb2|out[15]~372_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[15]~366_combout ),
	.datab(\my_regfile|start5[0].trb2|out[15]~367_combout ),
	.datac(\my_regfile|start5[0].trb2|out[15]~365_combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~372_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~373 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[15]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~374 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~374_combout  = (\my_regfile|start5[0].trb2|out[15]~362_combout  & (\my_regfile|start5[0].trb2|out[15]~373_combout  & ((\my_regfile|start2[31].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[15]~362_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[15]~373_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~374 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[15]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneive_lcell_comb \my_processor|mux32_1|start[15].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[15].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[15]~374_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~374_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[15].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[15].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[15].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \my_processor|alu_1|Add0~28 (
// Equation(s):
// \my_processor|alu_1|Add0~28_combout  = ((\my_regfile|start4[0].trb1|out[14]~235_combout  $ (\my_processor|mux32_1|start[14].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~27 )))) # (GND)
// \my_processor|alu_1|Add0~29  = CARRY((\my_regfile|start4[0].trb1|out[14]~235_combout  & ((\my_processor|mux32_1|start[14].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~27 ))) # (!\my_regfile|start4[0].trb1|out[14]~235_combout  & 
// (\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~27 )))

	.dataa(\my_regfile|start4[0].trb1|out[14]~235_combout ),
	.datab(\my_processor|mux32_1|start[14].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~27 ),
	.combout(\my_processor|alu_1|Add0~28_combout ),
	.cout(\my_processor|alu_1|Add0~29 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \my_processor|alu_1|Add0~30 (
// Equation(s):
// \my_processor|alu_1|Add0~30_combout  = (\my_regfile|start4[0].trb1|out[15]~193_combout  & ((\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & (\my_processor|alu_1|Add0~29  & VCC)) # (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add0~29 )))) # (!\my_regfile|start4[0].trb1|out[15]~193_combout  & ((\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add0~29 )) # (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Add0~29 ) # (GND)))))
// \my_processor|alu_1|Add0~31  = CARRY((\my_regfile|start4[0].trb1|out[15]~193_combout  & (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~29 )) # (!\my_regfile|start4[0].trb1|out[15]~193_combout  & 
// ((!\my_processor|alu_1|Add0~29 ) # (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[15]~193_combout ),
	.datab(\my_processor|mux32_1|start[15].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~29 ),
	.combout(\my_processor|alu_1|Add0~30_combout ),
	.cout(\my_processor|alu_1|Add0~31 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~30 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[15]~759 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[15]~759_combout  = (\my_regfile|start5[0].trb2|out[15]~374_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[15]~374_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[15]~759_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[15]~759 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[15]~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[15]~759_combout ,\my_regfile|start5[0].trb2|out[14]~758_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \my_processor|mux32_1|start[12].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[12].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [12])))) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[12]~311_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_regfile|start5[0].trb2|out[12]~311_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[12].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[12].mux0|or_1~0 .lut_mask = 16'hF3D1;
defparam \my_processor|mux32_1|start[12].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \my_processor|alu_1|Add1~24 (
// Equation(s):
// \my_processor|alu_1|Add1~24_combout  = ((\my_processor|mux32_1|start[12].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[12]~256_combout  $ (\my_processor|alu_1|Add1~23 )))) # (GND)
// \my_processor|alu_1|Add1~25  = CARRY((\my_processor|mux32_1|start[12].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[12]~256_combout  & !\my_processor|alu_1|Add1~23 )) # (!\my_processor|mux32_1|start[12].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[12]~256_combout ) # (!\my_processor|alu_1|Add1~23 ))))

	.dataa(\my_processor|mux32_1|start[12].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~256_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~23 ),
	.combout(\my_processor|alu_1|Add1~24_combout ),
	.cout(\my_processor|alu_1|Add1~25 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~24 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \my_processor|alu_1|Add1~26 (
// Equation(s):
// \my_processor|alu_1|Add1~26_combout  = (\my_regfile|start4[0].trb1|out[13]~214_combout  & ((\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~25 )) # (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~25  & VCC)))) # (!\my_regfile|start4[0].trb1|out[13]~214_combout  & ((\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~25 ) # (GND))) # (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~25 ))))
// \my_processor|alu_1|Add1~27  = CARRY((\my_regfile|start4[0].trb1|out[13]~214_combout  & (\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~25 )) # (!\my_regfile|start4[0].trb1|out[13]~214_combout  & 
// ((\my_processor|mux32_1|start[13].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~25 ))))

	.dataa(\my_regfile|start4[0].trb1|out[13]~214_combout ),
	.datab(\my_processor|mux32_1|start[13].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~25 ),
	.combout(\my_processor|alu_1|Add1~26_combout ),
	.cout(\my_processor|alu_1|Add1~27 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~26 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \my_processor|alu_1|Add1~28 (
// Equation(s):
// \my_processor|alu_1|Add1~28_combout  = ((\my_processor|mux32_1|start[14].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[14]~235_combout  $ (\my_processor|alu_1|Add1~27 )))) # (GND)
// \my_processor|alu_1|Add1~29  = CARRY((\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[14]~235_combout  & !\my_processor|alu_1|Add1~27 )) # (!\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[14]~235_combout ) # (!\my_processor|alu_1|Add1~27 ))))

	.dataa(\my_processor|mux32_1|start[14].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~235_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~27 ),
	.combout(\my_processor|alu_1|Add1~28_combout ),
	.cout(\my_processor|alu_1|Add1~29 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~28 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \my_processor|alu_1|Add1~30 (
// Equation(s):
// \my_processor|alu_1|Add1~30_combout  = (\my_regfile|start4[0].trb1|out[15]~193_combout  & ((\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~29 )) # (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~29  & VCC)))) # (!\my_regfile|start4[0].trb1|out[15]~193_combout  & ((\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~29 ) # (GND))) # (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~29 ))))
// \my_processor|alu_1|Add1~31  = CARRY((\my_regfile|start4[0].trb1|out[15]~193_combout  & (\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~29 )) # (!\my_regfile|start4[0].trb1|out[15]~193_combout  & 
// ((\my_processor|mux32_1|start[15].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~29 ))))

	.dataa(\my_regfile|start4[0].trb1|out[15]~193_combout ),
	.datab(\my_processor|mux32_1|start[15].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~29 ),
	.combout(\my_processor|alu_1|Add1~30_combout ),
	.cout(\my_processor|alu_1|Add1~31 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~30 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \my_regfile|start2[31].reg32_2|start[21].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[31].reg32_2|start[21].dff1|q~feeder_combout  = \my_processor|mux32_8|start[21].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[31].reg32_2|start[21].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[21].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[31].reg32_2|start[21].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N19
dffeas \my_regfile|start2[31].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[31].reg32_2|start[21].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N5
dffeas \my_regfile|start2[3].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~482 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~482_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & (((\my_regfile|start2[3].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~482 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[21]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder_combout  = \my_processor|mux32_8|start[21].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N23
dffeas \my_regfile|start2[25].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[21].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N29
dffeas \my_regfile|start2[9].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~480 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~480_combout  = (\my_regfile|start2[25].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~480 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[21]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N29
dffeas \my_regfile|start2[2].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N27
dffeas \my_regfile|start2[1].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~481 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~481_combout  = (\my_regfile|decoder3|d4|d2|and2~5_combout  & (\my_regfile|start2[2].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and2~5_combout  & (((\my_regfile|start2[1].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[1].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~481 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[21]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N12
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[21].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[21].dff1|q~feeder_combout  = \my_processor|mux32_8|start[21].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[21].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[21].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[21].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N13
dffeas \my_regfile|start2[12].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[21].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N11
dffeas \my_regfile|start2[13].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~486 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~486_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and4~0_combout  & (((\my_regfile|start2[13].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~486 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[21]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N19
dffeas \my_regfile|start2[10].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N1
dffeas \my_regfile|start2[11].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~485 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~485_combout  = (\my_regfile|start2[10].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and2~5_combout  & ((\my_regfile|start2[11].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|start2[11].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~485 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[21]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N9
dffeas \my_regfile|start2[7].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N1
dffeas \my_regfile|start2[8].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~484 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~484_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[21].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~484 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[21]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N1
dffeas \my_regfile|start2[6].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N21
dffeas \my_regfile|start2[5].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~483 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~483_combout  = (\my_regfile|start2[6].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~483 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[21]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~487 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~487_combout  = (\my_regfile|start5[0].trb2|out[21]~486_combout  & (\my_regfile|start5[0].trb2|out[21]~485_combout  & (\my_regfile|start5[0].trb2|out[21]~484_combout  & \my_regfile|start5[0].trb2|out[21]~483_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[21]~486_combout ),
	.datab(\my_regfile|start5[0].trb2|out[21]~485_combout ),
	.datac(\my_regfile|start5[0].trb2|out[21]~484_combout ),
	.datad(\my_regfile|start5[0].trb2|out[21]~483_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~487 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[21]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~488 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~488_combout  = (\my_regfile|start5[0].trb2|out[21]~482_combout  & (\my_regfile|start5[0].trb2|out[21]~480_combout  & (\my_regfile|start5[0].trb2|out[21]~481_combout  & \my_regfile|start5[0].trb2|out[21]~487_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[21]~482_combout ),
	.datab(\my_regfile|start5[0].trb2|out[21]~480_combout ),
	.datac(\my_regfile|start5[0].trb2|out[21]~481_combout ),
	.datad(\my_regfile|start5[0].trb2|out[21]~487_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~488 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[21]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N10
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[21].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[21].dff1|q~feeder_combout  = \my_processor|mux32_8|start[21].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[21].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[21].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[20].reg32_2|start[21].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N11
dffeas \my_regfile|start2[20].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[21].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \my_regfile|start2[21].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~493 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~493_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~493 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[21]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \my_regfile|start2[19].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N27
dffeas \my_regfile|start2[18].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~492 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~492_combout  = (\my_regfile|decoder3|d6|d2|and2~4_combout  & (\my_regfile|start2[18].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datad(\my_regfile|start2[18].reg32_2|start[21].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~492 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[21]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N13
dffeas \my_regfile|start2[27].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N17
dffeas \my_regfile|start2[28].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~496 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~496_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~496 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[21]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N15
dffeas \my_regfile|start2[26].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N29
dffeas \my_regfile|start2[24].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~495 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~495_combout  = (\my_regfile|decoder3|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and4~0_combout  & (((\my_regfile|start2[26].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and2~4_combout )))

	.dataa(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|start2[24].reg32_2|start[21].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~495 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[21]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N3
dffeas \my_regfile|start2[22].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N15
dffeas \my_regfile|start2[23].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~494 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~494_combout  = (\my_regfile|decoder3|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and2~0_combout  & (((\my_regfile|start2[23].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~494 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[21]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N21
dffeas \my_regfile|start2[30].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N23
dffeas \my_regfile|start2[29].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~497 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~497_combout  = (\my_regfile|start2[30].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~497 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[21]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~498 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~498_combout  = (\my_regfile|start5[0].trb2|out[21]~496_combout  & (\my_regfile|start5[0].trb2|out[21]~495_combout  & (\my_regfile|start5[0].trb2|out[21]~494_combout  & \my_regfile|start5[0].trb2|out[21]~497_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[21]~496_combout ),
	.datab(\my_regfile|start5[0].trb2|out[21]~495_combout ),
	.datac(\my_regfile|start5[0].trb2|out[21]~494_combout ),
	.datad(\my_regfile|start5[0].trb2|out[21]~497_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~498 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[21]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N27
dffeas \my_regfile|start2[16].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~490 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~490_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~490 .lut_mask = 16'hD5FF;
defparam \my_regfile|start5[0].trb2|out[21]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N13
dffeas \my_regfile|start2[17].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N5
dffeas \my_regfile|start2[14].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N21
dffeas \my_regfile|start2[15].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~489 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~489_combout  = (\my_regfile|start2[14].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~489 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[21]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~491 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~491_combout  = (\my_regfile|start5[0].trb2|out[21]~490_combout  & (\my_regfile|start5[0].trb2|out[21]~489_combout  & ((\my_regfile|start2[17].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[21]~490_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[21]~489_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~491 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[21]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~499 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~499_combout  = (\my_regfile|start5[0].trb2|out[21]~493_combout  & (\my_regfile|start5[0].trb2|out[21]~492_combout  & (\my_regfile|start5[0].trb2|out[21]~498_combout  & \my_regfile|start5[0].trb2|out[21]~491_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[21]~493_combout ),
	.datab(\my_regfile|start5[0].trb2|out[21]~492_combout ),
	.datac(\my_regfile|start5[0].trb2|out[21]~498_combout ),
	.datad(\my_regfile|start5[0].trb2|out[21]~491_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~499 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[21]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~500 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~500_combout  = (\my_regfile|start5[0].trb2|out[21]~488_combout  & (\my_regfile|start5[0].trb2|out[21]~499_combout  & ((\my_regfile|start2[31].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start5[0].trb2|out[21]~488_combout ),
	.datad(\my_regfile|start5[0].trb2|out[21]~499_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~500 .lut_mask = 16'hB000;
defparam \my_regfile|start5[0].trb2|out[21]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneive_lcell_comb \my_processor|mux32_1|start[21].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[21].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[21]~500_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[21]~500_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[21].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[21].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[21].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N9
dffeas \my_regfile|start2[21].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N19
dffeas \my_regfile|start2[19].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~587 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~587_combout  = (\my_regfile|decoder2|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and3~0_combout  & (((\my_regfile|start2[19].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~587 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[20]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N27
dffeas \my_regfile|start2[11].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N24
cycloneive_lcell_comb \my_regfile|start2[13].reg32_2|start[20].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[13].reg32_2|start[20].dff1|q~feeder_combout  = \my_processor|mux32_8|start[20].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[13].reg32_2|start[20].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[20].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[13].reg32_2|start[20].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N25
dffeas \my_regfile|start2[13].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[13].reg32_2|start[20].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~585 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~585_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[20].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~585 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[20]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N13
dffeas \my_regfile|start2[6].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N27
dffeas \my_regfile|start2[7].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~584 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~584_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start2[7].reg32_2|start[20].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~584 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[20]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N13
dffeas \my_regfile|start2[15].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N11
dffeas \my_regfile|start2[14].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~586 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~586_combout  = (\my_regfile|start2[15].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[15].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~0_combout  & ((\my_regfile|start2[14].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~586 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[20]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~588 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~588_combout  = (\my_regfile|start4[0].trb1|out[20]~587_combout  & (\my_regfile|start4[0].trb1|out[20]~585_combout  & (\my_regfile|start4[0].trb1|out[20]~584_combout  & \my_regfile|start4[0].trb1|out[20]~586_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[20]~587_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~585_combout ),
	.datac(\my_regfile|start4[0].trb1|out[20]~584_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~586_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~588 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[20]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N15
dffeas \my_regfile|start2[2].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N11
dffeas \my_regfile|start2[1].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~580 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~580_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[20].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|decoder2|d4|and6~3_combout ),
	.datad(\my_regfile|start2[1].reg32_2|start[20].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~580 .lut_mask = 16'hFEFC;
defparam \my_regfile|start4[0].trb1|out[20]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~581 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~581_combout  = (\my_regfile|start4[0].trb1|out[20]~580_combout  & ((\my_regfile|start2[2].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout )))

	.dataa(gnd),
	.datab(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[20]~580_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~581 .lut_mask = 16'hF300;
defparam \my_regfile|start4[0].trb1|out[20]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[20].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[20].dff1|q~feeder_combout  = \my_processor|mux32_8|start[20].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[20].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[20].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[24].reg32_2|start[20].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N13
dffeas \my_regfile|start2[24].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[20].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N19
dffeas \my_regfile|start2[25].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~578 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~578_combout  = (\my_regfile|decoder2|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[24].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~578 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[20]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N7
dffeas \my_regfile|start2[5].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N17
dffeas \my_regfile|start2[4].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~582 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~582_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & ((\my_regfile|start2[5].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~582 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[20]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N19
dffeas \my_regfile|start2[28].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N9
dffeas \my_regfile|start2[26].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~579 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~579_combout  = (\my_regfile|decoder2|d7|d1|and4~combout  & (\my_regfile|start2[28].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and4~combout  & (((\my_regfile|start2[26].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~579 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[20]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~583 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~583_combout  = (\my_regfile|start4[0].trb1|out[20]~581_combout  & (\my_regfile|start4[0].trb1|out[20]~578_combout  & (\my_regfile|start4[0].trb1|out[20]~582_combout  & \my_regfile|start4[0].trb1|out[20]~579_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[20]~581_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~578_combout ),
	.datac(\my_regfile|start4[0].trb1|out[20]~582_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~579_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~583 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[20]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N1
dffeas \my_regfile|start2[17].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y24_N15
dffeas \my_regfile|start2[16].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~575 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~575_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and4~0_combout  & ((\my_regfile|start2[17].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~575 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[20]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N21
dffeas \my_regfile|start2[8].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N23
dffeas \my_regfile|start2[9].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~573 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~573_combout  = (\my_regfile|decoder2|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and4~0_combout  & (((\my_regfile|start2[9].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[20].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~573 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[20]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N9
dffeas \my_regfile|start2[18].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N24
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[20].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[20].dff1|q~feeder_combout  = \my_processor|mux32_8|start[20].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[20].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[20].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[20].reg32_2|start[20].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N25
dffeas \my_regfile|start2[20].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[20].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~576 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~576_combout  = (\my_regfile|decoder2|d6|d1|and4~combout  & (\my_regfile|start2[20].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and4~combout  & (((\my_regfile|start2[18].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start2[20].reg32_2|start[20].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~576 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[20]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N25
dffeas \my_regfile|start2[12].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N6
cycloneive_lcell_comb \my_regfile|start2[10].reg32_2|start[20].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[10].reg32_2|start[20].dff1|q~feeder_combout  = \my_processor|mux32_8|start[20].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[10].reg32_2|start[20].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[20].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[10].reg32_2|start[20].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N7
dffeas \my_regfile|start2[10].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[10].reg32_2|start[20].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~574 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~574_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start2[10].reg32_2|start[20].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~574 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[20]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~577 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~577_combout  = (\my_regfile|start4[0].trb1|out[20]~575_combout  & (\my_regfile|start4[0].trb1|out[20]~573_combout  & (\my_regfile|start4[0].trb1|out[20]~576_combout  & \my_regfile|start4[0].trb1|out[20]~574_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[20]~575_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~573_combout ),
	.datac(\my_regfile|start4[0].trb1|out[20]~576_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~574_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~577 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[20]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N31
dffeas \my_regfile|start2[3].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~591 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~591_combout  = (\my_regfile|start2[3].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder2|d4|d2|and1~0_combout  & ((\my_regfile|start2[31].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~591 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[20]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N27
dffeas \my_regfile|start2[22].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N9
dffeas \my_regfile|start2[23].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~589 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~589_combout  = (\my_regfile|decoder2|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and2~0_combout  & (((\my_regfile|start2[23].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start2[23].reg32_2|start[20].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~589 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[20]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N4
cycloneive_lcell_comb \my_regfile|start2[30].reg32_2|start[20].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[30].reg32_2|start[20].dff1|q~feeder_combout  = \my_processor|mux32_8|start[20].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[30].reg32_2|start[20].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[20].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[30].reg32_2|start[20].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N5
dffeas \my_regfile|start2[30].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[30].reg32_2|start[20].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N6
cycloneive_lcell_comb \my_regfile|start4[30].trb1|out[20]~0 (
// Equation(s):
// \my_regfile|start4[30].trb1|out[20]~0_combout  = (\my_regfile|start2[30].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start2[30].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[30].trb1|out[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[30].trb1|out[20]~0 .lut_mask = 16'hF0FF;
defparam \my_regfile|start4[30].trb1|out[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N7
dffeas \my_regfile|start2[29].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N9
dffeas \my_regfile|start2[27].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~590 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~590_combout  = (\my_regfile|start2[29].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[29].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and3~0_combout  & ((\my_regfile|start2[27].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~590 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[20]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~592 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~592_combout  = (\my_regfile|start4[0].trb1|out[20]~591_combout  & (\my_regfile|start4[0].trb1|out[20]~589_combout  & (\my_regfile|start4[30].trb1|out[20]~0_combout  & \my_regfile|start4[0].trb1|out[20]~590_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[20]~591_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~589_combout ),
	.datac(\my_regfile|start4[30].trb1|out[20]~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~590_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~592 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[20]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[20]~593 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[20]~593_combout  = (\my_regfile|start4[0].trb1|out[20]~588_combout  & (\my_regfile|start4[0].trb1|out[20]~583_combout  & (\my_regfile|start4[0].trb1|out[20]~577_combout  & \my_regfile|start4[0].trb1|out[20]~592_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[20]~588_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~583_combout ),
	.datac(\my_regfile|start4[0].trb1|out[20]~577_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~592_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[20]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[20]~593 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[20]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \my_regfile|start2[31].reg32_2|start[19].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[31].reg32_2|start[19].dff1|q~feeder_combout  = \my_processor|mux32_8|start[19].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[31].reg32_2|start[19].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[19].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[31].reg32_2|start[19].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \my_regfile|start2[31].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[31].reg32_2|start[19].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N11
dffeas \my_regfile|start2[4].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y24_N7
dffeas \my_regfile|start2[3].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~440 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~440_combout  = (\my_regfile|start2[4].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))) # 
// (!\my_regfile|start2[4].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~440 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[19]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N9
dffeas \my_regfile|start2[9].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~438 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~438_combout  = (\my_regfile|start2[25].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~438 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[19]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N5
dffeas \my_regfile|start2[1].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N31
dffeas \my_regfile|start2[2].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~439 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~439_combout  = (\my_regfile|decoder3|d4|d2|and2~5_combout  & (\my_regfile|start2[2].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datab(\my_regfile|start2[1].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[2].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~439 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[19]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N9
dffeas \my_regfile|start2[8].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N29
dffeas \my_regfile|start2[7].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~442 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~442_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~442 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[19]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N7
dffeas \my_regfile|start2[11].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N1
dffeas \my_regfile|start2[10].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~443 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~443_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and1~4_combout  & (((\my_regfile|start2[10].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~443 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[19]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N5
dffeas \my_regfile|start2[6].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N11
dffeas \my_regfile|start2[5].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~441 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~441_combout  = (\my_regfile|start2[6].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~441 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[19]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N16
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[19].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[19].dff1|q~feeder_combout  = \my_processor|mux32_8|start[19].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[19].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[19].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[19].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N17
dffeas \my_regfile|start2[12].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[19].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N5
dffeas \my_regfile|start2[13].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~444 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~444_combout  = (\my_regfile|start2[12].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~444 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[19]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~445 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~445_combout  = (\my_regfile|start5[0].trb2|out[19]~442_combout  & (\my_regfile|start5[0].trb2|out[19]~443_combout  & (\my_regfile|start5[0].trb2|out[19]~441_combout  & \my_regfile|start5[0].trb2|out[19]~444_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[19]~442_combout ),
	.datab(\my_regfile|start5[0].trb2|out[19]~443_combout ),
	.datac(\my_regfile|start5[0].trb2|out[19]~441_combout ),
	.datad(\my_regfile|start5[0].trb2|out[19]~444_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~445 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[19]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~446 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~446_combout  = (\my_regfile|start5[0].trb2|out[19]~440_combout  & (\my_regfile|start5[0].trb2|out[19]~438_combout  & (\my_regfile|start5[0].trb2|out[19]~439_combout  & \my_regfile|start5[0].trb2|out[19]~445_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[19]~440_combout ),
	.datab(\my_regfile|start5[0].trb2|out[19]~438_combout ),
	.datac(\my_regfile|start5[0].trb2|out[19]~439_combout ),
	.datad(\my_regfile|start5[0].trb2|out[19]~445_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~446 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[19]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N11
dffeas \my_regfile|start2[18].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder_combout  = \my_processor|mux32_8|start[19].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N3
dffeas \my_regfile|start2[19].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[19].reg32_2|start[19].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~450 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~450_combout  = (\my_regfile|start2[18].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~450 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[19]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N2
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder_combout  = \my_processor|mux32_8|start[19].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N3
dffeas \my_regfile|start2[20].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[19].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N5
dffeas \my_regfile|start2[21].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~451 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~451_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~451 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[19]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N13
dffeas \my_regfile|start2[23].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N31
dffeas \my_regfile|start2[22].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~452 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~452_combout  = (\my_regfile|start2[23].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~4_combout  & ((\my_regfile|start2[22].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|start2[22].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datad(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~452 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[19]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N1
dffeas \my_regfile|start2[26].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N2
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[19].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[19].dff1|q~feeder_combout  = \my_processor|mux32_8|start[19].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[19].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[19].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[24].reg32_2|start[19].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y24_N3
dffeas \my_regfile|start2[24].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[19].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~453 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~453_combout  = (\my_regfile|start2[26].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[26].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and2~4_combout  & ((\my_regfile|start2[24].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~453 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[19]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N27
dffeas \my_regfile|start2[30].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N0
cycloneive_lcell_comb \my_regfile|start2[29].reg32_2|start[19].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[29].reg32_2|start[19].dff1|q~feeder_combout  = \my_processor|mux32_8|start[19].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[29].reg32_2|start[19].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[19].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[29].reg32_2|start[19].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N1
dffeas \my_regfile|start2[29].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[29].reg32_2|start[19].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~455 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~455_combout  = (\my_regfile|start2[30].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|start2[29].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~455 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[19]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneive_lcell_comb \my_regfile|start2[28].reg32_2|start[19].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[28].reg32_2|start[19].dff1|q~feeder_combout  = \my_processor|mux32_8|start[19].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[28].reg32_2|start[19].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[19].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[28].reg32_2|start[19].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N31
dffeas \my_regfile|start2[28].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[28].reg32_2|start[19].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N3
dffeas \my_regfile|start2[27].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~454 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~454_combout  = (\my_regfile|start2[28].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[28].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|start2[27].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~454 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[19]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~456 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~456_combout  = (\my_regfile|start5[0].trb2|out[19]~452_combout  & (\my_regfile|start5[0].trb2|out[19]~453_combout  & (\my_regfile|start5[0].trb2|out[19]~455_combout  & \my_regfile|start5[0].trb2|out[19]~454_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[19]~452_combout ),
	.datab(\my_regfile|start5[0].trb2|out[19]~453_combout ),
	.datac(\my_regfile|start5[0].trb2|out[19]~455_combout ),
	.datad(\my_regfile|start5[0].trb2|out[19]~454_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~456 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[19]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N23
dffeas \my_regfile|start2[16].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~448 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~448_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~448 .lut_mask = 16'hB3FF;
defparam \my_regfile|start5[0].trb2|out[19]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N21
dffeas \my_regfile|start2[17].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N9
dffeas \my_regfile|start2[14].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N31
dffeas \my_regfile|start2[15].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~447 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~447_combout  = (\my_regfile|start2[14].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~447 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[19]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~449 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~449_combout  = (\my_regfile|start5[0].trb2|out[19]~448_combout  & (\my_regfile|start5[0].trb2|out[19]~447_combout  & ((\my_regfile|start2[17].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[19]~448_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[19]~447_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~449 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[19]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~457 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~457_combout  = (\my_regfile|start5[0].trb2|out[19]~450_combout  & (\my_regfile|start5[0].trb2|out[19]~451_combout  & (\my_regfile|start5[0].trb2|out[19]~456_combout  & \my_regfile|start5[0].trb2|out[19]~449_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[19]~450_combout ),
	.datab(\my_regfile|start5[0].trb2|out[19]~451_combout ),
	.datac(\my_regfile|start5[0].trb2|out[19]~456_combout ),
	.datad(\my_regfile|start5[0].trb2|out[19]~449_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~457 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[19]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~458 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~458_combout  = (\my_regfile|start5[0].trb2|out[19]~446_combout  & (\my_regfile|start5[0].trb2|out[19]~457_combout  & ((\my_regfile|start2[31].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[19]~446_combout ),
	.datad(\my_regfile|start5[0].trb2|out[19]~457_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~458 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[19]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \my_processor|mux32_1|start[19].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[19].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[19]~458_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[19]~458_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[19].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[19].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[19].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \my_processor|alu_1|Add0~36 (
// Equation(s):
// \my_processor|alu_1|Add0~36_combout  = ((\my_regfile|start4[0].trb1|out[18]~678_combout  $ (\my_processor|mux32_1|start[18].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~35 )))) # (GND)
// \my_processor|alu_1|Add0~37  = CARRY((\my_regfile|start4[0].trb1|out[18]~678_combout  & ((\my_processor|mux32_1|start[18].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~35 ))) # (!\my_regfile|start4[0].trb1|out[18]~678_combout  & 
// (\my_processor|mux32_1|start[18].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~35 )))

	.dataa(\my_regfile|start4[0].trb1|out[18]~678_combout ),
	.datab(\my_processor|mux32_1|start[18].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~35 ),
	.combout(\my_processor|alu_1|Add0~36_combout ),
	.cout(\my_processor|alu_1|Add0~37 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~36 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \my_processor|alu_1|Add0~38 (
// Equation(s):
// \my_processor|alu_1|Add0~38_combout  = (\my_regfile|start4[0].trb1|out[19]~614_combout  & ((\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & (\my_processor|alu_1|Add0~37  & VCC)) # (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add0~37 )))) # (!\my_regfile|start4[0].trb1|out[19]~614_combout  & ((\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add0~37 )) # (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Add0~37 ) # (GND)))))
// \my_processor|alu_1|Add0~39  = CARRY((\my_regfile|start4[0].trb1|out[19]~614_combout  & (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~37 )) # (!\my_regfile|start4[0].trb1|out[19]~614_combout  & 
// ((!\my_processor|alu_1|Add0~37 ) # (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[19]~614_combout ),
	.datab(\my_processor|mux32_1|start[19].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~37 ),
	.combout(\my_processor|alu_1|Add0~38_combout ),
	.cout(\my_processor|alu_1|Add0~39 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~38 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[18]~762 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[18]~762_combout  = (\my_regfile|start5[0].trb2|out[18]~437_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[18]~437_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[18]~762_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[18]~762 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[18]~762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[19]~763 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[19]~763_combout  = (\my_regfile|start5[0].trb2|out[19]~458_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[19]~458_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[19]~763_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[19]~763 .lut_mask = 16'hCCFF;
defparam \my_regfile|start5[0].trb2|out[19]~763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[19]~763_combout ,\my_regfile|start5[0].trb2|out[18]~762_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \my_processor|alu_1|Add1~32 (
// Equation(s):
// \my_processor|alu_1|Add1~32_combout  = ((\my_regfile|start4[0].trb1|out[16]~677_combout  $ (\my_processor|mux32_1|start[16].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~31 )))) # (GND)
// \my_processor|alu_1|Add1~33  = CARRY((\my_regfile|start4[0].trb1|out[16]~677_combout  & ((!\my_processor|alu_1|Add1~31 ) # (!\my_processor|mux32_1|start[16].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[16]~677_combout  & 
// (!\my_processor|mux32_1|start[16].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~31 )))

	.dataa(\my_regfile|start4[0].trb1|out[16]~677_combout ),
	.datab(\my_processor|mux32_1|start[16].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~31 ),
	.combout(\my_processor|alu_1|Add1~32_combout ),
	.cout(\my_processor|alu_1|Add1~33 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~32 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \my_processor|alu_1|Add1~34 (
// Equation(s):
// \my_processor|alu_1|Add1~34_combout  = (\my_regfile|start4[0].trb1|out[17]~635_combout  & ((\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~33 )) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~33  & VCC)))) # (!\my_regfile|start4[0].trb1|out[17]~635_combout  & ((\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~33 ) # (GND))) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~33 ))))
// \my_processor|alu_1|Add1~35  = CARRY((\my_regfile|start4[0].trb1|out[17]~635_combout  & (\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~33 )) # (!\my_regfile|start4[0].trb1|out[17]~635_combout  & 
// ((\my_processor|mux32_1|start[17].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~33 ))))

	.dataa(\my_regfile|start4[0].trb1|out[17]~635_combout ),
	.datab(\my_processor|mux32_1|start[17].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~33 ),
	.combout(\my_processor|alu_1|Add1~34_combout ),
	.cout(\my_processor|alu_1|Add1~35 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~34 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \my_processor|alu_1|Add1~36 (
// Equation(s):
// \my_processor|alu_1|Add1~36_combout  = ((\my_regfile|start4[0].trb1|out[18]~678_combout  $ (\my_processor|mux32_1|start[18].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~35 )))) # (GND)
// \my_processor|alu_1|Add1~37  = CARRY((\my_regfile|start4[0].trb1|out[18]~678_combout  & ((!\my_processor|alu_1|Add1~35 ) # (!\my_processor|mux32_1|start[18].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[18]~678_combout  & 
// (!\my_processor|mux32_1|start[18].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~35 )))

	.dataa(\my_regfile|start4[0].trb1|out[18]~678_combout ),
	.datab(\my_processor|mux32_1|start[18].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~35 ),
	.combout(\my_processor|alu_1|Add1~36_combout ),
	.cout(\my_processor|alu_1|Add1~37 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~36 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \my_processor|alu_1|Add1~38 (
// Equation(s):
// \my_processor|alu_1|Add1~38_combout  = (\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[19]~614_combout  & (!\my_processor|alu_1|Add1~37 )) # (!\my_regfile|start4[0].trb1|out[19]~614_combout  & 
// ((\my_processor|alu_1|Add1~37 ) # (GND))))) # (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[19]~614_combout  & (\my_processor|alu_1|Add1~37  & VCC)) # (!\my_regfile|start4[0].trb1|out[19]~614_combout  & 
// (!\my_processor|alu_1|Add1~37 ))))
// \my_processor|alu_1|Add1~39  = CARRY((\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & ((!\my_processor|alu_1|Add1~37 ) # (!\my_regfile|start4[0].trb1|out[19]~614_combout ))) # (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & 
// (!\my_regfile|start4[0].trb1|out[19]~614_combout  & !\my_processor|alu_1|Add1~37 )))

	.dataa(\my_processor|mux32_1|start[19].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~614_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~37 ),
	.combout(\my_processor|alu_1|Add1~38_combout ),
	.cout(\my_processor|alu_1|Add1~39 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~38 .lut_mask = 16'h692B;
defparam \my_processor|alu_1|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[19].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[19].mux0|or_1~4_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[19].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[19].mux0|or_1~4 .lut_mask = 16'hF3F0;
defparam \my_processor|mux32_8|start[19].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~20 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|start4[0].trb1|out[4]~172_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[6]~128_combout  & (\my_regfile|start4[0].trb1|out[6]~118_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[6]~128_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[6]~118_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~172_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~20 .lut_mask = 16'hEC20;
defparam \my_processor|alu_1|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~102 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~102_combout  = (\my_regfile|decoder2|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and2~0_combout  & (((\my_regfile|start2[23].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~102 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[7]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~103 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~103_combout  = (\my_regfile|start2[27].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[27].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and1~0_combout  & ((\my_regfile|start2[29].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~103 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[7]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~98 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~98_combout  = (\my_regfile|start2[13].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[13].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~0_combout  & ((\my_regfile|start2[11].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~98 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[7]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~100 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~100_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[7].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~100 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[7]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~97 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~97_combout  = (\my_regfile|decoder2|d4|d1|and1~0_combout  & (\my_regfile|start2[7].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~0_combout  & ((\my_regfile|start2[6].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~97 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[7]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~99 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~99_combout  = (\my_regfile|decoder2|d5|d1|and1~0_combout  & (\my_regfile|start2[15].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and1~0_combout  & (((\my_regfile|start2[14].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start2[15].reg32_2|start[7].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~99 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[7]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~101 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~101_combout  = (\my_regfile|start4[0].trb1|out[7]~98_combout  & (\my_regfile|start4[0].trb1|out[7]~100_combout  & (\my_regfile|start4[0].trb1|out[7]~97_combout  & \my_regfile|start4[0].trb1|out[7]~99_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[7]~98_combout ),
	.datab(\my_regfile|start4[0].trb1|out[7]~100_combout ),
	.datac(\my_regfile|start4[0].trb1|out[7]~97_combout ),
	.datad(\my_regfile|start4[0].trb1|out[7]~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~101 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[7]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~104 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~104_combout  = (\my_regfile|start2[31].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~0_combout  & ((\my_regfile|start2[3].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~104 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[7]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~105 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~105_combout  = (\my_regfile|start4[0].trb1|out[7]~104_combout  & ((\my_regfile|start2[30].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout )))

	.dataa(\my_regfile|start2[30].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|start4[0].trb1|out[7]~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~105 .lut_mask = 16'hBB00;
defparam \my_regfile|start4[0].trb1|out[7]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~106 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~106_combout  = (\my_regfile|start4[0].trb1|out[7]~102_combout  & (\my_regfile|start4[0].trb1|out[7]~103_combout  & (\my_regfile|start4[0].trb1|out[7]~101_combout  & \my_regfile|start4[0].trb1|out[7]~105_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[7]~102_combout ),
	.datab(\my_regfile|start4[0].trb1|out[7]~103_combout ),
	.datac(\my_regfile|start4[0].trb1|out[7]~101_combout ),
	.datad(\my_regfile|start4[0].trb1|out[7]~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~106 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[7]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~24 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|start4[0].trb1|out[5]~150_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[7]~106_combout  & (\my_regfile|start4[0].trb1|out[7]~96_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[7]~106_combout ),
	.datab(\my_regfile|start4[0].trb1|out[7]~96_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|start4[0].trb1|out[5]~150_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~24 .lut_mask = 16'hF808;
defparam \my_processor|alu_1|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~25 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~24_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~20_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~25 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~39 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[9]~298_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[11]~277_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[11]~277_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~298_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~39 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~35 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[8]~340_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[10]~319_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[8]~340_combout ),
	.datad(\my_regfile|start4[0].trb1|out[10]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~35 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~40 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~35_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~39_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~39_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~40 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~41 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~40_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftLeft0~25_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~41 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_1|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
cycloneive_lcell_comb \my_processor|mux32_8|start[19].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[19].mux0|or_1~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((!\my_processor|or_3~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [2]) # (!\my_processor|or_1~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|or_1~0_combout ),
	.datac(\my_processor|or_3~2_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[19].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[19].mux0|or_1~3 .lut_mask = 16'hFF0B;
defparam \my_processor|mux32_8|start[19].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N22
cycloneive_lcell_comb \my_processor|alu_1|Selector29~1 (
// Equation(s):
// \my_processor|alu_1|Selector29~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # (\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~1 .lut_mask = 16'hFFAA;
defparam \my_processor|alu_1|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~9 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~9_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[2]~85_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[3]~64_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[2]~85_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~9 .lut_mask = 16'h5140;
defparam \my_processor|alu_1|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~5 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_regfile|start4[0].trb1|out[0]~20_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_regfile|start4[0].trb1|out[1]~41_combout  & (\my_regfile|start4[0].trb1|out[1]~31_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[1]~41_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[1]~31_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~5 .lut_mask = 16'hEC20;
defparam \my_processor|alu_1|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~10 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~10_combout  = (!\my_processor|alu_1|Selector29~1_combout  & ((\my_processor|alu_1|ShiftLeft0~9_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu_1|ShiftLeft0~5_combout ))))

	.dataa(\my_processor|alu_1|Selector29~1_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~9_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|alu_1|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~10 .lut_mask = 16'h5444;
defparam \my_processor|alu_1|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~52 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[12]~256_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[14]~235_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[12]~256_combout ),
	.datad(\my_regfile|start4[0].trb1|out[14]~235_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~52 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~57 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[13]~214_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[15]~193_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[15]~193_combout ),
	.datad(\my_regfile|start4[0].trb1|out[13]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~57 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~58 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~57_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~52_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~58 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~70 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[17]~635_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[19]~614_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[19]~614_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~635_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~70 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~67 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|start4[0].trb1|out[16]~677_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[18]~646_combout  & (\my_regfile|start4[0].trb1|out[18]~656_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[18]~646_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[18]~656_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~677_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~67 .lut_mask = 16'hEC20;
defparam \my_processor|alu_1|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~71 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~67_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~70_combout ))

	.dataa(\my_processor|alu_1|ShiftLeft0~70_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|alu_1|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~71 .lut_mask = 16'hFA0A;
defparam \my_processor|alu_1|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~72 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~58_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~71_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~58_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~72 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneive_lcell_comb \my_processor|mux32_8|start[19].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[19].mux0|or_1~5_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & ((\my_processor|mux32_8|start[19].mux0|or_1~4_combout ) # ((\my_processor|alu_1|ShiftLeft0~10_combout )))) # 
// (!\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & (!\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & ((\my_processor|alu_1|ShiftLeft0~72_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~3_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~4_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~10_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[19].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[19].mux0|or_1~5 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_8|start[19].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N29
dffeas \my_regfile|start2[14].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N17
dffeas \my_regfile|start2[15].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~657 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~657_combout  = (\my_regfile|decoder3|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~5_combout  & ((\my_regfile|start2[14].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~657 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[29]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N27
dffeas \my_regfile|start2[17].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N29
dffeas \my_regfile|start2[16].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~658 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~658_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~658 .lut_mask = 16'hB3FF;
defparam \my_regfile|start5[0].trb2|out[29]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~659 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~659_combout  = (\my_regfile|start5[0].trb2|out[29]~657_combout  & (\my_regfile|start5[0].trb2|out[29]~658_combout  & ((\my_regfile|start2[17].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[29]~657_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[29]~658_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~659 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[29]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N6
cycloneive_lcell_comb \my_regfile|start2[21].reg32_2|start[29].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[21].reg32_2|start[29].dff1|q~feeder_combout  = \my_processor|mux32_8|start[29].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[21].reg32_2|start[29].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[29].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[21].reg32_2|start[29].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N7
dffeas \my_regfile|start2[21].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[21].reg32_2|start[29].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N20
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[29].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[29].dff1|q~feeder_combout  = \my_processor|mux32_8|start[29].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[29].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[29].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[20].reg32_2|start[29].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N21
dffeas \my_regfile|start2[20].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[29].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~661 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~661_combout  = (\my_regfile|start2[21].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[21].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[20].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|start2[20].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~661 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[29]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N19
dffeas \my_regfile|start2[19].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N23
dffeas \my_regfile|start2[18].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~660 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~660_combout  = (\my_regfile|decoder3|d6|d2|and1~5_combout  & (\my_regfile|start2[19].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and1~5_combout  & (((\my_regfile|start2[18].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~660 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[29]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N27
dffeas \my_regfile|start2[30].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N31
dffeas \my_regfile|start2[29].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~665 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~665_combout  = (\my_regfile|start2[30].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~665 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[29]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N27
dffeas \my_regfile|start2[23].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N9
dffeas \my_regfile|start2[22].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~662 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~662_combout  = (\my_regfile|start2[23].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~4_combout  & ((\my_regfile|start2[22].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~662 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[29]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N31
dffeas \my_regfile|start2[26].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N18
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[29].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[29].dff1|q~feeder_combout  = \my_processor|mux32_8|start[29].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[29].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[29].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[24].reg32_2|start[29].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N19
dffeas \my_regfile|start2[24].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[29].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~663 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~663_combout  = (\my_regfile|start2[26].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[26].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and2~4_combout  & ((\my_regfile|start2[24].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datad(\my_regfile|start2[24].reg32_2|start[29].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~663 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[29]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N25
dffeas \my_regfile|start2[27].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N29
dffeas \my_regfile|start2[28].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~664 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~664_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~664 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[29]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~666 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~666_combout  = (\my_regfile|start5[0].trb2|out[29]~665_combout  & (\my_regfile|start5[0].trb2|out[29]~662_combout  & (\my_regfile|start5[0].trb2|out[29]~663_combout  & \my_regfile|start5[0].trb2|out[29]~664_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[29]~665_combout ),
	.datab(\my_regfile|start5[0].trb2|out[29]~662_combout ),
	.datac(\my_regfile|start5[0].trb2|out[29]~663_combout ),
	.datad(\my_regfile|start5[0].trb2|out[29]~664_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~666 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[29]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~667 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~667_combout  = (\my_regfile|start5[0].trb2|out[29]~659_combout  & (\my_regfile|start5[0].trb2|out[29]~661_combout  & (\my_regfile|start5[0].trb2|out[29]~660_combout  & \my_regfile|start5[0].trb2|out[29]~666_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[29]~659_combout ),
	.datab(\my_regfile|start5[0].trb2|out[29]~661_combout ),
	.datac(\my_regfile|start5[0].trb2|out[29]~660_combout ),
	.datad(\my_regfile|start5[0].trb2|out[29]~666_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~667 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[29]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N29
dffeas \my_regfile|start2[31].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N29
dffeas \my_regfile|start2[25].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N9
dffeas \my_regfile|start2[9].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~648 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~648_combout  = (\my_regfile|decoder3|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and3~0_combout  & (((\my_regfile|start2[9].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~648 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[29]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N31
dffeas \my_regfile|start2[4].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~650 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~650_combout  = (\my_regfile|start2[4].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))) # 
// (!\my_regfile|start2[4].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~650 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[29]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y23_N1
dffeas \my_regfile|start2[1].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y23_N19
dffeas \my_regfile|start2[2].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~649 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~649_combout  = (\my_regfile|start2[1].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[2].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~5_combout ))) # 
// (!\my_regfile|start2[1].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and3~5_combout  & ((\my_regfile|start2[2].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datad(\my_regfile|start2[2].reg32_2|start[29].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~649 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[29]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
cycloneive_lcell_comb \my_regfile|start2[7].reg32_2|start[29].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[7].reg32_2|start[29].dff1|q~feeder_combout  = \my_processor|mux32_8|start[29].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[7].reg32_2|start[29].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[29].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[7].reg32_2|start[29].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N25
dffeas \my_regfile|start2[7].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[7].reg32_2|start[29].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N19
dffeas \my_regfile|start2[8].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~652 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~652_combout  = (\my_regfile|decoder3|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~652 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[29]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N6
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[29].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[29].dff1|q~feeder_combout  = \my_processor|mux32_8|start[29].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[29].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[29].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[29].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N7
dffeas \my_regfile|start2[12].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[29].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N15
dffeas \my_regfile|start2[13].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~654 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~654_combout  = (\my_regfile|decoder3|d5|d1|and3~0_combout  & (\my_regfile|start2[13].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~0_combout  & ((\my_regfile|start2[12].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~654 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[29]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N28
cycloneive_lcell_comb \my_regfile|start2[10].reg32_2|start[29].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[10].reg32_2|start[29].dff1|q~feeder_combout  = \my_processor|mux32_8|start[29].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[10].reg32_2|start[29].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[29].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[10].reg32_2|start[29].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N29
dffeas \my_regfile|start2[10].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[10].reg32_2|start[29].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N21
dffeas \my_regfile|start2[11].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~653 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~653_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~653 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[29]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[29].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[29].dff1|q~feeder_combout  = \my_processor|mux32_8|start[29].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[29].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[29].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[6].reg32_2|start[29].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N31
dffeas \my_regfile|start2[6].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[29].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N21
dffeas \my_regfile|start2[5].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~651 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~651_combout  = (\my_regfile|start2[6].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~651 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[29]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~655 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~655_combout  = (\my_regfile|start5[0].trb2|out[29]~652_combout  & (\my_regfile|start5[0].trb2|out[29]~654_combout  & (\my_regfile|start5[0].trb2|out[29]~653_combout  & \my_regfile|start5[0].trb2|out[29]~651_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[29]~652_combout ),
	.datab(\my_regfile|start5[0].trb2|out[29]~654_combout ),
	.datac(\my_regfile|start5[0].trb2|out[29]~653_combout ),
	.datad(\my_regfile|start5[0].trb2|out[29]~651_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~655 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[29]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~656 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~656_combout  = (\my_regfile|start5[0].trb2|out[29]~648_combout  & (\my_regfile|start5[0].trb2|out[29]~650_combout  & (\my_regfile|start5[0].trb2|out[29]~649_combout  & \my_regfile|start5[0].trb2|out[29]~655_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[29]~648_combout ),
	.datab(\my_regfile|start5[0].trb2|out[29]~650_combout ),
	.datac(\my_regfile|start5[0].trb2|out[29]~649_combout ),
	.datad(\my_regfile|start5[0].trb2|out[29]~655_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~656 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[29]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~668 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~668_combout  = (\my_regfile|start5[0].trb2|out[29]~667_combout  & (\my_regfile|start5[0].trb2|out[29]~656_combout  & ((\my_regfile|start2[31].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[29]~667_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[29]~656_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~668 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[29]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[29]~773 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[29]~773_combout  = (\my_regfile|start5[0].trb2|out[29]~668_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[29]~668_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[29]~773_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[29]~773 .lut_mask = 16'hF0FF;
defparam \my_regfile|start5[0].trb2|out[29]~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N3
dffeas \my_regfile|start2[9].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N13
dffeas \my_regfile|start2[8].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~490 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~490_combout  = (\my_regfile|start2[9].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[9].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~0_combout  & ((\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~490 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[28]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N22
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[28].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[28].dff1|q~feeder_combout  = \my_processor|mux32_8|start[28].mux0|or_1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[28].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[28].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[28].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N23
dffeas \my_regfile|start2[12].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[28].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N24
cycloneive_lcell_comb \my_regfile|start2[10].reg32_2|start[28].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[10].reg32_2|start[28].dff1|q~feeder_combout  = \my_processor|mux32_8|start[28].mux0|or_1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[10].reg32_2|start[28].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[28].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[10].reg32_2|start[28].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N25
dffeas \my_regfile|start2[10].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[10].reg32_2|start[28].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~491 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~491_combout  = (\my_regfile|start2[12].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~combout  & ((\my_regfile|start2[10].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|start2[10].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~491 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[28]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N17
dffeas \my_regfile|start2[17].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y24_N3
dffeas \my_regfile|start2[16].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~492 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~492_combout  = (\my_regfile|decoder2|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~0_combout  & (((\my_regfile|start2[16].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~492 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[28]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N13
dffeas \my_regfile|start2[18].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[28].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[28].dff1|q~feeder_combout  = \my_processor|mux32_8|start[28].mux0|or_1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[28].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[28].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[20].reg32_2|start[28].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N17
dffeas \my_regfile|start2[20].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[28].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~493 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~493_combout  = (\my_regfile|decoder2|d6|d1|and4~combout  & (\my_regfile|start2[20].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and4~combout  & (((\my_regfile|start2[18].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start2[20].reg32_2|start[28].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~493 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[28]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~494 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~494_combout  = (\my_regfile|start4[0].trb1|out[28]~490_combout  & (\my_regfile|start4[0].trb1|out[28]~491_combout  & (\my_regfile|start4[0].trb1|out[28]~492_combout  & \my_regfile|start4[0].trb1|out[28]~493_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[28]~490_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~491_combout ),
	.datac(\my_regfile|start4[0].trb1|out[28]~492_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~493_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~494 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[28]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N27
dffeas \my_regfile|start2[26].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N17
dffeas \my_regfile|start2[28].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~496 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~496_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[28].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start2[28].reg32_2|start[28].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~496 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[28]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N14
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[28].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[28].dff1|q~feeder_combout  = \my_processor|mux32_8|start[28].mux0|or_1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[28].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[28].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[24].reg32_2|start[28].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N15
dffeas \my_regfile|start2[24].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[28].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N21
dffeas \my_regfile|start2[25].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~495 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~495_combout  = (\my_regfile|start2[24].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[25].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~0_combout  & ((\my_regfile|start2[25].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~495 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[28]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N25
dffeas \my_regfile|start2[1].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~497 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~497_combout  = (\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[28].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_regfile|decoder2|d4|and6~3_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[28].dff1|q~q ),
	.datad(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~497 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[28]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N7
dffeas \my_regfile|start2[2].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N13
dffeas \my_regfile|start2[5].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N3
dffeas \my_regfile|start2[4].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~498 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~498_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & ((\my_regfile|start2[5].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~498 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[28]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~499 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~499_combout  = (\my_regfile|start4[0].trb1|out[28]~497_combout  & (\my_regfile|start4[0].trb1|out[28]~498_combout  & ((\my_regfile|start2[2].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~497_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[28]~498_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~499 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[28]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~500 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~500_combout  = (\my_regfile|start4[0].trb1|out[28]~494_combout  & (\my_regfile|start4[0].trb1|out[28]~496_combout  & (\my_regfile|start4[0].trb1|out[28]~495_combout  & \my_regfile|start4[0].trb1|out[28]~499_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[28]~494_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~496_combout ),
	.datac(\my_regfile|start4[0].trb1|out[28]~495_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~499_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~500 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[28]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N17
dffeas \my_regfile|start2[23].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N3
dffeas \my_regfile|start2[22].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~489 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~489_combout  = (\my_regfile|decoder2|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and2~0_combout  & (((\my_regfile|start2[23].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start2[22].reg32_2|start[28].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~489 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[28]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneive_lcell_comb \my_regfile|start2[3].reg32_2|start[28].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[3].reg32_2|start[28].dff1|q~feeder_combout  = \my_processor|mux32_8|start[28].mux0|or_1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[3].reg32_2|start[28].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[28].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[3].reg32_2|start[28].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N29
dffeas \my_regfile|start2[3].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[3].reg32_2|start[28].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~507 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~507_combout  = (\my_regfile|decoder2|d4|d2|and1~0_combout  & (\my_regfile|start2[3].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~0_combout  & (((\my_regfile|start2[31].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start2[3].reg32_2|start[28].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~507 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[28]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N21
dffeas \my_regfile|start2[30].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N30
cycloneive_lcell_comb \my_regfile|start2[27].reg32_2|start[28].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[27].reg32_2|start[28].dff1|q~feeder_combout  = \my_processor|mux32_8|start[28].mux0|or_1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[27].reg32_2|start[28].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[28].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[27].reg32_2|start[28].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N31
dffeas \my_regfile|start2[27].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[27].reg32_2|start[28].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N4
cycloneive_lcell_comb \my_regfile|start2[29].reg32_2|start[28].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[29].reg32_2|start[28].dff1|q~feeder_combout  = \my_processor|mux32_8|start[28].mux0|or_1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[29].reg32_2|start[28].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[28].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[29].reg32_2|start[28].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N5
dffeas \my_regfile|start2[29].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[29].reg32_2|start[28].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~506 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~506_combout  = (\my_regfile|start2[27].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[27].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and1~0_combout  & ((\my_regfile|start2[29].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|start2[29].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~506 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[28]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~508 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~508_combout  = (\my_regfile|start4[0].trb1|out[28]~507_combout  & (\my_regfile|start4[0].trb1|out[28]~506_combout  & ((\my_regfile|start2[30].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~507_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[28]~506_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~508 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[28]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N8
cycloneive_lcell_comb \my_regfile|start2[7].reg32_2|start[28].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[7].reg32_2|start[28].dff1|q~feeder_combout  = \my_processor|mux32_8|start[28].mux0|or_1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[7].reg32_2|start[28].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[28].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[7].reg32_2|start[28].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N9
dffeas \my_regfile|start2[7].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[7].reg32_2|start[28].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[28].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[28].dff1|q~feeder_combout  = \my_processor|mux32_8|start[28].mux0|or_1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[28].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[28].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[6].reg32_2|start[28].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y24_N9
dffeas \my_regfile|start2[6].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[28].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~501 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~501_combout  = (\my_regfile|decoder2|d4|d1|and1~0_combout  & (\my_regfile|start2[7].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~0_combout  & (((\my_regfile|start2[6].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and2~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start2[6].reg32_2|start[28].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~501 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[28]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N18
cycloneive_lcell_comb \my_regfile|start2[21].reg32_2|start[28].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[21].reg32_2|start[28].dff1|q~feeder_combout  = \my_processor|mux32_8|start[28].mux0|or_1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[21].reg32_2|start[28].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[28].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[21].reg32_2|start[28].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N19
dffeas \my_regfile|start2[21].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[21].reg32_2|start[28].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N7
dffeas \my_regfile|start2[19].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~504 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~504_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~0_combout  & ((\my_regfile|start2[21].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~504 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[28]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y25_N3
dffeas \my_regfile|start2[15].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y25_N13
dffeas \my_regfile|start2[14].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~503 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~503_combout  = (\my_regfile|decoder2|d5|d1|and1~0_combout  & (\my_regfile|start2[15].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~0_combout  & (((\my_regfile|start2[14].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~503 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[28]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N19
dffeas \my_regfile|start2[13].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y30_N5
dffeas \my_regfile|start2[11].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~502 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~502_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & ((\my_regfile|start2[13].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~502 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[28]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~505 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~505_combout  = (\my_regfile|start4[0].trb1|out[28]~501_combout  & (\my_regfile|start4[0].trb1|out[28]~504_combout  & (\my_regfile|start4[0].trb1|out[28]~503_combout  & \my_regfile|start4[0].trb1|out[28]~502_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[28]~501_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~504_combout ),
	.datac(\my_regfile|start4[0].trb1|out[28]~503_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~502_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~505 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[28]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[28]~509 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[28]~509_combout  = (\my_regfile|start4[0].trb1|out[28]~500_combout  & (\my_regfile|start4[0].trb1|out[28]~489_combout  & (\my_regfile|start4[0].trb1|out[28]~508_combout  & \my_regfile|start4[0].trb1|out[28]~505_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[28]~500_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~489_combout ),
	.datac(\my_regfile|start4[0].trb1|out[28]~508_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~505_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[28]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[28]~509 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[28]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N20
cycloneive_lcell_comb \my_processor|mux32_1|start[28].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[28].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[28]~647_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[28]~647_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[28].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[28].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[28].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N19
dffeas \my_regfile|start2[2].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N1
dffeas \my_regfile|start2[1].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~607 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~607_combout  = (\my_regfile|decoder3|d4|d2|and2~5_combout  & (\my_regfile|start2[2].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and2~5_combout  & (((\my_regfile|start2[1].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[1].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~607 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[27]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N0
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[27].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[27].dff1|q~feeder_combout  = \my_processor|mux32_8|start[27].mux0|or_1~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[27].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[27].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[12].reg32_2|start[27].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N1
dffeas \my_regfile|start2[12].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[27].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N19
dffeas \my_regfile|start2[13].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~612 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~612_combout  = (\my_regfile|start2[12].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~612 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[27]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N3
dffeas \my_regfile|start2[6].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N9
dffeas \my_regfile|start2[5].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~609 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~609_combout  = (\my_regfile|start2[6].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~609 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[27]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N25
dffeas \my_regfile|start2[8].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N25
dffeas \my_regfile|start2[7].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~610 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~610_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~610 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[27]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N10
cycloneive_lcell_comb \my_regfile|start2[10].reg32_2|start[27].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[10].reg32_2|start[27].dff1|q~feeder_combout  = \my_processor|mux32_8|start[27].mux0|or_1~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[10].reg32_2|start[27].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[27].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[10].reg32_2|start[27].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y25_N11
dffeas \my_regfile|start2[10].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[10].reg32_2|start[27].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N29
dffeas \my_regfile|start2[11].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~611 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~611_combout  = (\my_regfile|start2[10].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and2~5_combout  & ((\my_regfile|start2[11].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|start2[11].reg32_2|start[27].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~611 .lut_mask = 16'hBB0B;
defparam \my_regfile|start5[0].trb2|out[27]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~613 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~613_combout  = (\my_regfile|start5[0].trb2|out[27]~612_combout  & (\my_regfile|start5[0].trb2|out[27]~609_combout  & (\my_regfile|start5[0].trb2|out[27]~610_combout  & \my_regfile|start5[0].trb2|out[27]~611_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[27]~612_combout ),
	.datab(\my_regfile|start5[0].trb2|out[27]~609_combout ),
	.datac(\my_regfile|start5[0].trb2|out[27]~610_combout ),
	.datad(\my_regfile|start5[0].trb2|out[27]~611_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~613 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[27]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y24_N1
dffeas \my_regfile|start2[25].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N31
dffeas \my_regfile|start2[9].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~606 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~606_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & ((\my_regfile|start2[25].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~606 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[27]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N17
dffeas \my_regfile|start2[3].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N29
dffeas \my_regfile|start2[4].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~608 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~608_combout  = (\my_regfile|start2[3].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~6_combout  & ((\my_regfile|start2[4].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|start2[4].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~608 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[27]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~614 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~614_combout  = (\my_regfile|start5[0].trb2|out[27]~607_combout  & (\my_regfile|start5[0].trb2|out[27]~613_combout  & (\my_regfile|start5[0].trb2|out[27]~606_combout  & \my_regfile|start5[0].trb2|out[27]~608_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[27]~607_combout ),
	.datab(\my_regfile|start5[0].trb2|out[27]~613_combout ),
	.datac(\my_regfile|start5[0].trb2|out[27]~606_combout ),
	.datad(\my_regfile|start5[0].trb2|out[27]~608_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~614 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[27]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N7
dffeas \my_regfile|start2[16].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~616 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~616_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~616 .lut_mask = 16'hB3FF;
defparam \my_regfile|start5[0].trb2|out[27]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y25_N21
dffeas \my_regfile|start2[14].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N1
dffeas \my_regfile|start2[15].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~615 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~615_combout  = (\my_regfile|decoder3|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~5_combout  & ((\my_regfile|start2[14].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~615 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[27]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N1
dffeas \my_regfile|start2[17].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~617 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~617_combout  = (\my_regfile|start5[0].trb2|out[27]~616_combout  & (\my_regfile|start5[0].trb2|out[27]~615_combout  & ((\my_regfile|start2[17].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[27]~616_combout ),
	.datab(\my_regfile|start5[0].trb2|out[27]~615_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~617 .lut_mask = 16'h8088;
defparam \my_regfile|start5[0].trb2|out[27]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N17
dffeas \my_regfile|start2[20].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N27
dffeas \my_regfile|start2[21].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~619 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~619_combout  = (\my_regfile|start2[20].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[20].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[21].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~619 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[27]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[27].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[27].dff1|q~feeder_combout  = \my_processor|mux32_8|start[27].mux0|or_1~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[27].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[27].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[18].reg32_2|start[27].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N7
dffeas \my_regfile|start2[18].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[27].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N1
dffeas \my_regfile|start2[19].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~618 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~618_combout  = (\my_regfile|decoder3|d6|d2|and2~4_combout  & (\my_regfile|start2[18].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and2~4_combout  & (((\my_regfile|start2[19].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and1~5_combout )))

	.dataa(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start2[19].reg32_2|start[27].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~618 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[27]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N4
cycloneive_lcell_comb \my_regfile|start2[30].reg32_2|start[27].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[30].reg32_2|start[27].dff1|q~feeder_combout  = \my_processor|mux32_8|start[27].mux0|or_1~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[30].reg32_2|start[27].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[27].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[30].reg32_2|start[27].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N5
dffeas \my_regfile|start2[30].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[30].reg32_2|start[27].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N9
dffeas \my_regfile|start2[29].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~623 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~623_combout  = (\my_regfile|start2[30].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|start2[29].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~623 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[27]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneive_lcell_comb \my_regfile|start2[28].reg32_2|start[27].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[28].reg32_2|start[27].dff1|q~feeder_combout  = \my_processor|mux32_8|start[27].mux0|or_1~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[28].reg32_2|start[27].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[27].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[28].reg32_2|start[27].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N29
dffeas \my_regfile|start2[28].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[28].reg32_2|start[27].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N3
dffeas \my_regfile|start2[27].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~622 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~622_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & (((\my_regfile|start2[27].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~622 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[27]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N17
dffeas \my_regfile|start2[23].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N30
cycloneive_lcell_comb \my_regfile|start2[22].reg32_2|start[27].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[22].reg32_2|start[27].dff1|q~feeder_combout  = \my_processor|mux32_8|start[27].mux0|or_1~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[22].reg32_2|start[27].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[27].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[22].reg32_2|start[27].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N31
dffeas \my_regfile|start2[22].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[22].reg32_2|start[27].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~620 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~620_combout  = (\my_regfile|decoder3|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and2~0_combout  & (((\my_regfile|start2[23].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout )))

	.dataa(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start2[22].reg32_2|start[27].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~620 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[27]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneive_lcell_comb \my_regfile|start2[26].reg32_2|start[27].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[26].reg32_2|start[27].dff1|q~feeder_combout  = \my_processor|mux32_8|start[27].mux0|or_1~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[26].reg32_2|start[27].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[27].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[26].reg32_2|start[27].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N23
dffeas \my_regfile|start2[26].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[26].reg32_2|start[27].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N10
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[27].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[27].dff1|q~feeder_combout  = \my_processor|mux32_8|start[27].mux0|or_1~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[27].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[27].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[24].reg32_2|start[27].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y24_N11
dffeas \my_regfile|start2[24].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[27].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~621 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~621_combout  = (\my_regfile|decoder3|d7|d2|and2~4_combout  & (\my_regfile|start2[26].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~4_combout  & (((\my_regfile|start2[24].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datad(\my_regfile|start2[24].reg32_2|start[27].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~621 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[27]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~624 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~624_combout  = (\my_regfile|start5[0].trb2|out[27]~623_combout  & (\my_regfile|start5[0].trb2|out[27]~622_combout  & (\my_regfile|start5[0].trb2|out[27]~620_combout  & \my_regfile|start5[0].trb2|out[27]~621_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[27]~623_combout ),
	.datab(\my_regfile|start5[0].trb2|out[27]~622_combout ),
	.datac(\my_regfile|start5[0].trb2|out[27]~620_combout ),
	.datad(\my_regfile|start5[0].trb2|out[27]~621_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~624 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[27]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~625 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~625_combout  = (\my_regfile|start5[0].trb2|out[27]~617_combout  & (\my_regfile|start5[0].trb2|out[27]~619_combout  & (\my_regfile|start5[0].trb2|out[27]~618_combout  & \my_regfile|start5[0].trb2|out[27]~624_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[27]~617_combout ),
	.datab(\my_regfile|start5[0].trb2|out[27]~619_combout ),
	.datac(\my_regfile|start5[0].trb2|out[27]~618_combout ),
	.datad(\my_regfile|start5[0].trb2|out[27]~624_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~625 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[27]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~626 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~626_combout  = (\my_regfile|start5[0].trb2|out[27]~614_combout  & (\my_regfile|start5[0].trb2|out[27]~625_combout  & ((\my_regfile|start2[31].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[27]~614_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[27]~625_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~626 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[27]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[27]~771 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[27]~771_combout  = (\my_regfile|start5[0].trb2|out[27]~626_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[27]~626_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[27]~771_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[27]~771 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[27]~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
cycloneive_lcell_comb \my_processor|alu_1|Selector29~9 (
// Equation(s):
// \my_processor|alu_1|Selector29~9_combout  = (!\my_processor|mux5_01|start[2].m3|and_1~combout  & (!\my_processor|alu_1|Selector30~8_combout  & \my_processor|mux5_01|start[1].m3|and_1~combout ))

	.dataa(\my_processor|mux5_01|start[2].m3|and_1~combout ),
	.datab(gnd),
	.datac(\my_processor|alu_1|Selector30~8_combout ),
	.datad(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~9 .lut_mask = 16'h0500;
defparam \my_processor|alu_1|Selector29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N0
cycloneive_lcell_comb \my_processor|mux32_1|start[26].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[26].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[26]~605_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[26]~605_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[26].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[26].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[26].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N15
dffeas \my_regfile|start2[29].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N29
dffeas \my_regfile|start2[27].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~384 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~384_combout  = (\my_regfile|decoder2|d7|d1|and3~0_combout  & (\my_regfile|start2[29].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d1|and3~0_combout  & (((\my_regfile|start2[27].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~384 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[26]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N7
dffeas \my_regfile|start2[22].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N21
dffeas \my_regfile|start2[23].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~401 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~401_combout  = (\my_regfile|start2[22].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[26].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~0_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~401 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[26]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N5
dffeas \my_regfile|start2[30].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N23
dffeas \my_regfile|start2[19].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N11
dffeas \my_regfile|start2[21].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~399 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~399_combout  = (\my_regfile|decoder2|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and3~0_combout  & (((\my_regfile|start2[19].reg32_2|start[26].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[26].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~399 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[26]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N26
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[26].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[26].dff1|q~feeder_combout  = \my_processor|mux32_8|start[26].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[26].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[26].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[6].reg32_2|start[26].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N27
dffeas \my_regfile|start2[6].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[26].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
cycloneive_lcell_comb \my_regfile|start2[7].reg32_2|start[26].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[7].reg32_2|start[26].dff1|q~feeder_combout  = \my_processor|mux32_8|start[26].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[7].reg32_2|start[26].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[26].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[7].reg32_2|start[26].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N17
dffeas \my_regfile|start2[7].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[7].reg32_2|start[26].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~396 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~396_combout  = (\my_regfile|start2[6].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and2~combout  & ((\my_regfile|start2[7].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|start2[7].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datad(\my_regfile|decoder2|d4|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~396 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[26]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y26_N7
dffeas \my_regfile|start2[11].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N21
dffeas \my_regfile|start2[13].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~397 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~397_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[26].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[26].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~397 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[26]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N21
dffeas \my_regfile|start2[15].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N27
dffeas \my_regfile|start2[14].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~398 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~398_combout  = (\my_regfile|decoder2|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and2~0_combout  & ((\my_regfile|start2[15].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~398 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[26]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~400 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~400_combout  = (\my_regfile|start4[0].trb1|out[26]~399_combout  & (\my_regfile|start4[0].trb1|out[26]~396_combout  & (\my_regfile|start4[0].trb1|out[26]~397_combout  & \my_regfile|start4[0].trb1|out[26]~398_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[26]~399_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~396_combout ),
	.datac(\my_regfile|start4[0].trb1|out[26]~397_combout ),
	.datad(\my_regfile|start4[0].trb1|out[26]~398_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~400 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[26]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~402 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~402_combout  = (\my_regfile|start4[0].trb1|out[26]~401_combout  & (\my_regfile|start4[0].trb1|out[26]~400_combout  & ((\my_regfile|start2[30].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~401_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[26]~400_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~402 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[26]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N13
dffeas \my_regfile|start2[31].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N3
dffeas \my_regfile|start2[3].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~383 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~383_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & (((\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~383 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[26]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N16
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[26].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[26].dff1|q~feeder_combout  = \my_processor|mux32_8|start[26].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[26].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[26].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[25].reg32_2|start[26].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N17
dffeas \my_regfile|start2[25].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[26].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N3
dffeas \my_regfile|start2[24].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~390 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~390_combout  = (\my_regfile|start2[25].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[24].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~390 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[26]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N11
dffeas \my_regfile|start2[26].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N21
dffeas \my_regfile|start2[28].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~391 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~391_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[28].reg32_2|start[26].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start2[28].reg32_2|start[26].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~391 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[26]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N21
dffeas \my_regfile|start2[1].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~392 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~392_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[26].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~392 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[26]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N9
dffeas \my_regfile|start2[5].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N31
dffeas \my_regfile|start2[4].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~393 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~393_combout  = (\my_regfile|start2[5].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~combout )))) # 
// (!\my_regfile|start2[5].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and3~combout  & ((\my_regfile|start2[4].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~393 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[26]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~394 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~394_combout  = (\my_regfile|start4[0].trb1|out[26]~392_combout  & (\my_regfile|start4[0].trb1|out[26]~393_combout  & ((\my_regfile|start2[2].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~392_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[26]~393_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~394 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[26]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N17
dffeas \my_regfile|start2[17].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N27
dffeas \my_regfile|start2[16].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~387 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~387_combout  = (\my_regfile|start2[17].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[16].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[17].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~0_combout  & ((\my_regfile|start2[16].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~387 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[26]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N13
dffeas \my_regfile|start2[9].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N31
dffeas \my_regfile|start2[8].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~385 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~385_combout  = (\my_regfile|start2[9].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[9].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~0_combout  & ((\my_regfile|start2[8].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~385 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[26]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N11
dffeas \my_regfile|start2[10].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N2
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[26].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[26].dff1|q~feeder_combout  = \my_processor|mux32_8|start[26].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[26].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[26].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[26].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N3
dffeas \my_regfile|start2[12].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[26].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~386 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~386_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[26].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[26].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~386 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[26]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N21
dffeas \my_regfile|start2[18].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N27
dffeas \my_regfile|start2[20].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~388 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~388_combout  = (\my_regfile|start2[18].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and2~0_combout  & ((\my_regfile|start2[20].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~388 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[26]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~389 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~389_combout  = (\my_regfile|start4[0].trb1|out[26]~387_combout  & (\my_regfile|start4[0].trb1|out[26]~385_combout  & (\my_regfile|start4[0].trb1|out[26]~386_combout  & \my_regfile|start4[0].trb1|out[26]~388_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[26]~387_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~385_combout ),
	.datac(\my_regfile|start4[0].trb1|out[26]~386_combout ),
	.datad(\my_regfile|start4[0].trb1|out[26]~388_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~389 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[26]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~395 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~395_combout  = (\my_regfile|start4[0].trb1|out[26]~390_combout  & (\my_regfile|start4[0].trb1|out[26]~391_combout  & (\my_regfile|start4[0].trb1|out[26]~394_combout  & \my_regfile|start4[0].trb1|out[26]~389_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[26]~390_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~391_combout ),
	.datac(\my_regfile|start4[0].trb1|out[26]~394_combout ),
	.datad(\my_regfile|start4[0].trb1|out[26]~389_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~395 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[26]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[26]~403 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[26]~403_combout  = (\my_regfile|start4[0].trb1|out[26]~384_combout  & (\my_regfile|start4[0].trb1|out[26]~402_combout  & (\my_regfile|start4[0].trb1|out[26]~383_combout  & \my_regfile|start4[0].trb1|out[26]~395_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[26]~384_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~402_combout ),
	.datac(\my_regfile|start4[0].trb1|out[26]~383_combout ),
	.datad(\my_regfile|start4[0].trb1|out[26]~395_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[26]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[26]~403 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[26]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N14
cycloneive_lcell_comb \my_processor|alu_3|Add0~46 (
// Equation(s):
// \my_processor|alu_3|Add0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|alu_2|Add0~46_combout  & (\my_processor|alu_3|Add0~45  & VCC)) # (!\my_processor|alu_2|Add0~46_combout  & (!\my_processor|alu_3|Add0~45 )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|alu_2|Add0~46_combout  & (!\my_processor|alu_3|Add0~45 )) # (!\my_processor|alu_2|Add0~46_combout  & ((\my_processor|alu_3|Add0~45 ) # (GND)))))
// \my_processor|alu_3|Add0~47  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|alu_2|Add0~46_combout  & !\my_processor|alu_3|Add0~45 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((!\my_processor|alu_3|Add0~45 ) # (!\my_processor|alu_2|Add0~46_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|alu_2|Add0~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~45 ),
	.combout(\my_processor|alu_3|Add0~46_combout ),
	.cout(\my_processor|alu_3|Add0~47 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~46 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N16
cycloneive_lcell_comb \my_processor|alu_3|Add0~48 (
// Equation(s):
// \my_processor|alu_3|Add0~48_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|alu_2|Add0~48_combout  $ (!\my_processor|alu_3|Add0~47 )))) # (GND)
// \my_processor|alu_3|Add0~49  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|alu_2|Add0~48_combout ) # (!\my_processor|alu_3|Add0~47 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (\my_processor|alu_2|Add0~48_combout  & !\my_processor|alu_3|Add0~47 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|alu_2|Add0~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~47 ),
	.combout(\my_processor|alu_3|Add0~48_combout ),
	.cout(\my_processor|alu_3|Add0~49 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~48 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneive_lcell_comb \my_regfile|start2[31].reg32_2|start[25].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[31].reg32_2|start[25].dff1|q~feeder_combout  = \my_processor|mux32_8|start[25].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[31].reg32_2|start[25].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[25].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[31].reg32_2|start[25].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N5
dffeas \my_regfile|start2[31].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[31].reg32_2|start[25].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N21
dffeas \my_regfile|start2[20].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N7
dffeas \my_regfile|start2[21].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~577 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~577_combout  = (\my_regfile|start2[20].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[20].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[21].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~577 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[25]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N1
dffeas \my_regfile|start2[18].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N13
dffeas \my_regfile|start2[19].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~576 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~576_combout  = (\my_regfile|decoder3|d6|d2|and2~4_combout  & (\my_regfile|start2[18].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and2~4_combout  & (((\my_regfile|start2[19].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~576 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[25]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N17
dffeas \my_regfile|start2[27].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~580 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~580_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & (((\my_regfile|start2[27].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start2[27].reg32_2|start[25].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~580 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[25]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[25].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[25].dff1|q~feeder_combout  = \my_processor|mux32_8|start[25].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[25].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[25].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[24].reg32_2|start[25].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N7
dffeas \my_regfile|start2[24].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[25].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N31
dffeas \my_regfile|start2[26].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~579 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~579_combout  = (\my_regfile|start2[24].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~579 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[25]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N1
dffeas \my_regfile|start2[22].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N27
dffeas \my_regfile|start2[23].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~578 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~578_combout  = (\my_regfile|decoder3|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and2~0_combout  & (((\my_regfile|start2[23].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~578 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[25]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneive_lcell_comb \my_regfile|start2[30].reg32_2|start[25].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[30].reg32_2|start[25].dff1|q~feeder_combout  = \my_processor|mux32_8|start[25].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[30].reg32_2|start[25].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[25].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[30].reg32_2|start[25].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N11
dffeas \my_regfile|start2[30].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[30].reg32_2|start[25].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N19
dffeas \my_regfile|start2[29].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~581 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~581_combout  = (\my_regfile|start2[30].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~581 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[25]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~582 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~582_combout  = (\my_regfile|start5[0].trb2|out[25]~580_combout  & (\my_regfile|start5[0].trb2|out[25]~579_combout  & (\my_regfile|start5[0].trb2|out[25]~578_combout  & \my_regfile|start5[0].trb2|out[25]~581_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[25]~580_combout ),
	.datab(\my_regfile|start5[0].trb2|out[25]~579_combout ),
	.datac(\my_regfile|start5[0].trb2|out[25]~578_combout ),
	.datad(\my_regfile|start5[0].trb2|out[25]~581_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~582 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[25]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N5
dffeas \my_regfile|start2[16].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~574 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~574_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~574 .lut_mask = 16'hB3FF;
defparam \my_regfile|start5[0].trb2|out[25]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N19
dffeas \my_regfile|start2[17].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N7
dffeas \my_regfile|start2[14].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N1
dffeas \my_regfile|start2[15].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~573 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~573_combout  = (\my_regfile|start2[14].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~573 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[25]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~575 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~575_combout  = (\my_regfile|start5[0].trb2|out[25]~574_combout  & (\my_regfile|start5[0].trb2|out[25]~573_combout  & ((\my_regfile|start2[17].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[25]~574_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[25]~573_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~575 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[25]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~583 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~583_combout  = (\my_regfile|start5[0].trb2|out[25]~577_combout  & (\my_regfile|start5[0].trb2|out[25]~576_combout  & (\my_regfile|start5[0].trb2|out[25]~582_combout  & \my_regfile|start5[0].trb2|out[25]~575_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[25]~577_combout ),
	.datab(\my_regfile|start5[0].trb2|out[25]~576_combout ),
	.datac(\my_regfile|start5[0].trb2|out[25]~582_combout ),
	.datad(\my_regfile|start5[0].trb2|out[25]~575_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~583 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[25]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N17
dffeas \my_regfile|start2[3].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y24_N23
dffeas \my_regfile|start2[4].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~566 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~566_combout  = (\my_regfile|start2[3].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~6_combout  & ((\my_regfile|start2[4].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|start2[4].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~566 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[25]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N11
dffeas \my_regfile|start2[25].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N3
dffeas \my_regfile|start2[9].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~564 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~564_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & ((\my_regfile|start2[25].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~564 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[25]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N11
dffeas \my_regfile|start2[2].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N29
dffeas \my_regfile|start2[1].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~565 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~565_combout  = (\my_regfile|start2[2].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|start2[2].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|start2[1].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~565 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[25]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N13
dffeas \my_regfile|start2[11].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N5
dffeas \my_regfile|start2[10].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~569 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~569_combout  = (\my_regfile|start2[11].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))) # 
// (!\my_regfile|start2[11].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|start2[10].reg32_2|start[25].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~569 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[25]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N19
dffeas \my_regfile|start2[6].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N4
cycloneive_lcell_comb \my_regfile|start2[5].reg32_2|start[25].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[5].reg32_2|start[25].dff1|q~feeder_combout  = \my_processor|mux32_8|start[25].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[5].reg32_2|start[25].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[25].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[5].reg32_2|start[25].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N5
dffeas \my_regfile|start2[5].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[5].reg32_2|start[25].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~567 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~567_combout  = (\my_regfile|decoder3|d4|d1|and3~0_combout  & (\my_regfile|start2[5].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~0_combout  & ((\my_regfile|start2[6].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~567 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[25]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N5
dffeas \my_regfile|start2[8].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y31_N5
dffeas \my_regfile|start2[7].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~568 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~568_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~568 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[25]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N30
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[25].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[25].dff1|q~feeder_combout  = \my_processor|mux32_8|start[25].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[25].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[25].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[25].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N31
dffeas \my_regfile|start2[12].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[25].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N27
dffeas \my_regfile|start2[13].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~570 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~570_combout  = (\my_regfile|start2[12].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~570 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[25]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~571 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~571_combout  = (\my_regfile|start5[0].trb2|out[25]~569_combout  & (\my_regfile|start5[0].trb2|out[25]~567_combout  & (\my_regfile|start5[0].trb2|out[25]~568_combout  & \my_regfile|start5[0].trb2|out[25]~570_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[25]~569_combout ),
	.datab(\my_regfile|start5[0].trb2|out[25]~567_combout ),
	.datac(\my_regfile|start5[0].trb2|out[25]~568_combout ),
	.datad(\my_regfile|start5[0].trb2|out[25]~570_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~571 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[25]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~572 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~572_combout  = (\my_regfile|start5[0].trb2|out[25]~566_combout  & (\my_regfile|start5[0].trb2|out[25]~564_combout  & (\my_regfile|start5[0].trb2|out[25]~565_combout  & \my_regfile|start5[0].trb2|out[25]~571_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[25]~566_combout ),
	.datab(\my_regfile|start5[0].trb2|out[25]~564_combout ),
	.datac(\my_regfile|start5[0].trb2|out[25]~565_combout ),
	.datad(\my_regfile|start5[0].trb2|out[25]~571_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~572 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[25]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~584 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~584_combout  = (\my_regfile|start5[0].trb2|out[25]~583_combout  & (\my_regfile|start5[0].trb2|out[25]~572_combout  & ((\my_regfile|start2[31].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[25]~583_combout ),
	.datad(\my_regfile|start5[0].trb2|out[25]~572_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~584 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[25]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[25]~769 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[25]~769_combout  = (\my_regfile|start5[0].trb2|out[25]~584_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[25]~584_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[25]~769_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[25]~769 .lut_mask = 16'hF0FF;
defparam \my_regfile|start5[0].trb2|out[25]~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[25]~769_combout ,\my_regfile|start5[0].trb2|out[24]~768_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
cycloneive_lcell_comb \my_processor|alu_1|Selector29~10 (
// Equation(s):
// \my_processor|alu_1|Selector29~10_combout  = (\my_processor|alu_1|Selector30~8_combout ) # (\my_processor|mux5_01|start[1].m3|and_1~combout  $ (((!\my_processor|mux5_01|start[2].m3|and_1~combout  & !\my_processor|mux5_01|start[0].m3|or_1~0_combout ))))

	.dataa(\my_processor|mux5_01|start[2].m3|and_1~combout ),
	.datab(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.datac(\my_processor|alu_1|Selector30~8_combout ),
	.datad(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~10 .lut_mask = 16'hFCF9;
defparam \my_processor|alu_1|Selector29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N25
dffeas \my_regfile|start2[3].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~404 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~404_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & (((\my_regfile|start2[3].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[24].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~404 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[24]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y25_N31
dffeas \my_regfile|start2[15].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N19
dffeas \my_regfile|start2[14].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~418 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~418_combout  = (\my_regfile|decoder2|d5|d1|and1~0_combout  & (\my_regfile|start2[15].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~0_combout  & (((\my_regfile|start2[14].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~418 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[24]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y26_N13
dffeas \my_regfile|start2[13].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N23
dffeas \my_regfile|start2[11].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~417 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~417_combout  = (\my_regfile|start2[13].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[13].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~0_combout  & ((\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~417 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[24]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N5
dffeas \my_regfile|start2[7].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N27
dffeas \my_regfile|start2[6].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~416 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~416_combout  = (\my_regfile|start2[7].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~combout )))) # 
// (!\my_regfile|start2[7].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and1~0_combout  & ((\my_regfile|start2[6].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~416 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[24]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N19
dffeas \my_regfile|start2[19].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N21
dffeas \my_regfile|start2[21].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~419 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~419_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[24].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~419 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[24]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~420 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~420_combout  = (\my_regfile|start4[0].trb1|out[24]~418_combout  & (\my_regfile|start4[0].trb1|out[24]~417_combout  & (\my_regfile|start4[0].trb1|out[24]~416_combout  & \my_regfile|start4[0].trb1|out[24]~419_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[24]~418_combout ),
	.datab(\my_regfile|start4[0].trb1|out[24]~417_combout ),
	.datac(\my_regfile|start4[0].trb1|out[24]~416_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~419_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~420 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[24]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N19
dffeas \my_regfile|start2[26].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N1
dffeas \my_regfile|start2[28].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~411 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~411_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[28].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|start2[28].reg32_2|start[24].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~411 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[24]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N17
dffeas \my_regfile|start2[1].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~412 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~412_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[24].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~412 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[24]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N5
dffeas \my_regfile|start2[2].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N7
dffeas \my_regfile|start2[4].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N1
dffeas \my_regfile|start2[5].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~413 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~413_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & (((\my_regfile|start2[5].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~413 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[24]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~414 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~414_combout  = (\my_regfile|start4[0].trb1|out[24]~412_combout  & (\my_regfile|start4[0].trb1|out[24]~413_combout  & ((\my_regfile|start2[2].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[24]~412_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[24]~413_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~414 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[24]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y24_N29
dffeas \my_regfile|start2[17].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y24_N7
dffeas \my_regfile|start2[16].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~407 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~407_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and4~0_combout  & ((\my_regfile|start2[17].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~407 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[24]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
cycloneive_lcell_comb \my_regfile|start2[10].reg32_2|start[24].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[10].reg32_2|start[24].dff1|q~feeder_combout  = \my_processor|mux32_8|start[24].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[10].reg32_2|start[24].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[24].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[10].reg32_2|start[24].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N27
dffeas \my_regfile|start2[10].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[10].reg32_2|start[24].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N9
dffeas \my_regfile|start2[12].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~406 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~406_combout  = (\my_regfile|start2[10].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout ))) # 
// (!\my_regfile|start2[10].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and2~0_combout  & ((\my_regfile|start2[12].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~406 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[24]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
cycloneive_lcell_comb \my_regfile|start2[9].reg32_2|start[24].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[9].reg32_2|start[24].dff1|q~feeder_combout  = \my_processor|mux32_8|start[24].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[9].reg32_2|start[24].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[24].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[9].reg32_2|start[24].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N15
dffeas \my_regfile|start2[9].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[9].reg32_2|start[24].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N7
dffeas \my_regfile|start2[8].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~405 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~405_combout  = (\my_regfile|start2[9].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[9].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~0_combout  & ((\my_regfile|start2[8].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~405 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[24]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[24].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[24].dff1|q~feeder_combout  = \my_processor|mux32_8|start[24].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[24].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[24].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[18].reg32_2|start[24].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N3
dffeas \my_regfile|start2[18].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[24].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N5
dffeas \my_regfile|start2[20].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~408 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~408_combout  = (\my_regfile|start2[18].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and4~combout ))) # 
// (!\my_regfile|start2[18].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and2~0_combout  & ((\my_regfile|start2[20].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~408 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[24]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~409 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~409_combout  = (\my_regfile|start4[0].trb1|out[24]~407_combout  & (\my_regfile|start4[0].trb1|out[24]~406_combout  & (\my_regfile|start4[0].trb1|out[24]~405_combout  & \my_regfile|start4[0].trb1|out[24]~408_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[24]~407_combout ),
	.datab(\my_regfile|start4[0].trb1|out[24]~406_combout ),
	.datac(\my_regfile|start4[0].trb1|out[24]~405_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~408_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~409 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[24]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N26
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[24].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[24].dff1|q~feeder_combout  = \my_processor|mux32_8|start[24].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[24].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[24].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[24].reg32_2|start[24].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y24_N27
dffeas \my_regfile|start2[24].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[24].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N16
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[24].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[24].dff1|q~feeder_combout  = \my_processor|mux32_8|start[24].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[24].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[24].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[25].reg32_2|start[24].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y24_N17
dffeas \my_regfile|start2[25].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[24].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~410 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~410_combout  = (\my_regfile|start2[24].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[24].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~0_combout  & ((\my_regfile|start2[25].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|start2[25].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~410 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[24]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~415 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~415_combout  = (\my_regfile|start4[0].trb1|out[24]~411_combout  & (\my_regfile|start4[0].trb1|out[24]~414_combout  & (\my_regfile|start4[0].trb1|out[24]~409_combout  & \my_regfile|start4[0].trb1|out[24]~410_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[24]~411_combout ),
	.datab(\my_regfile|start4[0].trb1|out[24]~414_combout ),
	.datac(\my_regfile|start4[0].trb1|out[24]~409_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~410_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~415 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[24]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
cycloneive_lcell_comb \my_regfile|start2[30].reg32_2|start[24].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[30].reg32_2|start[24].dff1|q~feeder_combout  = \my_processor|mux32_8|start[24].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[30].reg32_2|start[24].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[24].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[30].reg32_2|start[24].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N21
dffeas \my_regfile|start2[30].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[30].reg32_2|start[24].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N29
dffeas \my_regfile|start2[22].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N15
dffeas \my_regfile|start2[23].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~421 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~421_combout  = (\my_regfile|start2[22].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~0_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~421 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[24]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N30
cycloneive_lcell_comb \my_regfile|start2[27].reg32_2|start[24].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[27].reg32_2|start[24].dff1|q~feeder_combout  = \my_processor|mux32_8|start[24].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[27].reg32_2|start[24].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[24].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[27].reg32_2|start[24].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N31
dffeas \my_regfile|start2[27].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[27].reg32_2|start[24].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N0
cycloneive_lcell_comb \my_regfile|start2[29].reg32_2|start[24].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[29].reg32_2|start[24].dff1|q~feeder_combout  = \my_processor|mux32_8|start[24].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[29].reg32_2|start[24].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[24].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[29].reg32_2|start[24].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N1
dffeas \my_regfile|start2[29].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[29].reg32_2|start[24].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~422 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~422_combout  = (\my_regfile|start2[27].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[27].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and1~0_combout  & ((\my_regfile|start2[29].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|start2[29].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datad(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~422 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[24]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~423 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~423_combout  = (\my_regfile|start4[0].trb1|out[24]~421_combout  & (\my_regfile|start4[0].trb1|out[24]~422_combout  & ((\my_regfile|start2[30].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[24]~421_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~422_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~423 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[24]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[24]~424 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[24]~424_combout  = (\my_regfile|start4[0].trb1|out[24]~404_combout  & (\my_regfile|start4[0].trb1|out[24]~420_combout  & (\my_regfile|start4[0].trb1|out[24]~415_combout  & \my_regfile|start4[0].trb1|out[24]~423_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[24]~404_combout ),
	.datab(\my_regfile|start4[0].trb1|out[24]~420_combout ),
	.datac(\my_regfile|start4[0].trb1|out[24]~415_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~423_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[24]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[24]~424 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[24]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneive_lcell_comb \my_processor|mux32_1|start[24].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[24].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[24]~563_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datac(\my_processor|or_3~2_combout ),
	.datad(\my_regfile|start5[0].trb2|out[24]~563_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[24].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[24].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[24].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N24
cycloneive_lcell_comb \my_processor|mux32_8|start[24].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[24].mux0|or_1~4_combout  = (\my_processor|alu_1|Selector29~10_combout  & (((\my_regfile|start4[0].trb1|out[24]~424_combout ) # (\my_processor|mux32_1|start[24].mux0|or_1~0_combout )) # (!\my_processor|alu_1|Selector29~9_combout 
// ))) # (!\my_processor|alu_1|Selector29~10_combout  & (\my_processor|alu_1|Selector29~9_combout  & (\my_regfile|start4[0].trb1|out[24]~424_combout  & \my_processor|mux32_1|start[24].mux0|or_1~0_combout )))

	.dataa(\my_processor|alu_1|Selector29~10_combout ),
	.datab(\my_processor|alu_1|Selector29~9_combout ),
	.datac(\my_regfile|start4[0].trb1|out[24]~424_combout ),
	.datad(\my_processor|mux32_1|start[24].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[24].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[24].mux0|or_1~4 .lut_mask = 16'hEAA2;
defparam \my_processor|mux32_8|start[24].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N5
dffeas \my_regfile|start2[14].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N23
dffeas \my_regfile|start2[15].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~531 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~531_combout  = (\my_regfile|start2[14].reg32_2|start[23].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~531 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[23]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N31
dffeas \my_regfile|start2[17].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y25_N29
dffeas \my_regfile|start2[16].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~532 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~532_combout  = (((\my_regfile|start2[16].reg32_2|start[23].dff1|q~q  & \my_processor|mux5_1|start[4].mux0|or_1~0_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[23].dff1|q~q ),
	.datad(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~532 .lut_mask = 16'hF777;
defparam \my_regfile|start5[0].trb2|out[23]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~533 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~533_combout  = (\my_regfile|start5[0].trb2|out[23]~531_combout  & (\my_regfile|start5[0].trb2|out[23]~532_combout  & ((\my_regfile|start2[17].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[23]~531_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[23]~532_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~533 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[23]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y24_N17
dffeas \my_regfile|start2[18].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N3
dffeas \my_regfile|start2[19].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~534 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~534_combout  = (\my_regfile|start2[18].reg32_2|start[23].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))) # 
// (!\my_regfile|start2[18].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~534 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[23]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N8
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[23].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[23].dff1|q~feeder_combout  = \my_processor|mux32_8|start[23].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[23].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[23].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[20].reg32_2|start[23].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y24_N9
dffeas \my_regfile|start2[20].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[23].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N13
dffeas \my_regfile|start2[21].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~535 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~535_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~535 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[23]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N9
dffeas \my_regfile|start2[23].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N23
dffeas \my_regfile|start2[22].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~536 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~536_combout  = (\my_regfile|start2[23].reg32_2|start[23].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[23].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~4_combout  & ((\my_regfile|start2[22].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~536 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[23]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y25_N31
dffeas \my_regfile|start2[30].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y23_N3
dffeas \my_regfile|start2[29].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~539 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~539_combout  = (\my_regfile|start2[30].reg32_2|start[23].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[30].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~539 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[23]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N7
dffeas \my_regfile|start2[26].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N24
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[23].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[23].dff1|q~feeder_combout  = \my_processor|mux32_8|start[23].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[23].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[23].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[24].reg32_2|start[23].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y24_N25
dffeas \my_regfile|start2[24].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[23].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~537 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~537_combout  = (\my_regfile|start2[26].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[26].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and2~4_combout  & ((\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~537 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[23]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y23_N9
dffeas \my_regfile|start2[27].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N5
dffeas \my_regfile|start2[28].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~538 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~538_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~538 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[23]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~540 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~540_combout  = (\my_regfile|start5[0].trb2|out[23]~536_combout  & (\my_regfile|start5[0].trb2|out[23]~539_combout  & (\my_regfile|start5[0].trb2|out[23]~537_combout  & \my_regfile|start5[0].trb2|out[23]~538_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[23]~536_combout ),
	.datab(\my_regfile|start5[0].trb2|out[23]~539_combout ),
	.datac(\my_regfile|start5[0].trb2|out[23]~537_combout ),
	.datad(\my_regfile|start5[0].trb2|out[23]~538_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~540 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[23]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~541 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~541_combout  = (\my_regfile|start5[0].trb2|out[23]~533_combout  & (\my_regfile|start5[0].trb2|out[23]~534_combout  & (\my_regfile|start5[0].trb2|out[23]~535_combout  & \my_regfile|start5[0].trb2|out[23]~540_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[23]~533_combout ),
	.datab(\my_regfile|start5[0].trb2|out[23]~534_combout ),
	.datac(\my_regfile|start5[0].trb2|out[23]~535_combout ),
	.datad(\my_regfile|start5[0].trb2|out[23]~540_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~541 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[23]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N25
dffeas \my_regfile|start2[31].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N27
dffeas \my_regfile|start2[2].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N5
dffeas \my_regfile|start2[1].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~523 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~523_combout  = (\my_regfile|start2[2].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|start2[2].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|start2[1].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~523 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[23]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N5
dffeas \my_regfile|start2[4].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~524 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~524_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~524 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[23]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N22
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[23].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[23].dff1|q~feeder_combout  = \my_processor|mux32_8|start[23].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[23].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[23].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[25].reg32_2|start[23].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y24_N23
dffeas \my_regfile|start2[25].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[23].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y26_N11
dffeas \my_regfile|start2[9].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~522 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~522_combout  = (\my_regfile|start2[25].reg32_2|start[23].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~522 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[23]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N9
dffeas \my_regfile|start2[11].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N7
dffeas \my_regfile|start2[10].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~527 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~527_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and1~4_combout  & (((\my_regfile|start2[10].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datad(\my_regfile|start2[10].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~527 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[23]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N19
dffeas \my_regfile|start2[13].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[23].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[23].dff1|q~feeder_combout  = \my_processor|mux32_8|start[23].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[23].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[23].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[12].reg32_2|start[23].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N31
dffeas \my_regfile|start2[12].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[23].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~528 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~528_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and4~0_combout  & (((\my_regfile|start2[13].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~528 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[23]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N10
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[23].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[23].dff1|q~feeder_combout  = \my_processor|mux32_8|start[23].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[23].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[23].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[6].reg32_2|start[23].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N11
dffeas \my_regfile|start2[6].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[23].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N9
dffeas \my_regfile|start2[5].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~525 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~525_combout  = (\my_regfile|start2[6].reg32_2|start[23].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[6].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~525 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[23]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N3
dffeas \my_regfile|start2[8].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneive_lcell_comb \my_regfile|start2[7].reg32_2|start[23].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[7].reg32_2|start[23].dff1|q~feeder_combout  = \my_processor|mux32_8|start[23].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[7].reg32_2|start[23].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[23].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[7].reg32_2|start[23].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N21
dffeas \my_regfile|start2[7].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[7].reg32_2|start[23].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~526 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~526_combout  = (\my_regfile|start2[8].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[8].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|start2[7].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~526 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[23]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~529 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~529_combout  = (\my_regfile|start5[0].trb2|out[23]~527_combout  & (\my_regfile|start5[0].trb2|out[23]~528_combout  & (\my_regfile|start5[0].trb2|out[23]~525_combout  & \my_regfile|start5[0].trb2|out[23]~526_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[23]~527_combout ),
	.datab(\my_regfile|start5[0].trb2|out[23]~528_combout ),
	.datac(\my_regfile|start5[0].trb2|out[23]~525_combout ),
	.datad(\my_regfile|start5[0].trb2|out[23]~526_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~529 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[23]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~530 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~530_combout  = (\my_regfile|start5[0].trb2|out[23]~523_combout  & (\my_regfile|start5[0].trb2|out[23]~524_combout  & (\my_regfile|start5[0].trb2|out[23]~522_combout  & \my_regfile|start5[0].trb2|out[23]~529_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[23]~523_combout ),
	.datab(\my_regfile|start5[0].trb2|out[23]~524_combout ),
	.datac(\my_regfile|start5[0].trb2|out[23]~522_combout ),
	.datad(\my_regfile|start5[0].trb2|out[23]~529_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~530 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[23]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~542 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~542_combout  = (\my_regfile|start5[0].trb2|out[23]~541_combout  & (\my_regfile|start5[0].trb2|out[23]~530_combout  & ((\my_regfile|start2[31].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[23]~541_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[23]~530_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~542 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[23]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneive_lcell_comb \my_processor|mux32_1|start[23].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[23].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[23]~542_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datac(\my_processor|or_3~2_combout ),
	.datad(\my_regfile|start5[0].trb2|out[23]~542_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[23].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[23].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[23].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N23
dffeas \my_regfile|start2[16].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~511 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~511_combout  = (((\my_regfile|start2[16].reg32_2|start[22].dff1|q~q  & \my_processor|mux5_1|start[4].mux0|or_1~0_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_regfile|start2[16].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datad(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~511 .lut_mask = 16'hBF3F;
defparam \my_regfile|start5[0].trb2|out[22]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N1
dffeas \my_regfile|start2[17].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N11
dffeas \my_regfile|start2[15].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N25
dffeas \my_regfile|start2[14].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~510 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~510_combout  = (\my_regfile|decoder3|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~5_combout  & (((\my_regfile|start2[14].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and2~4_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start2[14].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~510 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[22]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~512 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~512_combout  = (\my_regfile|start5[0].trb2|out[22]~511_combout  & (\my_regfile|start5[0].trb2|out[22]~510_combout  & ((\my_regfile|start2[17].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[22]~511_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[22]~510_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~512 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[22]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
cycloneive_lcell_comb \my_regfile|start2[18].reg32_2|start[22].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[18].reg32_2|start[22].dff1|q~feeder_combout  = \my_processor|mux32_8|start[22].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[18].reg32_2|start[22].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[22].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[18].reg32_2|start[22].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N23
dffeas \my_regfile|start2[18].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[18].reg32_2|start[22].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N15
dffeas \my_regfile|start2[19].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~513 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~513_combout  = (\my_regfile|start2[18].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))) # 
// (!\my_regfile|start2[18].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|start2[19].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~513 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[22]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N21
dffeas \my_regfile|start2[20].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \my_regfile|start2[21].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~514 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~514_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~514 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[22]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N22
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[22].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[22].dff1|q~feeder_combout  = \my_processor|mux32_8|start[22].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[22].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[22].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[24].reg32_2|start[22].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N23
dffeas \my_regfile|start2[24].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[22].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N11
dffeas \my_regfile|start2[26].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~516 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~516_combout  = (\my_regfile|decoder3|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and4~0_combout  & (((\my_regfile|start2[26].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and2~4_combout )))

	.dataa(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start2[26].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~516 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[22]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N8
cycloneive_lcell_comb \my_regfile|start2[29].reg32_2|start[22].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[29].reg32_2|start[22].dff1|q~feeder_combout  = \my_processor|mux32_8|start[22].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[29].reg32_2|start[22].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[22].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[29].reg32_2|start[22].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N9
dffeas \my_regfile|start2[29].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[29].reg32_2|start[22].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y26_N3
dffeas \my_regfile|start2[30].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~518 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~518_combout  = (\my_regfile|start2[29].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and2~4_combout ))) # 
// (!\my_regfile|start2[29].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and3~0_combout  & ((\my_regfile|start2[30].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~518 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[22]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N13
dffeas \my_regfile|start2[28].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneive_lcell_comb \my_regfile|start2[27].reg32_2|start[22].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[27].reg32_2|start[22].dff1|q~feeder_combout  = \my_processor|mux32_8|start[22].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[27].reg32_2|start[22].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[22].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[27].reg32_2|start[22].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y26_N29
dffeas \my_regfile|start2[27].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[27].reg32_2|start[22].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~517 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~517_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & (((\my_regfile|start2[27].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start2[27].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~517 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[22]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N15
dffeas \my_regfile|start2[22].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N21
dffeas \my_regfile|start2[23].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~515 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~515_combout  = (\my_regfile|decoder3|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and2~0_combout  & (((\my_regfile|start2[23].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~515 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[22]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~519 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~519_combout  = (\my_regfile|start5[0].trb2|out[22]~516_combout  & (\my_regfile|start5[0].trb2|out[22]~518_combout  & (\my_regfile|start5[0].trb2|out[22]~517_combout  & \my_regfile|start5[0].trb2|out[22]~515_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[22]~516_combout ),
	.datab(\my_regfile|start5[0].trb2|out[22]~518_combout ),
	.datac(\my_regfile|start5[0].trb2|out[22]~517_combout ),
	.datad(\my_regfile|start5[0].trb2|out[22]~515_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~519 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[22]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~520 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~520_combout  = (\my_regfile|start5[0].trb2|out[22]~512_combout  & (\my_regfile|start5[0].trb2|out[22]~513_combout  & (\my_regfile|start5[0].trb2|out[22]~514_combout  & \my_regfile|start5[0].trb2|out[22]~519_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[22]~512_combout ),
	.datab(\my_regfile|start5[0].trb2|out[22]~513_combout ),
	.datac(\my_regfile|start5[0].trb2|out[22]~514_combout ),
	.datad(\my_regfile|start5[0].trb2|out[22]~519_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~520 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[22]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N29
dffeas \my_regfile|start2[31].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N23
dffeas \my_regfile|start2[2].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y24_N9
dffeas \my_regfile|start2[1].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~502 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~502_combout  = (\my_regfile|decoder3|d4|d2|and3~5_combout  & (\my_regfile|start2[1].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[2].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and3~5_combout  & ((\my_regfile|start2[2].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and2~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datad(\my_regfile|start2[1].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~502 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[22]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N7
dffeas \my_regfile|start2[3].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N12
cycloneive_lcell_comb \my_regfile|start2[4].reg32_2|start[22].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[4].reg32_2|start[22].dff1|q~feeder_combout  = \my_processor|mux32_8|start[22].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[4].reg32_2|start[22].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[22].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[4].reg32_2|start[22].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N13
dffeas \my_regfile|start2[4].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[4].reg32_2|start[22].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~503 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~503_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datad(\my_regfile|start2[4].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~503 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[22]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N13
dffeas \my_regfile|start2[25].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y26_N5
dffeas \my_regfile|start2[9].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~501 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~501_combout  = (\my_regfile|start2[25].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~501 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[22]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N16
cycloneive_lcell_comb \my_regfile|start2[11].reg32_2|start[22].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[11].reg32_2|start[22].dff1|q~feeder_combout  = \my_processor|mux32_8|start[22].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[11].reg32_2|start[22].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[22].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[11].reg32_2|start[22].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y26_N17
dffeas \my_regfile|start2[11].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[11].reg32_2|start[22].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
cycloneive_lcell_comb \my_regfile|start2[10].reg32_2|start[22].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[10].reg32_2|start[22].dff1|q~feeder_combout  = \my_processor|mux32_8|start[22].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[10].reg32_2|start[22].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[22].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[10].reg32_2|start[22].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N19
dffeas \my_regfile|start2[10].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[10].reg32_2|start[22].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~506 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~506_combout  = (\my_regfile|start2[11].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|start2[10].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~506 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[22]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N31
dffeas \my_regfile|start2[7].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneive_lcell_comb \my_regfile|start2[8].reg32_2|start[22].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[8].reg32_2|start[22].dff1|q~feeder_combout  = \my_processor|mux32_8|start[22].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[8].reg32_2|start[22].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[22].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[8].reg32_2|start[22].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N11
dffeas \my_regfile|start2[8].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[8].reg32_2|start[22].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~505 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~505_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~505 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[22]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N13
dffeas \my_regfile|start2[12].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~507 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~507_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and4~0_combout  & (((\my_regfile|start2[13].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~507 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[22]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N14
cycloneive_lcell_comb \my_regfile|start2[5].reg32_2|start[22].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[5].reg32_2|start[22].dff1|q~feeder_combout  = \my_processor|mux32_8|start[22].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[5].reg32_2|start[22].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[22].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[5].reg32_2|start[22].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N15
dffeas \my_regfile|start2[5].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[5].reg32_2|start[22].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N21
dffeas \my_regfile|start2[6].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~504 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~504_combout  = (\my_regfile|decoder3|d4|d1|and3~0_combout  & (\my_regfile|start2[5].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~0_combout  & (((\my_regfile|start2[6].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start2[6].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~504 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[22]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~508 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~508_combout  = (\my_regfile|start5[0].trb2|out[22]~506_combout  & (\my_regfile|start5[0].trb2|out[22]~505_combout  & (\my_regfile|start5[0].trb2|out[22]~507_combout  & \my_regfile|start5[0].trb2|out[22]~504_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[22]~506_combout ),
	.datab(\my_regfile|start5[0].trb2|out[22]~505_combout ),
	.datac(\my_regfile|start5[0].trb2|out[22]~507_combout ),
	.datad(\my_regfile|start5[0].trb2|out[22]~504_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~508 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[22]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~509 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~509_combout  = (\my_regfile|start5[0].trb2|out[22]~502_combout  & (\my_regfile|start5[0].trb2|out[22]~503_combout  & (\my_regfile|start5[0].trb2|out[22]~501_combout  & \my_regfile|start5[0].trb2|out[22]~508_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[22]~502_combout ),
	.datab(\my_regfile|start5[0].trb2|out[22]~503_combout ),
	.datac(\my_regfile|start5[0].trb2|out[22]~501_combout ),
	.datad(\my_regfile|start5[0].trb2|out[22]~508_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~509 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[22]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~521 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~521_combout  = (\my_regfile|start5[0].trb2|out[22]~520_combout  & (\my_regfile|start5[0].trb2|out[22]~509_combout  & ((\my_regfile|start2[31].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[22]~520_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[22]~509_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~521 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[22]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[22]~766 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[22]~766_combout  = (\my_regfile|start5[0].trb2|out[22]~521_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[22]~521_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[22]~766_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[22]~766 .lut_mask = 16'hFF33;
defparam \my_regfile|start5[0].trb2|out[22]~766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[23]~767 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[23]~767_combout  = (\my_regfile|start5[0].trb2|out[23]~542_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[23]~542_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[23]~767_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[23]~767 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[23]~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[23]~767_combout ,\my_regfile|start5[0].trb2|out[22]~766_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \my_processor|mux32_1|start[22].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[22].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[22]~521_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datac(\my_processor|or_3~2_combout ),
	.datad(\my_regfile|start5[0].trb2|out[22]~521_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[22].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[22].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[22].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \my_processor|alu_1|Add0~42 (
// Equation(s):
// \my_processor|alu_1|Add0~42_combout  = (\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[21]~551_combout  & (\my_processor|alu_1|Add0~41  & VCC)) # (!\my_regfile|start4[0].trb1|out[21]~551_combout  & 
// (!\my_processor|alu_1|Add0~41 )))) # (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[21]~551_combout  & (!\my_processor|alu_1|Add0~41 )) # (!\my_regfile|start4[0].trb1|out[21]~551_combout  & 
// ((\my_processor|alu_1|Add0~41 ) # (GND)))))
// \my_processor|alu_1|Add0~43  = CARRY((\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[21]~551_combout  & !\my_processor|alu_1|Add0~41 )) # (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~41 ) # (!\my_regfile|start4[0].trb1|out[21]~551_combout ))))

	.dataa(\my_processor|mux32_1|start[21].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~551_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~41 ),
	.combout(\my_processor|alu_1|Add0~42_combout ),
	.cout(\my_processor|alu_1|Add0~43 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~42 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \my_processor|alu_1|Add0~44 (
// Equation(s):
// \my_processor|alu_1|Add0~44_combout  = ((\my_regfile|start4[0].trb1|out[22]~572_combout  $ (\my_processor|mux32_1|start[22].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~43 )))) # (GND)
// \my_processor|alu_1|Add0~45  = CARRY((\my_regfile|start4[0].trb1|out[22]~572_combout  & ((\my_processor|mux32_1|start[22].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~43 ))) # (!\my_regfile|start4[0].trb1|out[22]~572_combout  & 
// (\my_processor|mux32_1|start[22].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~43 )))

	.dataa(\my_regfile|start4[0].trb1|out[22]~572_combout ),
	.datab(\my_processor|mux32_1|start[22].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~43 ),
	.combout(\my_processor|alu_1|Add0~44_combout ),
	.cout(\my_processor|alu_1|Add0~45 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~44 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[22].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[22].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector30~7_combout  & ((\my_processor|mux32_1|start[22].mux0|or_1~0_combout ) # (\my_regfile|start4[0].trb1|out[22]~572_combout ))) 
// # (!\my_processor|alu_1|Selector30~7_combout  & (\my_processor|mux32_1|start[22].mux0|or_1~0_combout  & \my_regfile|start4[0].trb1|out[22]~572_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Selector30~7_combout ))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_processor|mux32_1|start[22].mux0|or_1~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[22]~572_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[22].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[22].mux0|or_1~2 .lut_mask = 16'hECC4;
defparam \my_processor|mux32_8|start[22].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~7 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~7_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[0]~20_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[2]~85_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[2]~85_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~7 .lut_mask = 16'h5410;
defparam \my_processor|alu_1|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~8 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~8_combout  = (\my_processor|alu_1|ShiftLeft0~7_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_regfile|start4[0].trb1|out[1]~42_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[1]~42_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~8 .lut_mask = 16'hFF20;
defparam \my_processor|alu_1|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~16 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|start4[0].trb1|out[3]~53_combout  & \my_regfile|start4[0].trb1|out[3]~63_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & (\my_regfile|start4[0].trb1|out[5]~150_combout ))

	.dataa(\my_regfile|start4[0].trb1|out[5]~150_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[3]~53_combout ),
	.datad(\my_regfile|start4[0].trb1|out[3]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~16 .lut_mask = 16'hE222;
defparam \my_processor|alu_1|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~21 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~16_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~20_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~20_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~21 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~22 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~22_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~8_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~21_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftLeft0~8_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~22 .lut_mask = 16'h3120;
defparam \my_processor|alu_1|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~31 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[7]~96_combout  & (\my_regfile|start4[0].trb1|out[7]~106_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & (((\my_regfile|start4[0].trb1|out[9]~298_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[7]~96_combout ),
	.datac(\my_regfile|start4[0].trb1|out[7]~106_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~298_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~31 .lut_mask = 16'hD580;
defparam \my_processor|alu_1|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~36 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~31_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~35_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~35_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~36 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~47 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[11]~277_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[13]~214_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[11]~277_combout ),
	.datad(\my_regfile|start4[0].trb1|out[13]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~47 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~53 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~47_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~52_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~52_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~53 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~54 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~53_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~36_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~54 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~76 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[19]~614_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[21]~551_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[21]~551_combout ),
	.datad(\my_regfile|start4[0].trb1|out[19]~614_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~76 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~79 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[20]~593_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[22]~572_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[20]~593_combout ),
	.datad(\my_regfile|start4[0].trb1|out[22]~572_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~79 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~80 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~76_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~79_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~76_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~80 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~64 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[15]~193_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[17]~635_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[15]~193_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~635_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~64 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~68 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~64_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~67_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~64_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~68 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~81 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~68_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~80_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftLeft0~80_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~81 .lut_mask = 16'hFC0C;
defparam \my_processor|alu_1|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[22].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[22].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & (\my_processor|mux32_8|start[19].mux0|or_1~4_combout )) # (!\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & 
// ((\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & (\my_processor|alu_1|ShiftLeft0~54_combout )) # (!\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & ((\my_processor|alu_1|ShiftLeft0~81_combout )))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~3_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~4_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~54_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[22].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[22].mux0|or_1~0 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_8|start[22].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~92 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|mux32_8|start[31].mux0|or_1~2_combout  & (\my_regfile|start4[0].trb1|out[30]~488_combout )) # 
// (!\my_processor|mux32_8|start[31].mux0|or_1~2_combout  & ((\my_regfile|start4[0].trb1|out[31]~445_combout )))))

	.dataa(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|mux32_8|start[31].mux0|or_1~2_combout ),
	.datad(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~92 .lut_mask = 16'h8C80;
defparam \my_processor|alu_1|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~56 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[29]~466_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[27]~361_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[27]~361_combout ),
	.datad(\my_regfile|start4[0].trb1|out[29]~466_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~56 .lut_mask = 16'hA820;
defparam \my_processor|alu_1|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~46 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[28]~509_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[26]~403_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[26]~403_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~509_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~46 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~57 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~57_combout  = (\my_processor|alu_1|ShiftRight0~56_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|alu_1|ShiftRight0~46_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~56_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~57 .lut_mask = 16'hF5F0;
defparam \my_processor|alu_1|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~59 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[25]~382_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[23]~530_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[25]~382_combout ),
	.datad(\my_regfile|start4[0].trb1|out[23]~530_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~59 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~49 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[24]~424_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[22]~572_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[22]~572_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~424_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~49 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~60 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~59_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~49_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~59_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~60 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~93 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~57_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~60_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_1|ShiftRight0~57_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~93 .lut_mask = 16'hDD88;
defparam \my_processor|alu_1|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~94 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~94_combout  = (\my_processor|alu_1|ShiftRight0~92_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu_1|ShiftRight0~93_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftRight0~92_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_1|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~94 .lut_mask = 16'hCFCC;
defparam \my_processor|alu_1|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[22].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[22].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & ((\my_processor|mux32_8|start[22].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~94_combout ))) # 
// (!\my_processor|mux32_8|start[22].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~22_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & (((\my_processor|mux32_8|start[22].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~3_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~22_combout ),
	.datac(\my_processor|mux32_8|start[22].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[22].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[22].mux0|or_1~1 .lut_mask = 16'hF858;
defparam \my_processor|mux32_8|start[22].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \my_processor|alu_1|Add1~40 (
// Equation(s):
// \my_processor|alu_1|Add1~40_combout  = ((\my_processor|mux32_1|start[20].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[20]~593_combout  $ (\my_processor|alu_1|Add1~39 )))) # (GND)
// \my_processor|alu_1|Add1~41  = CARRY((\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[20]~593_combout  & !\my_processor|alu_1|Add1~39 )) # (!\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[20]~593_combout ) # (!\my_processor|alu_1|Add1~39 ))))

	.dataa(\my_processor|mux32_1|start[20].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~593_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~39 ),
	.combout(\my_processor|alu_1|Add1~40_combout ),
	.cout(\my_processor|alu_1|Add1~41 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~40 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \my_processor|alu_1|Add1~42 (
// Equation(s):
// \my_processor|alu_1|Add1~42_combout  = (\my_regfile|start4[0].trb1|out[21]~551_combout  & ((\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~41 )) # (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~41  & VCC)))) # (!\my_regfile|start4[0].trb1|out[21]~551_combout  & ((\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~41 ) # (GND))) # (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~41 ))))
// \my_processor|alu_1|Add1~43  = CARRY((\my_regfile|start4[0].trb1|out[21]~551_combout  & (\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~41 )) # (!\my_regfile|start4[0].trb1|out[21]~551_combout  & 
// ((\my_processor|mux32_1|start[21].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~41 ))))

	.dataa(\my_regfile|start4[0].trb1|out[21]~551_combout ),
	.datab(\my_processor|mux32_1|start[21].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~41 ),
	.combout(\my_processor|alu_1|Add1~42_combout ),
	.cout(\my_processor|alu_1|Add1~43 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~42 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \my_processor|alu_1|Add1~44 (
// Equation(s):
// \my_processor|alu_1|Add1~44_combout  = ((\my_regfile|start4[0].trb1|out[22]~572_combout  $ (\my_processor|mux32_1|start[22].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~43 )))) # (GND)
// \my_processor|alu_1|Add1~45  = CARRY((\my_regfile|start4[0].trb1|out[22]~572_combout  & ((!\my_processor|alu_1|Add1~43 ) # (!\my_processor|mux32_1|start[22].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[22]~572_combout  & 
// (!\my_processor|mux32_1|start[22].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~43 )))

	.dataa(\my_regfile|start4[0].trb1|out[22]~572_combout ),
	.datab(\my_processor|mux32_1|start[22].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~43 ),
	.combout(\my_processor|alu_1|Add1~44_combout ),
	.cout(\my_processor|alu_1|Add1~45 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~44 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N0
cycloneive_lcell_comb \my_processor|mux32_8|start[22].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[22].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector30~6_combout  & (\my_processor|mux32_8|start[22].mux0|or_1~2_combout )) # (!\my_processor|alu_1|Selector30~6_combout  & 
// ((\my_processor|mux32_8|start[22].mux0|or_1~2_combout  & (\my_processor|mux32_8|start[22].mux0|or_1~1_combout )) # (!\my_processor|mux32_8|start[22].mux0|or_1~2_combout  & ((\my_processor|alu_1|Add1~44_combout )))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|mux32_8|start[22].mux0|or_1~2_combout ),
	.datac(\my_processor|mux32_8|start[22].mux0|or_1~1_combout ),
	.datad(\my_processor|alu_1|Add1~44_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[22].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[22].mux0|or_1~3 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_8|start[22].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[22].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[22].mux0|or_1~4_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & ((\my_processor|mux32_8|start[19].mux0|or_1~2_combout ) # ((\my_processor|alu_1|Add0~44_combout )))) # 
// (!\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & (!\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[22].mux0|or_1~3_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~13_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~2_combout ),
	.datac(\my_processor|alu_1|Add0~44_combout ),
	.datad(\my_processor|mux32_8|start[22].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[22].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[22].mux0|or_1~4 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_8|start[22].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N28
cycloneive_lcell_comb \my_processor|mux32_8|start[22].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[22].mux0|or_1~5_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[22].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\my_processor|mux32_8|start[22].mux0|or_1~4_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & (((\my_processor|mux32_8|start[22].mux0|or_1~4_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~2_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_processor|mux32_8|start[22].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[22].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[22].mux0|or_1~5 .lut_mask = 16'hF388;
defparam \my_processor|mux32_8|start[22].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneive_lcell_comb \my_processor|mux32_8|start[22].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[22].mux0|or_1~6_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_processor|mux32_8|start[22].mux0|or_1~5_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [22] & 
// \my_processor|dec_1|d6|d1|and3~0_combout )))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_processor|dec_1|d6|d1|and3~0_combout )))

	.dataa(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|dec_1|d6|d1|and3~0_combout ),
	.datad(\my_processor|mux32_8|start[22].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[22].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[22].mux0|or_1~6 .lut_mask = 16'hEAC0;
defparam \my_processor|mux32_8|start[22].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N22
cycloneive_lcell_comb \my_processor|mux32_8|start[22].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[22].mux0|or_1~7_combout  = (\my_processor|mux32_8|start[22].mux0|or_1~6_combout ) # ((\my_processor|dec_1|d4|d2|and1~combout  & \my_processor|alu_2|Add0~44_combout ))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d4|d2|and1~combout ),
	.datac(\my_processor|alu_2|Add0~44_combout ),
	.datad(\my_processor|mux32_8|start[22].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[22].mux0|or_1~7 .lut_mask = 16'hFFC0;
defparam \my_processor|mux32_8|start[22].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y26_N27
dffeas \my_regfile|start2[13].reg32_2|start[22].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[22].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[22].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[22].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[22].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~565 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~565_combout  = (\my_regfile|start2[13].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[13].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~0_combout  & ((\my_regfile|start2[11].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|start2[11].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datad(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~565 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[22]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~566 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~566_combout  = (\my_regfile|decoder2|d5|d1|and1~0_combout  & (\my_regfile|start2[15].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~0_combout  & (((\my_regfile|start2[14].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start2[15].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~566 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[22]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~564 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~564_combout  = (\my_regfile|start2[7].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~combout )))) # 
// (!\my_regfile|start2[7].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and1~0_combout  & ((\my_regfile|start2[6].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~564 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[22]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~567 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~567_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~567 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[22]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~568 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~568_combout  = (\my_regfile|start4[0].trb1|out[22]~565_combout  & (\my_regfile|start4[0].trb1|out[22]~566_combout  & (\my_regfile|start4[0].trb1|out[22]~564_combout  & \my_regfile|start4[0].trb1|out[22]~567_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[22]~565_combout ),
	.datab(\my_regfile|start4[0].trb1|out[22]~566_combout ),
	.datac(\my_regfile|start4[0].trb1|out[22]~564_combout ),
	.datad(\my_regfile|start4[0].trb1|out[22]~567_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~568 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[22]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~552 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~552_combout  = (\my_regfile|start2[31].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[31].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~0_combout  & ((\my_regfile|start2[3].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~552 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[22]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~569 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~569_combout  = (\my_regfile|decoder2|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[22].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~569 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[22]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~570 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~570_combout  = (\my_regfile|start2[27].reg32_2|start[22].dff1|q~q  & (!\my_regfile|start2[30].reg32_2|start[22].dff1|q~q  & ((\my_regfile|decoder2|d7|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[27].reg32_2|start[22].dff1|q~q  & ((\my_regfile|decoder2|d7|d2|and1~0_combout ) # ((!\my_regfile|start2[30].reg32_2|start[22].dff1|q~q  & \my_regfile|decoder2|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|start2[30].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datad(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~570 .lut_mask = 16'h7350;
defparam \my_regfile|start4[0].trb1|out[22]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~571 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~571_combout  = (\my_regfile|start4[0].trb1|out[22]~569_combout  & (!\my_regfile|start4[0].trb1|out[22]~570_combout  & ((\my_regfile|start2[29].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout 
// ))))

	.dataa(\my_regfile|start4[0].trb1|out[22]~569_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[22]~570_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~571 .lut_mask = 16'h00A2;
defparam \my_regfile|start4[0].trb1|out[22]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~555 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~555_combout  = (\my_regfile|decoder2|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~0_combout  & (((\my_regfile|start2[16].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start2[17].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~555 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[22]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~556 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~556_combout  = (\my_regfile|start2[18].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and4~combout ))) # 
// (!\my_regfile|start2[18].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and2~0_combout  & ((\my_regfile|start2[20].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~556 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[22]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~553 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~553_combout  = (\my_regfile|start2[8].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and3~0_combout ))) # 
// (!\my_regfile|start2[8].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and4~0_combout  & ((\my_regfile|start2[9].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~553 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[22]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~554 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~554_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[22].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[22].dff1|q~q ),
	.datac(\my_regfile|start2[12].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~554 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[22]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~557 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~557_combout  = (\my_regfile|start4[0].trb1|out[22]~555_combout  & (\my_regfile|start4[0].trb1|out[22]~556_combout  & (\my_regfile|start4[0].trb1|out[22]~553_combout  & \my_regfile|start4[0].trb1|out[22]~554_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[22]~555_combout ),
	.datab(\my_regfile|start4[0].trb1|out[22]~556_combout ),
	.datac(\my_regfile|start4[0].trb1|out[22]~553_combout ),
	.datad(\my_regfile|start4[0].trb1|out[22]~554_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~557 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[22]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~559 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~559_combout  = (\my_regfile|start2[28].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[28].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and4~combout  & ((\my_regfile|start2[26].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~559 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[22]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~560 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~560_combout  = (\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[22].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_regfile|decoder2|d4|and6~3_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[22].dff1|q~q ),
	.datad(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~560 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[22]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~561 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~561_combout  = (\my_regfile|start2[4].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~combout ))) # 
// (!\my_regfile|start2[4].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and4~combout  & ((\my_regfile|start2[5].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datac(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datad(\my_regfile|start2[5].reg32_2|start[22].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~561 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[22]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~562 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~562_combout  = (\my_regfile|start4[0].trb1|out[22]~560_combout  & (\my_regfile|start4[0].trb1|out[22]~561_combout  & ((\my_regfile|start2[2].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[22]~560_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[22]~561_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~562 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[22]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~558 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~558_combout  = (\my_regfile|start2[24].reg32_2|start[22].dff1|q~q  & (((\my_regfile|start2[25].reg32_2|start[22].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[22].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~0_combout  & ((\my_regfile|start2[25].reg32_2|start[22].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[22].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[22].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~558 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[22]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~563 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~563_combout  = (\my_regfile|start4[0].trb1|out[22]~557_combout  & (\my_regfile|start4[0].trb1|out[22]~559_combout  & (\my_regfile|start4[0].trb1|out[22]~562_combout  & \my_regfile|start4[0].trb1|out[22]~558_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[22]~557_combout ),
	.datab(\my_regfile|start4[0].trb1|out[22]~559_combout ),
	.datac(\my_regfile|start4[0].trb1|out[22]~562_combout ),
	.datad(\my_regfile|start4[0].trb1|out[22]~558_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~563 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[22]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[22]~572 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[22]~572_combout  = (\my_regfile|start4[0].trb1|out[22]~568_combout  & (\my_regfile|start4[0].trb1|out[22]~552_combout  & (\my_regfile|start4[0].trb1|out[22]~571_combout  & \my_regfile|start4[0].trb1|out[22]~563_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[22]~568_combout ),
	.datab(\my_regfile|start4[0].trb1|out[22]~552_combout ),
	.datac(\my_regfile|start4[0].trb1|out[22]~571_combout ),
	.datad(\my_regfile|start4[0].trb1|out[22]~563_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[22]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[22]~572 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[22]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \my_processor|alu_1|Add0~46 (
// Equation(s):
// \my_processor|alu_1|Add0~46_combout  = (\my_regfile|start4[0].trb1|out[23]~530_combout  & ((\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & (\my_processor|alu_1|Add0~45  & VCC)) # (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add0~45 )))) # (!\my_regfile|start4[0].trb1|out[23]~530_combout  & ((\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add0~45 )) # (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Add0~45 ) # (GND)))))
// \my_processor|alu_1|Add0~47  = CARRY((\my_regfile|start4[0].trb1|out[23]~530_combout  & (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~45 )) # (!\my_regfile|start4[0].trb1|out[23]~530_combout  & 
// ((!\my_processor|alu_1|Add0~45 ) # (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[23]~530_combout ),
	.datab(\my_processor|mux32_1|start[23].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~45 ),
	.combout(\my_processor|alu_1|Add0~46_combout ),
	.cout(\my_processor|alu_1|Add0~47 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~46 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \my_processor|alu_1|Add0~48 (
// Equation(s):
// \my_processor|alu_1|Add0~48_combout  = ((\my_processor|mux32_1|start[24].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[24]~424_combout  $ (!\my_processor|alu_1|Add0~47 )))) # (GND)
// \my_processor|alu_1|Add0~49  = CARRY((\my_processor|mux32_1|start[24].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[24]~424_combout ) # (!\my_processor|alu_1|Add0~47 ))) # (!\my_processor|mux32_1|start[24].mux0|or_1~0_combout  & 
// (\my_regfile|start4[0].trb1|out[24]~424_combout  & !\my_processor|alu_1|Add0~47 )))

	.dataa(\my_processor|mux32_1|start[24].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[24]~424_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~47 ),
	.combout(\my_processor|alu_1|Add0~48_combout ),
	.cout(\my_processor|alu_1|Add0~49 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~48 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N20
cycloneive_lcell_comb \my_processor|alu_1|Selector29~6 (
// Equation(s):
// \my_processor|alu_1|Selector29~6_combout  = (\my_processor|mux5_01|start[2].m3|and_1~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|mux5_01|start[0].m3|or_1~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|mux5_01|start[2].m3|and_1~combout ),
	.datad(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~6 .lut_mask = 16'hC0F0;
defparam \my_processor|alu_1|Selector29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~156 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~156_combout  = (\my_regfile|decoder2|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and3~0_combout  & (((\my_regfile|start2[24].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~156 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[4]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~157 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~157_combout  = (\my_regfile|decoder2|d7|d1|and4~combout  & (\my_regfile|start2[28].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and4~combout  & (((\my_regfile|start2[26].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~157 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[4]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~158 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~158_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[4].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_regfile|decoder2|d4|and6~3_combout ),
	.datac(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datad(\my_regfile|start2[1].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~158 .lut_mask = 16'hFEEE;
defparam \my_regfile|start4[0].trb1|out[4]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~159 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~159_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & (((\my_regfile|start2[5].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~159 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[4]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~160 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~160_combout  = (\my_regfile|start4[0].trb1|out[4]~158_combout  & (\my_regfile|start4[0].trb1|out[4]~159_combout  & ((\my_regfile|start2[2].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~158_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[4]~159_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~160 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[4]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~154 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~154_combout  = (\my_regfile|decoder2|d6|d1|and4~combout  & (\my_regfile|start2[20].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and4~combout  & (((\my_regfile|start2[18].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[20].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~154 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[4]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~153 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~153_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and4~0_combout  & (((\my_regfile|start2[17].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[17].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~153 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[4]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~151 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~151_combout  = (\my_regfile|decoder2|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~0_combout  & (((\my_regfile|start2[8].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~151 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[4]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~152 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~152_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & ((\my_regfile|start2[12].reg32_2|start[4].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~152 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[4]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~155 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~155_combout  = (\my_regfile|start4[0].trb1|out[4]~154_combout  & (\my_regfile|start4[0].trb1|out[4]~153_combout  & (\my_regfile|start4[0].trb1|out[4]~151_combout  & \my_regfile|start4[0].trb1|out[4]~152_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[4]~154_combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~153_combout ),
	.datac(\my_regfile|start4[0].trb1|out[4]~151_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~152_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~155 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[4]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~161 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~161_combout  = (\my_regfile|start4[0].trb1|out[4]~156_combout  & (\my_regfile|start4[0].trb1|out[4]~157_combout  & (\my_regfile|start4[0].trb1|out[4]~160_combout  & \my_regfile|start4[0].trb1|out[4]~155_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[4]~156_combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~157_combout ),
	.datac(\my_regfile|start4[0].trb1|out[4]~160_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~155_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~161 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[4]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~12 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|start4[0].trb1|out[2]~85_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[4]~161_combout  & ((\my_regfile|start4[0].trb1|out[4]~171_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[4]~161_combout ),
	.datac(\my_regfile|start4[0].trb1|out[2]~85_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~171_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~12 .lut_mask = 16'hE4A0;
defparam \my_processor|alu_1|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~11 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[1]~41_combout  & (\my_regfile|start4[0].trb1|out[1]~31_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & (((\my_regfile|start4[0].trb1|out[3]~64_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[1]~41_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~31_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|start4[0].trb1|out[3]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~11 .lut_mask = 16'h8F80;
defparam \my_processor|alu_1|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~13 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~11_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~12_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~12_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~13 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~27 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[6]~118_combout  & ((\my_regfile|start4[0].trb1|out[6]~128_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|start4[0].trb1|out[8]~340_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[6]~118_combout ),
	.datab(\my_regfile|start4[0].trb1|out[8]~340_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|start4[0].trb1|out[6]~128_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~27 .lut_mask = 16'hAC0C;
defparam \my_processor|alu_1|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~28 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~24_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~27_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~27_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~28 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~29 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~28_combout )))

	.dataa(\my_processor|alu_1|ShiftLeft0~13_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~29 .lut_mask = 16'hAFA0;
defparam \my_processor|alu_1|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~30 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|start4[0].trb1|out[0]~20_combout  & ((\my_processor|mux32_8|start[31].mux0|or_1~2_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|alu_1|ShiftLeft0~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|start4[0].trb1|out[0]~20_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~29_combout ),
	.datad(\my_processor|mux32_8|start[31].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~30 .lut_mask = 16'hD850;
defparam \my_processor|alu_1|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
cycloneive_lcell_comb \my_processor|alu_1|Selector24~0 (
// Equation(s):
// \my_processor|alu_1|Selector24~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~0 .lut_mask = 16'hF3F0;
defparam \my_processor|alu_1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~85 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[22]~572_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[24]~424_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[22]~572_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|start4[0].trb1|out[24]~424_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~85 .lut_mask = 16'hAFA0;
defparam \my_processor|alu_1|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~82 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[21]~551_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[23]~530_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[21]~551_combout ),
	.datad(\my_regfile|start4[0].trb1|out[23]~530_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~82 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~86 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~82_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~85_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~85_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~86 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~73 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[18]~646_combout  & (\my_regfile|start4[0].trb1|out[18]~656_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|start4[0].trb1|out[20]~593_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[18]~646_combout ),
	.datac(\my_regfile|start4[0].trb1|out[18]~656_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~593_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~73 .lut_mask = 16'hD580;
defparam \my_processor|alu_1|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~74 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~70_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~73_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftLeft0~73_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|alu_1|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~74 .lut_mask = 16'hFC0C;
defparam \my_processor|alu_1|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N8
cycloneive_lcell_comb \my_processor|mux32_8|start[24].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[24].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector24~0_combout  & (((\my_processor|alu_1|ShiftLeft0~74_combout )) # (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout ))) # (!\my_processor|alu_1|Selector24~0_combout  & 
// (\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~86_combout )))

	.dataa(\my_processor|alu_1|Selector24~0_combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~86_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[24].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[24].mux0|or_1~0 .lut_mask = 16'hEA62;
defparam \my_processor|mux32_8|start[24].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~43 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[10]~319_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[12]~256_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[12]~256_combout ),
	.datad(\my_regfile|start4[0].trb1|out[10]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~43 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~44 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~39_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~43_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~39_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~44 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~61 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[14]~235_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[16]~677_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[14]~235_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~677_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~61 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~62 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~57_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~61_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~57_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~62 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~63 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~62_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~44_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~63 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N26
cycloneive_lcell_comb \my_processor|mux32_8|start[24].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[24].mux0|or_1~1_combout  = (\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & (((\my_processor|mux32_8|start[24].mux0|or_1~0_combout )))) # (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & 
// ((\my_processor|mux32_8|start[24].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~30_combout )) # (!\my_processor|mux32_8|start[24].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftLeft0~63_combout )))))

	.dataa(\my_processor|alu_1|ShiftLeft0~30_combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_8|start[24].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[24].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[24].mux0|or_1~1 .lut_mask = 16'hE3E0;
defparam \my_processor|mux32_8|start[24].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \my_processor|alu_1|Add1~46 (
// Equation(s):
// \my_processor|alu_1|Add1~46_combout  = (\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[23]~530_combout  & (!\my_processor|alu_1|Add1~45 )) # (!\my_regfile|start4[0].trb1|out[23]~530_combout  & 
// ((\my_processor|alu_1|Add1~45 ) # (GND))))) # (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[23]~530_combout  & (\my_processor|alu_1|Add1~45  & VCC)) # (!\my_regfile|start4[0].trb1|out[23]~530_combout  & 
// (!\my_processor|alu_1|Add1~45 ))))
// \my_processor|alu_1|Add1~47  = CARRY((\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & ((!\my_processor|alu_1|Add1~45 ) # (!\my_regfile|start4[0].trb1|out[23]~530_combout ))) # (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & 
// (!\my_regfile|start4[0].trb1|out[23]~530_combout  & !\my_processor|alu_1|Add1~45 )))

	.dataa(\my_processor|mux32_1|start[23].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~530_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~45 ),
	.combout(\my_processor|alu_1|Add1~46_combout ),
	.cout(\my_processor|alu_1|Add1~47 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~46 .lut_mask = 16'h692B;
defparam \my_processor|alu_1|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \my_processor|alu_1|Add1~48 (
// Equation(s):
// \my_processor|alu_1|Add1~48_combout  = ((\my_regfile|start4[0].trb1|out[24]~424_combout  $ (\my_processor|mux32_1|start[24].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~47 )))) # (GND)
// \my_processor|alu_1|Add1~49  = CARRY((\my_regfile|start4[0].trb1|out[24]~424_combout  & ((!\my_processor|alu_1|Add1~47 ) # (!\my_processor|mux32_1|start[24].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[24]~424_combout  & 
// (!\my_processor|mux32_1|start[24].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~47 )))

	.dataa(\my_regfile|start4[0].trb1|out[24]~424_combout ),
	.datab(\my_processor|mux32_1|start[24].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~47 ),
	.combout(\my_processor|alu_1|Add1~48_combout ),
	.cout(\my_processor|alu_1|Add1~49 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~48 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~26 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[29]~466_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_regfile|start4[0].trb1|out[29]~466_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~26 .lut_mask = 16'hC480;
defparam \my_processor|alu_1|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~27 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~27_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[30]~488_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[28]~509_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~509_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~27 .lut_mask = 16'h3120;
defparam \my_processor|alu_1|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~23 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[27]~361_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[25]~382_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[27]~361_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~382_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~23 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~24 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[26]~403_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[24]~424_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[26]~403_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~424_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~24 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~25 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~24_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|alu_1|ShiftRight0~23_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~25 .lut_mask = 16'hDD88;
defparam \my_processor|alu_1|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~28 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~26_combout ) # ((\my_processor|alu_1|ShiftRight0~27_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|alu_1|ShiftRight0~25_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_1|ShiftRight0~26_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~27_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~28 .lut_mask = 16'hFDA8;
defparam \my_processor|alu_1|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~98 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~98_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|alu_1|ShiftRight0~28_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~98 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N16
cycloneive_lcell_comb \my_processor|mux32_8|start[24].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[24].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector29~4_combout  & ((\my_processor|alu_1|Selector29~6_combout ) # ((\my_processor|alu_1|ShiftRight0~98_combout )))) # (!\my_processor|alu_1|Selector29~4_combout  & 
// (!\my_processor|alu_1|Selector29~6_combout  & (\my_processor|alu_1|Add1~48_combout )))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_processor|alu_1|Selector29~6_combout ),
	.datac(\my_processor|alu_1|Add1~48_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~98_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[24].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[24].mux0|or_1~2 .lut_mask = 16'hBA98;
defparam \my_processor|mux32_8|start[24].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[24].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[24].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector29~6_combout  & ((\my_processor|mux32_8|start[24].mux0|or_1~2_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # 
// (!\my_processor|mux32_8|start[24].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[24].mux0|or_1~1_combout ))))) # (!\my_processor|alu_1|Selector29~6_combout  & (((\my_processor|mux32_8|start[24].mux0|or_1~2_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datab(\my_processor|alu_1|Selector29~6_combout ),
	.datac(\my_processor|mux32_8|start[24].mux0|or_1~1_combout ),
	.datad(\my_processor|mux32_8|start[24].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[24].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[24].mux0|or_1~3 .lut_mask = 16'hBBC0;
defparam \my_processor|mux32_8|start[24].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[24].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[24].mux0|or_1~5_combout  = (\my_processor|alu_1|Selector29~9_combout  & (\my_processor|mux32_8|start[24].mux0|or_1~4_combout )) # (!\my_processor|alu_1|Selector29~9_combout  & 
// ((\my_processor|mux32_8|start[24].mux0|or_1~4_combout  & (\my_processor|alu_1|Add0~48_combout )) # (!\my_processor|mux32_8|start[24].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[24].mux0|or_1~3_combout )))))

	.dataa(\my_processor|alu_1|Selector29~9_combout ),
	.datab(\my_processor|mux32_8|start[24].mux0|or_1~4_combout ),
	.datac(\my_processor|alu_1|Add0~48_combout ),
	.datad(\my_processor|mux32_8|start[24].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[24].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[24].mux0|or_1~5 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_8|start[24].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N28
cycloneive_lcell_comb \my_processor|mux32_8|start[24].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[24].mux0|or_1~6_combout  = (\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout ))) # 
// (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_processor|mux32_8|start[24].mux0|or_1~5_combout ))))

	.dataa(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datab(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|mux32_8|start[24].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[24].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[24].mux0|or_1~6 .lut_mask = 16'hE6A2;
defparam \my_processor|mux32_8|start[24].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N22
cycloneive_lcell_comb \my_processor|mux32_8|start[24].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[24].mux0|or_1~7_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|mux32_8|start[24].mux0|or_1~6_combout )))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// ((\my_processor|mux32_8|start[24].mux0|or_1~6_combout  & (\my_processor|alu_2|Add0~48_combout )) # (!\my_processor|mux32_8|start[24].mux0|or_1~6_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [24])))))

	.dataa(\my_processor|alu_2|Add0~48_combout ),
	.datab(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|mux32_8|start[24].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[24].mux0|or_1~7 .lut_mask = 16'hEE30;
defparam \my_processor|mux32_8|start[24].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneive_lcell_comb \my_regfile|start2[31].reg32_2|start[24].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[31].reg32_2|start[24].dff1|q~feeder_combout  = \my_processor|mux32_8|start[24].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[24].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[31].reg32_2|start[24].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[24].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[31].reg32_2|start[24].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N13
dffeas \my_regfile|start2[31].reg32_2|start[24].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[31].reg32_2|start[24].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[24].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[24].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[24].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~544 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~544_combout  = (\my_regfile|decoder3|d4|d2|and3~5_combout  & (\my_regfile|start2[1].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[2].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and3~5_combout  & ((\my_regfile|start2[2].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and2~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datad(\my_regfile|start2[1].reg32_2|start[24].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~544 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[24]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~543 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~543_combout  = (\my_regfile|start2[25].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|start2[9].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~543 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[24]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~545 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~545_combout  = (\my_regfile|decoder3|d4|d2|and1~6_combout  & (\my_regfile|start2[3].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and1~6_combout  & (((\my_regfile|start2[4].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datad(\my_regfile|start2[4].reg32_2|start[24].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~545 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[24]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~549 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~549_combout  = (\my_regfile|start2[12].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~549 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[24]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~548 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~548_combout  = (\my_regfile|start2[10].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and2~5_combout  & ((\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|start2[11].reg32_2|start[24].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~548 .lut_mask = 16'hBB0B;
defparam \my_regfile|start5[0].trb2|out[24]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~547 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~547_combout  = (\my_regfile|start2[8].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[8].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~547 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[24]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~546 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~546_combout  = (\my_regfile|start2[6].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[24].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[6].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~546 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[24]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~550 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~550_combout  = (\my_regfile|start5[0].trb2|out[24]~549_combout  & (\my_regfile|start5[0].trb2|out[24]~548_combout  & (\my_regfile|start5[0].trb2|out[24]~547_combout  & \my_regfile|start5[0].trb2|out[24]~546_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[24]~549_combout ),
	.datab(\my_regfile|start5[0].trb2|out[24]~548_combout ),
	.datac(\my_regfile|start5[0].trb2|out[24]~547_combout ),
	.datad(\my_regfile|start5[0].trb2|out[24]~546_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~550 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[24]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~551 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~551_combout  = (\my_regfile|start5[0].trb2|out[24]~544_combout  & (\my_regfile|start5[0].trb2|out[24]~543_combout  & (\my_regfile|start5[0].trb2|out[24]~545_combout  & \my_regfile|start5[0].trb2|out[24]~550_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[24]~544_combout ),
	.datab(\my_regfile|start5[0].trb2|out[24]~543_combout ),
	.datac(\my_regfile|start5[0].trb2|out[24]~545_combout ),
	.datad(\my_regfile|start5[0].trb2|out[24]~550_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~551 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[24]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~555 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~555_combout  = (\my_regfile|decoder3|d6|d2|and1~5_combout  & (\my_regfile|start2[19].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and1~5_combout  & (((\my_regfile|start2[18].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|start2[18].reg32_2|start[24].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~555 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[24]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~556 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~556_combout  = (\my_regfile|start2[20].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[20].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[21].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~556 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[24]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~552 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~552_combout  = (\my_regfile|decoder3|d5|d1|and1~5_combout  & (\my_regfile|start2[15].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and1~5_combout  & ((\my_regfile|start2[14].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datab(\my_regfile|start2[14].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[15].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~552 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[24]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~553 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~553_combout  = (((\my_regfile|start2[16].reg32_2|start[24].dff1|q~q  & \my_processor|mux5_1|start[4].mux0|or_1~0_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_regfile|start2[16].reg32_2|start[24].dff1|q~q ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~553 .lut_mask = 16'h8FFF;
defparam \my_regfile|start5[0].trb2|out[24]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~554 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~554_combout  = (\my_regfile|start5[0].trb2|out[24]~552_combout  & (\my_regfile|start5[0].trb2|out[24]~553_combout  & ((\my_regfile|start2[17].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[24]~552_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[24]~553_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~554 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[24]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~559 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~559_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~559 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[24]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~557 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~557_combout  = (\my_regfile|decoder3|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~557 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[24]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~560 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~560_combout  = (\my_regfile|start2[29].reg32_2|start[24].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[29].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and3~0_combout  & ((\my_regfile|start2[30].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[24].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~560 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[24]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~558 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~558_combout  = (\my_regfile|start2[24].reg32_2|start[24].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[24].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[24].reg32_2|start[24].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|start2[26].reg32_2|start[24].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~558 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[24]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~561 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~561_combout  = (\my_regfile|start5[0].trb2|out[24]~559_combout  & (\my_regfile|start5[0].trb2|out[24]~557_combout  & (\my_regfile|start5[0].trb2|out[24]~560_combout  & \my_regfile|start5[0].trb2|out[24]~558_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[24]~559_combout ),
	.datab(\my_regfile|start5[0].trb2|out[24]~557_combout ),
	.datac(\my_regfile|start5[0].trb2|out[24]~560_combout ),
	.datad(\my_regfile|start5[0].trb2|out[24]~558_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~561 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[24]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~562 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~562_combout  = (\my_regfile|start5[0].trb2|out[24]~555_combout  & (\my_regfile|start5[0].trb2|out[24]~556_combout  & (\my_regfile|start5[0].trb2|out[24]~554_combout  & \my_regfile|start5[0].trb2|out[24]~561_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[24]~555_combout ),
	.datab(\my_regfile|start5[0].trb2|out[24]~556_combout ),
	.datac(\my_regfile|start5[0].trb2|out[24]~554_combout ),
	.datad(\my_regfile|start5[0].trb2|out[24]~561_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~562 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[24]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~563 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~563_combout  = (\my_regfile|start5[0].trb2|out[24]~551_combout  & (\my_regfile|start5[0].trb2|out[24]~562_combout  & ((\my_regfile|start2[31].reg32_2|start[24].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[24].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start5[0].trb2|out[24]~551_combout ),
	.datad(\my_regfile|start5[0].trb2|out[24]~562_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~563 .lut_mask = 16'hB000;
defparam \my_regfile|start5[0].trb2|out[24]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[24]~768 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[24]~768_combout  = (\my_regfile|start5[0].trb2|out[24]~563_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[24]~563_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[24]~768_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[24]~768 .lut_mask = 16'hF0FF;
defparam \my_regfile|start5[0].trb2|out[24]~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N2
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~52 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~52_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out[21]~59_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|alu_2|Add0~48_combout ))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (\my_regfile|start5[0].trb2|out[24]~768_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[24]~768_combout ),
	.datab(\my_processor|alu_2|Add0~48_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~52 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_counter1|pc_out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N4
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~53 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~53_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_processor|pc_counter1|pc_out~52_combout  & (\my_processor|alu_3|Add0~48_combout )) # (!\my_processor|pc_counter1|pc_out~52_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [24]))))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out~52_combout ))))

	.dataa(\my_processor|alu_3|Add0~48_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out~52_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~53 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_counter1|pc_out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N5
dffeas \my_processor|pc_counter1|pc_out[24] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[24] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N24
cycloneive_lcell_comb \my_processor|alu_2|Add0~24 (
// Equation(s):
// \my_processor|alu_2|Add0~24_combout  = (\my_processor|pc_counter1|pc_out [12] & (\my_processor|alu_2|Add0~23  $ (GND))) # (!\my_processor|pc_counter1|pc_out [12] & (!\my_processor|alu_2|Add0~23  & VCC))
// \my_processor|alu_2|Add0~25  = CARRY((\my_processor|pc_counter1|pc_out [12] & !\my_processor|alu_2|Add0~23 ))

	.dataa(\my_processor|pc_counter1|pc_out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~23 ),
	.combout(\my_processor|alu_2|Add0~24_combout ),
	.cout(\my_processor|alu_2|Add0~25 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~24 .lut_mask = 16'hA50A;
defparam \my_processor|alu_2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N26
cycloneive_lcell_comb \my_processor|alu_2|Add0~26 (
// Equation(s):
// \my_processor|alu_2|Add0~26_combout  = (\my_processor|pc_counter1|pc_out [13] & (!\my_processor|alu_2|Add0~25 )) # (!\my_processor|pc_counter1|pc_out [13] & ((\my_processor|alu_2|Add0~25 ) # (GND)))
// \my_processor|alu_2|Add0~27  = CARRY((!\my_processor|alu_2|Add0~25 ) # (!\my_processor|pc_counter1|pc_out [13]))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~25 ),
	.combout(\my_processor|alu_2|Add0~26_combout ),
	.cout(\my_processor|alu_2|Add0~27 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~26 .lut_mask = 16'h3C3F;
defparam \my_processor|alu_2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N28
cycloneive_lcell_comb \my_processor|alu_2|Add0~28 (
// Equation(s):
// \my_processor|alu_2|Add0~28_combout  = (\my_processor|pc_counter1|pc_out [14] & (\my_processor|alu_2|Add0~27  $ (GND))) # (!\my_processor|pc_counter1|pc_out [14] & (!\my_processor|alu_2|Add0~27  & VCC))
// \my_processor|alu_2|Add0~29  = CARRY((\my_processor|pc_counter1|pc_out [14] & !\my_processor|alu_2|Add0~27 ))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~27 ),
	.combout(\my_processor|alu_2|Add0~28_combout ),
	.cout(\my_processor|alu_2|Add0~29 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~28 .lut_mask = 16'hC30C;
defparam \my_processor|alu_2|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N30
cycloneive_lcell_comb \my_processor|alu_2|Add0~30 (
// Equation(s):
// \my_processor|alu_2|Add0~30_combout  = (\my_processor|pc_counter1|pc_out [15] & (!\my_processor|alu_2|Add0~29 )) # (!\my_processor|pc_counter1|pc_out [15] & ((\my_processor|alu_2|Add0~29 ) # (GND)))
// \my_processor|alu_2|Add0~31  = CARRY((!\my_processor|alu_2|Add0~29 ) # (!\my_processor|pc_counter1|pc_out [15]))

	.dataa(\my_processor|pc_counter1|pc_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~29 ),
	.combout(\my_processor|alu_2|Add0~30_combout ),
	.cout(\my_processor|alu_2|Add0~31 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~30 .lut_mask = 16'h5A5F;
defparam \my_processor|alu_2|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N0
cycloneive_lcell_comb \my_processor|alu_2|Add0~32 (
// Equation(s):
// \my_processor|alu_2|Add0~32_combout  = (\my_processor|pc_counter1|pc_out [16] & (\my_processor|alu_2|Add0~31  $ (GND))) # (!\my_processor|pc_counter1|pc_out [16] & (!\my_processor|alu_2|Add0~31  & VCC))
// \my_processor|alu_2|Add0~33  = CARRY((\my_processor|pc_counter1|pc_out [16] & !\my_processor|alu_2|Add0~31 ))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~31 ),
	.combout(\my_processor|alu_2|Add0~32_combout ),
	.cout(\my_processor|alu_2|Add0~33 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~32 .lut_mask = 16'hC30C;
defparam \my_processor|alu_2|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N2
cycloneive_lcell_comb \my_processor|alu_2|Add0~34 (
// Equation(s):
// \my_processor|alu_2|Add0~34_combout  = (\my_processor|pc_counter1|pc_out [17] & (!\my_processor|alu_2|Add0~33 )) # (!\my_processor|pc_counter1|pc_out [17] & ((\my_processor|alu_2|Add0~33 ) # (GND)))
// \my_processor|alu_2|Add0~35  = CARRY((!\my_processor|alu_2|Add0~33 ) # (!\my_processor|pc_counter1|pc_out [17]))

	.dataa(\my_processor|pc_counter1|pc_out [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~33 ),
	.combout(\my_processor|alu_2|Add0~34_combout ),
	.cout(\my_processor|alu_2|Add0~35 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~34 .lut_mask = 16'h5A5F;
defparam \my_processor|alu_2|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N4
cycloneive_lcell_comb \my_processor|alu_2|Add0~36 (
// Equation(s):
// \my_processor|alu_2|Add0~36_combout  = (\my_processor|pc_counter1|pc_out [18] & (\my_processor|alu_2|Add0~35  $ (GND))) # (!\my_processor|pc_counter1|pc_out [18] & (!\my_processor|alu_2|Add0~35  & VCC))
// \my_processor|alu_2|Add0~37  = CARRY((\my_processor|pc_counter1|pc_out [18] & !\my_processor|alu_2|Add0~35 ))

	.dataa(\my_processor|pc_counter1|pc_out [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~35 ),
	.combout(\my_processor|alu_2|Add0~36_combout ),
	.cout(\my_processor|alu_2|Add0~37 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~36 .lut_mask = 16'hA50A;
defparam \my_processor|alu_2|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N6
cycloneive_lcell_comb \my_processor|alu_2|Add0~38 (
// Equation(s):
// \my_processor|alu_2|Add0~38_combout  = (\my_processor|pc_counter1|pc_out [19] & (!\my_processor|alu_2|Add0~37 )) # (!\my_processor|pc_counter1|pc_out [19] & ((\my_processor|alu_2|Add0~37 ) # (GND)))
// \my_processor|alu_2|Add0~39  = CARRY((!\my_processor|alu_2|Add0~37 ) # (!\my_processor|pc_counter1|pc_out [19]))

	.dataa(\my_processor|pc_counter1|pc_out [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~37 ),
	.combout(\my_processor|alu_2|Add0~38_combout ),
	.cout(\my_processor|alu_2|Add0~39 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~38 .lut_mask = 16'h5A5F;
defparam \my_processor|alu_2|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N8
cycloneive_lcell_comb \my_processor|alu_2|Add0~40 (
// Equation(s):
// \my_processor|alu_2|Add0~40_combout  = (\my_processor|pc_counter1|pc_out [20] & (\my_processor|alu_2|Add0~39  $ (GND))) # (!\my_processor|pc_counter1|pc_out [20] & (!\my_processor|alu_2|Add0~39  & VCC))
// \my_processor|alu_2|Add0~41  = CARRY((\my_processor|pc_counter1|pc_out [20] & !\my_processor|alu_2|Add0~39 ))

	.dataa(\my_processor|pc_counter1|pc_out [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~39 ),
	.combout(\my_processor|alu_2|Add0~40_combout ),
	.cout(\my_processor|alu_2|Add0~41 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~40 .lut_mask = 16'hA50A;
defparam \my_processor|alu_2|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N10
cycloneive_lcell_comb \my_processor|alu_2|Add0~42 (
// Equation(s):
// \my_processor|alu_2|Add0~42_combout  = (\my_processor|pc_counter1|pc_out [21] & (!\my_processor|alu_2|Add0~41 )) # (!\my_processor|pc_counter1|pc_out [21] & ((\my_processor|alu_2|Add0~41 ) # (GND)))
// \my_processor|alu_2|Add0~43  = CARRY((!\my_processor|alu_2|Add0~41 ) # (!\my_processor|pc_counter1|pc_out [21]))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~41 ),
	.combout(\my_processor|alu_2|Add0~42_combout ),
	.cout(\my_processor|alu_2|Add0~43 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~42 .lut_mask = 16'h3C3F;
defparam \my_processor|alu_2|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N12
cycloneive_lcell_comb \my_processor|alu_2|Add0~44 (
// Equation(s):
// \my_processor|alu_2|Add0~44_combout  = (\my_processor|pc_counter1|pc_out [22] & (\my_processor|alu_2|Add0~43  $ (GND))) # (!\my_processor|pc_counter1|pc_out [22] & (!\my_processor|alu_2|Add0~43  & VCC))
// \my_processor|alu_2|Add0~45  = CARRY((\my_processor|pc_counter1|pc_out [22] & !\my_processor|alu_2|Add0~43 ))

	.dataa(\my_processor|pc_counter1|pc_out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~43 ),
	.combout(\my_processor|alu_2|Add0~44_combout ),
	.cout(\my_processor|alu_2|Add0~45 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~44 .lut_mask = 16'hA50A;
defparam \my_processor|alu_2|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N14
cycloneive_lcell_comb \my_processor|alu_2|Add0~46 (
// Equation(s):
// \my_processor|alu_2|Add0~46_combout  = (\my_processor|pc_counter1|pc_out [23] & (!\my_processor|alu_2|Add0~45 )) # (!\my_processor|pc_counter1|pc_out [23] & ((\my_processor|alu_2|Add0~45 ) # (GND)))
// \my_processor|alu_2|Add0~47  = CARRY((!\my_processor|alu_2|Add0~45 ) # (!\my_processor|pc_counter1|pc_out [23]))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~45 ),
	.combout(\my_processor|alu_2|Add0~46_combout ),
	.cout(\my_processor|alu_2|Add0~47 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~46 .lut_mask = 16'h3C3F;
defparam \my_processor|alu_2|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N16
cycloneive_lcell_comb \my_processor|alu_2|Add0~48 (
// Equation(s):
// \my_processor|alu_2|Add0~48_combout  = (\my_processor|pc_counter1|pc_out [24] & (\my_processor|alu_2|Add0~47  $ (GND))) # (!\my_processor|pc_counter1|pc_out [24] & (!\my_processor|alu_2|Add0~47  & VCC))
// \my_processor|alu_2|Add0~49  = CARRY((\my_processor|pc_counter1|pc_out [24] & !\my_processor|alu_2|Add0~47 ))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~47 ),
	.combout(\my_processor|alu_2|Add0~48_combout ),
	.cout(\my_processor|alu_2|Add0~49 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~48 .lut_mask = 16'hC30C;
defparam \my_processor|alu_2|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N18
cycloneive_lcell_comb \my_processor|alu_3|Add0~50 (
// Equation(s):
// \my_processor|alu_3|Add0~50_combout  = (\my_processor|alu_2|Add0~50_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_processor|alu_3|Add0~49  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (!\my_processor|alu_3|Add0~49 )))) # (!\my_processor|alu_2|Add0~50_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|alu_3|Add0~49 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((\my_processor|alu_3|Add0~49 ) # (GND)))))
// \my_processor|alu_3|Add0~51  = CARRY((\my_processor|alu_2|Add0~50_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|alu_3|Add0~49 )) # (!\my_processor|alu_2|Add0~50_combout  & ((!\my_processor|alu_3|Add0~49 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|alu_2|Add0~50_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~49 ),
	.combout(\my_processor|alu_3|Add0~50_combout ),
	.cout(\my_processor|alu_3|Add0~51 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~50 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N24
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~54 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~54_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [25]))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (\my_regfile|start5[0].trb2|out[25]~769_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[25]~769_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~54 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_counter1|pc_out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N22
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~55 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~55_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|pc_counter1|pc_out~54_combout  & (\my_processor|alu_3|Add0~50_combout )) # (!\my_processor|pc_counter1|pc_out~54_combout  & 
// ((\my_processor|alu_2|Add0~50_combout ))))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out~54_combout ))))

	.dataa(\my_processor|alu_3|Add0~50_combout ),
	.datab(\my_processor|alu_2|Add0~50_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out~54_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~55 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_counter1|pc_out~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N23
dffeas \my_processor|pc_counter1|pc_out[25] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[25] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N18
cycloneive_lcell_comb \my_processor|alu_2|Add0~50 (
// Equation(s):
// \my_processor|alu_2|Add0~50_combout  = (\my_processor|pc_counter1|pc_out [25] & (!\my_processor|alu_2|Add0~49 )) # (!\my_processor|pc_counter1|pc_out [25] & ((\my_processor|alu_2|Add0~49 ) # (GND)))
// \my_processor|alu_2|Add0~51  = CARRY((!\my_processor|alu_2|Add0~49 ) # (!\my_processor|pc_counter1|pc_out [25]))

	.dataa(\my_processor|pc_counter1|pc_out [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~49 ),
	.combout(\my_processor|alu_2|Add0~50_combout ),
	.cout(\my_processor|alu_2|Add0~51 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~50 .lut_mask = 16'h5A5F;
defparam \my_processor|alu_2|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N0
cycloneive_lcell_comb \my_processor|mux32_1|start[25].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[25].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[25]~584_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_regfile|start5[0].trb2|out[25]~584_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[25].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[25].mux0|or_1~0 .lut_mask = 16'hB8BB;
defparam \my_processor|mux32_1|start[25].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \my_processor|alu_1|Add0~50 (
// Equation(s):
// \my_processor|alu_1|Add0~50_combout  = (\my_regfile|start4[0].trb1|out[25]~382_combout  & ((\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & (\my_processor|alu_1|Add0~49  & VCC)) # (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add0~49 )))) # (!\my_regfile|start4[0].trb1|out[25]~382_combout  & ((\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add0~49 )) # (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Add0~49 ) # (GND)))))
// \my_processor|alu_1|Add0~51  = CARRY((\my_regfile|start4[0].trb1|out[25]~382_combout  & (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~49 )) # (!\my_regfile|start4[0].trb1|out[25]~382_combout  & 
// ((!\my_processor|alu_1|Add0~49 ) # (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[25]~382_combout ),
	.datab(\my_processor|mux32_1|start[25].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~49 ),
	.combout(\my_processor|alu_1|Add0~50_combout ),
	.cout(\my_processor|alu_1|Add0~51 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~50 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~47 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~46_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~23_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~23_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~47 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~45 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|alu_1|ShiftRight0~44_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~45 .lut_mask = 16'hA280;
defparam \my_processor|alu_1|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~48 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~48_combout  = (\my_processor|alu_1|ShiftRight0~45_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|alu_1|ShiftRight0~47_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~47_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~48 .lut_mask = 16'hFF50;
defparam \my_processor|alu_1|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~99 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~99_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|alu_1|ShiftRight0~48_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~99 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \my_processor|alu_1|Add1~50 (
// Equation(s):
// \my_processor|alu_1|Add1~50_combout  = (\my_regfile|start4[0].trb1|out[25]~382_combout  & ((\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~49 )) # (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~49  & VCC)))) # (!\my_regfile|start4[0].trb1|out[25]~382_combout  & ((\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~49 ) # (GND))) # (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~49 ))))
// \my_processor|alu_1|Add1~51  = CARRY((\my_regfile|start4[0].trb1|out[25]~382_combout  & (\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~49 )) # (!\my_regfile|start4[0].trb1|out[25]~382_combout  & 
// ((\my_processor|mux32_1|start[25].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~49 ))))

	.dataa(\my_regfile|start4[0].trb1|out[25]~382_combout ),
	.datab(\my_processor|mux32_1|start[25].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~49 ),
	.combout(\my_processor|alu_1|Add1~50_combout ),
	.cout(\my_processor|alu_1|Add1~51 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~50 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~77 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~73_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~76_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~76_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~77 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~87 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~87_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[23]~530_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[25]~382_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[25]~382_combout ),
	.datad(\my_regfile|start4[0].trb1|out[23]~530_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~87 .lut_mask = 16'h5410;
defparam \my_processor|alu_1|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~88 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~88_combout  = (\my_processor|alu_1|ShiftLeft0~87_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|alu_1|ShiftLeft0~85_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|alu_1|ShiftLeft0~87_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~88 .lut_mask = 16'hEECC;
defparam \my_processor|alu_1|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~48 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~43_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~47_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~47_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~48 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~65 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~61_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~64_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftLeft0~64_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~65 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~66 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~48_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~65_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~48_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~66 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[25].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[25].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector24~0_combout  & (((\my_processor|mux32_2|start[30].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector24~0_combout  & 
// ((\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~88_combout )) # (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftLeft0~66_combout )))))

	.dataa(\my_processor|alu_1|Selector24~0_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~88_combout ),
	.datac(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[25].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[25].mux0|or_1~0 .lut_mask = 16'hE5E0;
defparam \my_processor|mux32_8|start[25].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
cycloneive_lcell_comb \my_processor|alu_1|Selector30~3 (
// Equation(s):
// \my_processor|alu_1|Selector30~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # (\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~3 .lut_mask = 16'hFAFA;
defparam \my_processor|alu_1|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~32 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~31_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftLeft0~27_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~31_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~32 .lut_mask = 16'hCCF0;
defparam \my_processor|alu_1|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~17 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~12_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~16_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|alu_1|ShiftLeft0~16_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~17 .lut_mask = 16'hEE44;
defparam \my_processor|alu_1|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~33 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~17_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~32_combout ))

	.dataa(\my_processor|alu_1|ShiftLeft0~32_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~33 .lut_mask = 16'hFA0A;
defparam \my_processor|alu_1|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~34 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftLeft0~5_combout  & (!\my_processor|alu_1|Selector30~3_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|alu_1|ShiftLeft0~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu_1|ShiftLeft0~5_combout ),
	.datac(\my_processor|alu_1|Selector30~3_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~34 .lut_mask = 16'h5D08;
defparam \my_processor|alu_1|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneive_lcell_comb \my_processor|mux32_8|start[25].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[25].mux0|or_1~1_combout  = (\my_processor|alu_1|Selector24~0_combout  & ((\my_processor|mux32_8|start[25].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~77_combout )) # 
// (!\my_processor|mux32_8|start[25].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftLeft0~34_combout ))))) # (!\my_processor|alu_1|Selector24~0_combout  & (((\my_processor|mux32_8|start[25].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~77_combout ),
	.datab(\my_processor|alu_1|Selector24~0_combout ),
	.datac(\my_processor|mux32_8|start[25].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[25].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[25].mux0|or_1~1 .lut_mask = 16'hBCB0;
defparam \my_processor|mux32_8|start[25].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneive_lcell_comb \my_processor|mux32_8|start[25].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[25].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector29~4_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout  & (\my_processor|alu_1|Selector29~6_combout ))) # (!\my_processor|alu_1|Selector29~4_combout  & 
// (((\my_processor|mux32_8|start[25].mux0|or_1~1_combout ) # (!\my_processor|alu_1|Selector29~6_combout ))))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datac(\my_processor|alu_1|Selector29~6_combout ),
	.datad(\my_processor|mux32_8|start[25].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[25].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[25].mux0|or_1~2 .lut_mask = 16'hD585;
defparam \my_processor|mux32_8|start[25].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneive_lcell_comb \my_processor|mux32_8|start[25].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[25].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector29~6_combout  & (((\my_processor|mux32_8|start[25].mux0|or_1~2_combout )))) # (!\my_processor|alu_1|Selector29~6_combout  & 
// ((\my_processor|mux32_8|start[25].mux0|or_1~2_combout  & ((\my_processor|alu_1|Add1~50_combout ))) # (!\my_processor|mux32_8|start[25].mux0|or_1~2_combout  & (\my_processor|alu_1|ShiftRight0~99_combout ))))

	.dataa(\my_processor|alu_1|Selector29~6_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~99_combout ),
	.datac(\my_processor|alu_1|Add1~50_combout ),
	.datad(\my_processor|mux32_8|start[25].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[25].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[25].mux0|or_1~3 .lut_mask = 16'hFA44;
defparam \my_processor|mux32_8|start[25].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneive_lcell_comb \my_processor|mux32_8|start[25].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[25].mux0|or_1~4_combout  = (\my_processor|alu_1|Selector29~9_combout  & (\my_processor|alu_1|Selector29~10_combout )) # (!\my_processor|alu_1|Selector29~9_combout  & ((\my_processor|alu_1|Selector29~10_combout  & 
// (\my_processor|alu_1|Add0~50_combout )) # (!\my_processor|alu_1|Selector29~10_combout  & ((\my_processor|mux32_8|start[25].mux0|or_1~3_combout )))))

	.dataa(\my_processor|alu_1|Selector29~9_combout ),
	.datab(\my_processor|alu_1|Selector29~10_combout ),
	.datac(\my_processor|alu_1|Add0~50_combout ),
	.datad(\my_processor|mux32_8|start[25].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[25].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[25].mux0|or_1~4 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_8|start[25].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneive_lcell_comb \my_processor|mux32_8|start[25].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[25].mux0|or_1~5_combout  = (\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & ((\my_processor|mux32_8|start[25].mux0|or_1~4_combout ) # ((\my_regfile|start4[0].trb1|out[25]~382_combout  & 
// \my_processor|alu_1|Selector29~9_combout )))) # (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & (\my_processor|mux32_8|start[25].mux0|or_1~4_combout  & ((\my_regfile|start4[0].trb1|out[25]~382_combout ) # 
// (!\my_processor|alu_1|Selector29~9_combout ))))

	.dataa(\my_processor|mux32_1|start[25].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[25]~382_combout ),
	.datac(\my_processor|alu_1|Selector29~9_combout ),
	.datad(\my_processor|mux32_8|start[25].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[25].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[25].mux0|or_1~5 .lut_mask = 16'hEF80;
defparam \my_processor|mux32_8|start[25].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneive_lcell_comb \my_processor|mux32_8|start[25].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[25].mux0|or_1~6_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[25].mux0|or_1~5_combout )))) # 
// (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_processor|mux32_8|start[8].mux0|or_1~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datab(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|mux32_8|start[25].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[25].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[25].mux0|or_1~6 .lut_mask = 16'h7654;
defparam \my_processor|mux32_8|start[25].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneive_lcell_comb \my_processor|mux32_8|start[25].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[25].mux0|or_1~7_combout  = (\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[25].mux0|or_1~6_combout  & (\my_processor|alu_2|Add0~50_combout )) # 
// (!\my_processor|mux32_8|start[25].mux0|or_1~6_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [25]))))) # (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (((\my_processor|mux32_8|start[25].mux0|or_1~6_combout ))))

	.dataa(\my_processor|alu_2|Add0~50_combout ),
	.datab(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datac(\my_processor|mux32_8|start[25].mux0|or_1~6_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[25].mux0|or_1~7 .lut_mask = 16'hBCB0;
defparam \my_processor|mux32_8|start[25].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N21
dffeas \my_regfile|start2[28].reg32_2|start[25].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[25].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[25].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[25].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[25].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~367 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~367_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & ((\my_regfile|start2[28].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~367 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[25]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \my_regfile|start4[24].trb1|out[25]~0 (
// Equation(s):
// \my_regfile|start4[24].trb1|out[25]~0_combout  = (\my_regfile|start2[24].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout )

	.dataa(\my_regfile|start2[24].reg32_2|start[25].dff1|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[24].trb1|out[25]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[24].trb1|out[25]~0 .lut_mask = 16'hAAFF;
defparam \my_regfile|start4[24].trb1|out[25]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~368 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~368_combout  = (\my_regfile|start4[0].trb1|out[25]~367_combout  & (\my_regfile|start4[24].trb1|out[25]~0_combout  & ((\my_regfile|start2[25].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[25]~367_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start4[24].trb1|out[25]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~368 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[25]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~362 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~362_combout  = (\my_regfile|decoder2|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and4~0_combout  & ((\my_regfile|start2[9].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~362 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[25]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~364 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~364_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and4~0_combout  & ((\my_regfile|start2[17].reg32_2|start[25].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~364 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[25]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~365 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~365_combout  = (\my_regfile|start2[20].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[20].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~combout  & ((\my_regfile|start2[18].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~365 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[25]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~363 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~363_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[25].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~363 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[25]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~366 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~366_combout  = (\my_regfile|start4[0].trb1|out[25]~362_combout  & (\my_regfile|start4[0].trb1|out[25]~364_combout  & (\my_regfile|start4[0].trb1|out[25]~365_combout  & \my_regfile|start4[0].trb1|out[25]~363_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[25]~362_combout ),
	.datab(\my_regfile|start4[0].trb1|out[25]~364_combout ),
	.datac(\my_regfile|start4[0].trb1|out[25]~365_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~363_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~366 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[25]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~369 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~369_combout  = (\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[25].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_regfile|decoder2|d4|and6~3_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[25].dff1|q~q ),
	.datad(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~369 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[25]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~370 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~370_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & (((\my_regfile|start2[5].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[25].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~370 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[25]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~371 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~371_combout  = (\my_regfile|start4[0].trb1|out[25]~369_combout  & (\my_regfile|start4[0].trb1|out[25]~370_combout  & ((\my_regfile|start2[2].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[25]~369_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[25]~370_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~371 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[25]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~377 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~377_combout  = (\my_regfile|start2[23].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and1~0_combout  & ((\my_regfile|start2[22].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~377 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[25]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~379 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~379_combout  = (\my_regfile|decoder2|d4|d2|and1~0_combout  & (\my_regfile|start2[3].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~0_combout  & (((\my_regfile|start2[31].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~379 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[25]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~380 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~380_combout  = (\my_regfile|start4[0].trb1|out[25]~379_combout  & ((\my_regfile|start2[30].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout )))

	.dataa(gnd),
	.datab(\my_regfile|start2[30].reg32_2|start[25].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~379_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~380 .lut_mask = 16'hCF00;
defparam \my_regfile|start4[0].trb1|out[25]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~378 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~378_combout  = (\my_regfile|decoder2|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and1~0_combout  & (((\my_regfile|start2[29].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start2[29].reg32_2|start[25].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~378 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[25]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~375 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~375_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start2[19].reg32_2|start[25].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~375 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[25]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~374 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~374_combout  = (\my_regfile|decoder2|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and2~0_combout  & (((\my_regfile|start2[15].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start2[15].reg32_2|start[25].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~374 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[25]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~373 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~373_combout  = (\my_regfile|start2[13].reg32_2|start[25].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[13].reg32_2|start[25].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~0_combout  & ((\my_regfile|start2[11].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[25].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~373 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[25]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~372 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~372_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[25].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[25].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[25].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[25].dff1|q~q ),
	.datad(\my_regfile|start2[7].reg32_2|start[25].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~372 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[25]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~376 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~376_combout  = (\my_regfile|start4[0].trb1|out[25]~375_combout  & (\my_regfile|start4[0].trb1|out[25]~374_combout  & (\my_regfile|start4[0].trb1|out[25]~373_combout  & \my_regfile|start4[0].trb1|out[25]~372_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[25]~375_combout ),
	.datab(\my_regfile|start4[0].trb1|out[25]~374_combout ),
	.datac(\my_regfile|start4[0].trb1|out[25]~373_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~372_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~376 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[25]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~381 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~381_combout  = (\my_regfile|start4[0].trb1|out[25]~377_combout  & (\my_regfile|start4[0].trb1|out[25]~380_combout  & (\my_regfile|start4[0].trb1|out[25]~378_combout  & \my_regfile|start4[0].trb1|out[25]~376_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[25]~377_combout ),
	.datab(\my_regfile|start4[0].trb1|out[25]~380_combout ),
	.datac(\my_regfile|start4[0].trb1|out[25]~378_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~376_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~381 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[25]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[25]~382 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[25]~382_combout  = (\my_regfile|start4[0].trb1|out[25]~368_combout  & (\my_regfile|start4[0].trb1|out[25]~366_combout  & (\my_regfile|start4[0].trb1|out[25]~371_combout  & \my_regfile|start4[0].trb1|out[25]~381_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[25]~368_combout ),
	.datab(\my_regfile|start4[0].trb1|out[25]~366_combout ),
	.datac(\my_regfile|start4[0].trb1|out[25]~371_combout ),
	.datad(\my_regfile|start4[0].trb1|out[25]~381_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[25]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[25]~382 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[25]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \my_processor|alu_1|Add0~52 (
// Equation(s):
// \my_processor|alu_1|Add0~52_combout  = ((\my_processor|mux32_1|start[26].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[26]~403_combout  $ (!\my_processor|alu_1|Add0~51 )))) # (GND)
// \my_processor|alu_1|Add0~53  = CARRY((\my_processor|mux32_1|start[26].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[26]~403_combout ) # (!\my_processor|alu_1|Add0~51 ))) # (!\my_processor|mux32_1|start[26].mux0|or_1~0_combout  & 
// (\my_regfile|start4[0].trb1|out[26]~403_combout  & !\my_processor|alu_1|Add0~51 )))

	.dataa(\my_processor|mux32_1|start[26].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~403_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~51 ),
	.combout(\my_processor|alu_1|Add0~52_combout ),
	.cout(\my_processor|alu_1|Add0~53 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~52 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N4
cycloneive_lcell_comb \my_processor|mux32_8|start[26].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[26].mux0|or_1~4_combout  = (\my_processor|alu_1|Selector29~9_combout  & ((\my_regfile|start4[0].trb1|out[26]~403_combout  & ((\my_processor|alu_1|Selector29~10_combout ) # (\my_processor|mux32_1|start[26].mux0|or_1~0_combout 
// ))) # (!\my_regfile|start4[0].trb1|out[26]~403_combout  & (\my_processor|alu_1|Selector29~10_combout  & \my_processor|mux32_1|start[26].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector29~9_combout  & (((\my_processor|alu_1|Selector29~10_combout 
// ))))

	.dataa(\my_processor|alu_1|Selector29~9_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~403_combout ),
	.datac(\my_processor|alu_1|Selector29~10_combout ),
	.datad(\my_processor|mux32_1|start[26].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[26].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[26].mux0|or_1~4 .lut_mask = 16'hF8D0;
defparam \my_processor|mux32_8|start[26].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~55 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~6_combout  & (\my_regfile|start4[0].trb1|out[30]~488_combout )) # (!\my_processor|alu_1|ShiftLeft0~6_combout  & 
// ((\my_regfile|start4[0].trb1|out[31]~445_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_1|ShiftLeft0~6_combout ),
	.datac(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.datad(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~55 .lut_mask = 16'hA280;
defparam \my_processor|alu_1|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~58 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~58_combout  = (\my_processor|alu_1|ShiftRight0~55_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|alu_1|ShiftRight0~57_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~55_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~58 .lut_mask = 16'hF5F0;
defparam \my_processor|alu_1|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~100 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~100_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|alu_1|ShiftRight0~58_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~100 .lut_mask = 16'hBB88;
defparam \my_processor|alu_1|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N28
cycloneive_lcell_comb \my_processor|mux32_8|start[26].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[26].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector24~0_combout  & (((\my_processor|alu_1|ShiftLeft0~80_combout  & \my_processor|mux32_2|start[30].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector24~0_combout  & 
// ((\my_processor|alu_1|ShiftLeft0~91_combout ) # ((!\my_processor|mux32_2|start[30].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~91_combout ),
	.datab(\my_processor|alu_1|Selector24~0_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~80_combout ),
	.datad(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[26].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[26].mux0|or_1~0 .lut_mask = 16'hE233;
defparam \my_processor|mux32_8|start[26].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~37 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~36_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~21_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~37 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~38 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~8_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|alu_1|ShiftLeft0~37_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftLeft0~8_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~38 .lut_mask = 16'h7340;
defparam \my_processor|alu_1|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~69 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~68_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~53_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~69 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N18
cycloneive_lcell_comb \my_processor|mux32_8|start[26].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[26].mux0|or_1~1_combout  = (\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & (\my_processor|mux32_8|start[26].mux0|or_1~0_combout )) # (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & 
// ((\my_processor|mux32_8|start[26].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftLeft0~69_combout ))) # (!\my_processor|mux32_8|start[26].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~38_combout ))))

	.dataa(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datab(\my_processor|mux32_8|start[26].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~38_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[26].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[26].mux0|or_1~1 .lut_mask = 16'hDC98;
defparam \my_processor|mux32_8|start[26].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N8
cycloneive_lcell_comb \my_processor|mux32_8|start[26].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[26].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector29~4_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout  & (\my_processor|alu_1|Selector29~6_combout ))) # (!\my_processor|alu_1|Selector29~4_combout  & 
// (((\my_processor|mux32_8|start[26].mux0|or_1~1_combout ) # (!\my_processor|alu_1|Selector29~6_combout ))))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datac(\my_processor|alu_1|Selector29~6_combout ),
	.datad(\my_processor|mux32_8|start[26].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[26].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[26].mux0|or_1~2 .lut_mask = 16'hD585;
defparam \my_processor|mux32_8|start[26].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \my_processor|alu_1|Add1~52 (
// Equation(s):
// \my_processor|alu_1|Add1~52_combout  = ((\my_processor|mux32_1|start[26].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[26]~403_combout  $ (\my_processor|alu_1|Add1~51 )))) # (GND)
// \my_processor|alu_1|Add1~53  = CARRY((\my_processor|mux32_1|start[26].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[26]~403_combout  & !\my_processor|alu_1|Add1~51 )) # (!\my_processor|mux32_1|start[26].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[26]~403_combout ) # (!\my_processor|alu_1|Add1~51 ))))

	.dataa(\my_processor|mux32_1|start[26].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~403_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~51 ),
	.combout(\my_processor|alu_1|Add1~52_combout ),
	.cout(\my_processor|alu_1|Add1~53 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~52 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[26].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[26].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector29~6_combout  & (((\my_processor|mux32_8|start[26].mux0|or_1~2_combout )))) # (!\my_processor|alu_1|Selector29~6_combout  & 
// ((\my_processor|mux32_8|start[26].mux0|or_1~2_combout  & ((\my_processor|alu_1|Add1~52_combout ))) # (!\my_processor|mux32_8|start[26].mux0|or_1~2_combout  & (\my_processor|alu_1|ShiftRight0~100_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~100_combout ),
	.datab(\my_processor|alu_1|Selector29~6_combout ),
	.datac(\my_processor|mux32_8|start[26].mux0|or_1~2_combout ),
	.datad(\my_processor|alu_1|Add1~52_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[26].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[26].mux0|or_1~3 .lut_mask = 16'hF2C2;
defparam \my_processor|mux32_8|start[26].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N14
cycloneive_lcell_comb \my_processor|mux32_8|start[26].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[26].mux0|or_1~5_combout  = (\my_processor|alu_1|Selector29~9_combout  & (((\my_processor|mux32_8|start[26].mux0|or_1~4_combout )))) # (!\my_processor|alu_1|Selector29~9_combout  & 
// ((\my_processor|mux32_8|start[26].mux0|or_1~4_combout  & (\my_processor|alu_1|Add0~52_combout )) # (!\my_processor|mux32_8|start[26].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[26].mux0|or_1~3_combout )))))

	.dataa(\my_processor|alu_1|Selector29~9_combout ),
	.datab(\my_processor|alu_1|Add0~52_combout ),
	.datac(\my_processor|mux32_8|start[26].mux0|or_1~4_combout ),
	.datad(\my_processor|mux32_8|start[26].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[26].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[26].mux0|or_1~5 .lut_mask = 16'hE5E0;
defparam \my_processor|mux32_8|start[26].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[27]~771_combout ,\my_regfile|start5[0].trb2|out[26]~770_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
cycloneive_lcell_comb \my_processor|mux32_8|start[26].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[26].mux0|or_1~6_combout  = (\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout ))) # 
// (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (\my_processor|mux32_8|start[26].mux0|or_1~5_combout )))

	.dataa(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datab(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_8|start[26].mux0|or_1~5_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[26].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[26].mux0|or_1~6 .lut_mask = 16'hEA62;
defparam \my_processor|mux32_8|start[26].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N6
cycloneive_lcell_comb \my_processor|mux32_8|start[26].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[26].mux0|or_1~7_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|mux32_8|start[26].mux0|or_1~6_combout )))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// ((\my_processor|mux32_8|start[26].mux0|or_1~6_combout  & ((\my_processor|alu_2|Add0~52_combout ))) # (!\my_processor|mux32_8|start[26].mux0|or_1~6_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|alu_2|Add0~52_combout ),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[26].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[26].mux0|or_1~7 .lut_mask = 16'hFC0A;
defparam \my_processor|mux32_8|start[26].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N7
dffeas \my_regfile|start2[2].reg32_2|start[26].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[26].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[26].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[26].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[26].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~586 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~586_combout  = (\my_regfile|start2[2].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[1].reg32_2|start[26].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and3~5_combout ))) # 
// (!\my_regfile|start2[2].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datad(\my_regfile|start2[1].reg32_2|start[26].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~586 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[26]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~587 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~587_combout  = (\my_regfile|start2[4].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|start2[4].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|start2[3].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~587 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[26]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~585 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~585_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & (((\my_regfile|start2[25].reg32_2|start[26].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[26].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~585 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[26]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~589 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~589_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~589 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[26]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~590 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~590_combout  = (\my_regfile|start2[10].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and2~5_combout  & ((\my_regfile|start2[11].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|start2[11].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~590 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[26]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~588 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~588_combout  = (\my_regfile|decoder3|d4|d1|and2~0_combout  & (\my_regfile|start2[6].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and2~0_combout  & (((\my_regfile|start2[5].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~588 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[26]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~591 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~591_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and4~0_combout  & (((\my_regfile|start2[13].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~591 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[26]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~592 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~592_combout  = (\my_regfile|start5[0].trb2|out[26]~589_combout  & (\my_regfile|start5[0].trb2|out[26]~590_combout  & (\my_regfile|start5[0].trb2|out[26]~588_combout  & \my_regfile|start5[0].trb2|out[26]~591_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[26]~589_combout ),
	.datab(\my_regfile|start5[0].trb2|out[26]~590_combout ),
	.datac(\my_regfile|start5[0].trb2|out[26]~588_combout ),
	.datad(\my_regfile|start5[0].trb2|out[26]~591_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~592 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[26]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~593 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~593_combout  = (\my_regfile|start5[0].trb2|out[26]~586_combout  & (\my_regfile|start5[0].trb2|out[26]~587_combout  & (\my_regfile|start5[0].trb2|out[26]~585_combout  & \my_regfile|start5[0].trb2|out[26]~592_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[26]~586_combout ),
	.datab(\my_regfile|start5[0].trb2|out[26]~587_combout ),
	.datac(\my_regfile|start5[0].trb2|out[26]~585_combout ),
	.datad(\my_regfile|start5[0].trb2|out[26]~592_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~593 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[26]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~597 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~597_combout  = (\my_regfile|start2[19].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[19].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~5_combout  & ((\my_regfile|start2[18].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~597 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[26]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~598 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~598_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~598 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[26]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~595 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~595_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[26].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datad(\my_regfile|start2[16].reg32_2|start[26].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~595 .lut_mask = 16'hBF3F;
defparam \my_regfile|start5[0].trb2|out[26]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~594 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~594_combout  = (\my_regfile|start2[14].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[26].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~594 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[26]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~596 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~596_combout  = (\my_regfile|start5[0].trb2|out[26]~595_combout  & (\my_regfile|start5[0].trb2|out[26]~594_combout  & ((\my_regfile|start2[17].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[26]~595_combout ),
	.datab(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[26]~594_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~596 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[26]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~601 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~601_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~601 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[26]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~599 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~599_combout  = (\my_regfile|decoder3|d6|d1|and1~4_combout  & (\my_regfile|start2[23].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and1~4_combout  & ((\my_regfile|start2[22].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~599 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[26]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~600 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~600_combout  = (\my_regfile|decoder3|d7|d2|and2~4_combout  & (\my_regfile|start2[26].reg32_2|start[26].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~4_combout  & ((\my_regfile|start2[24].reg32_2|start[26].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[26].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~600 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[26]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~602 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~602_combout  = (\my_regfile|start2[30].reg32_2|start[26].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[26].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[26].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~602 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[26]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~603 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~603_combout  = (\my_regfile|start5[0].trb2|out[26]~601_combout  & (\my_regfile|start5[0].trb2|out[26]~599_combout  & (\my_regfile|start5[0].trb2|out[26]~600_combout  & \my_regfile|start5[0].trb2|out[26]~602_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[26]~601_combout ),
	.datab(\my_regfile|start5[0].trb2|out[26]~599_combout ),
	.datac(\my_regfile|start5[0].trb2|out[26]~600_combout ),
	.datad(\my_regfile|start5[0].trb2|out[26]~602_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~603 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[26]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~604 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~604_combout  = (\my_regfile|start5[0].trb2|out[26]~597_combout  & (\my_regfile|start5[0].trb2|out[26]~598_combout  & (\my_regfile|start5[0].trb2|out[26]~596_combout  & \my_regfile|start5[0].trb2|out[26]~603_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[26]~597_combout ),
	.datab(\my_regfile|start5[0].trb2|out[26]~598_combout ),
	.datac(\my_regfile|start5[0].trb2|out[26]~596_combout ),
	.datad(\my_regfile|start5[0].trb2|out[26]~603_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~604 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[26]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~605 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~605_combout  = (\my_regfile|start5[0].trb2|out[26]~593_combout  & (\my_regfile|start5[0].trb2|out[26]~604_combout  & ((\my_regfile|start2[31].reg32_2|start[26].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[26]~593_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[26].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[26]~604_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~605 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[26]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[26]~770 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[26]~770_combout  = (\my_regfile|start5[0].trb2|out[26]~605_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[26]~605_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[26]~770_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[26]~770 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[26]~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N22
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~56 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~56_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out[21]~59_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~59_combout  & (\my_processor|alu_2|Add0~52_combout )) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_regfile|start5[0].trb2|out[26]~770_combout )))))

	.dataa(\my_processor|alu_2|Add0~52_combout ),
	.datab(\my_regfile|start5[0].trb2|out[26]~770_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~56 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_counter1|pc_out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N20
cycloneive_lcell_comb \my_processor|alu_3|Add0~52 (
// Equation(s):
// \my_processor|alu_3|Add0~52_combout  = ((\my_processor|alu_2|Add0~52_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [16] $ (!\my_processor|alu_3|Add0~51 )))) # (GND)
// \my_processor|alu_3|Add0~53  = CARRY((\my_processor|alu_2|Add0~52_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]) # (!\my_processor|alu_3|Add0~51 ))) # (!\my_processor|alu_2|Add0~52_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|alu_3|Add0~51 )))

	.dataa(\my_processor|alu_2|Add0~52_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~51 ),
	.combout(\my_processor|alu_3|Add0~52_combout ),
	.cout(\my_processor|alu_3|Add0~53 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~52 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N28
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~57 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~57_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_processor|pc_counter1|pc_out~56_combout  & ((\my_processor|alu_3|Add0~52_combout ))) # (!\my_processor|pc_counter1|pc_out~56_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [26])))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out~56_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datac(\my_processor|pc_counter1|pc_out~56_combout ),
	.datad(\my_processor|alu_3|Add0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~57 .lut_mask = 16'hF838;
defparam \my_processor|pc_counter1|pc_out~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y25_N29
dffeas \my_processor|pc_counter1|pc_out[26] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[26] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N20
cycloneive_lcell_comb \my_processor|alu_2|Add0~52 (
// Equation(s):
// \my_processor|alu_2|Add0~52_combout  = (\my_processor|pc_counter1|pc_out [26] & (\my_processor|alu_2|Add0~51  $ (GND))) # (!\my_processor|pc_counter1|pc_out [26] & (!\my_processor|alu_2|Add0~51  & VCC))
// \my_processor|alu_2|Add0~53  = CARRY((\my_processor|pc_counter1|pc_out [26] & !\my_processor|alu_2|Add0~51 ))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~51 ),
	.combout(\my_processor|alu_2|Add0~52_combout ),
	.cout(\my_processor|alu_2|Add0~53 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~52 .lut_mask = 16'hC30C;
defparam \my_processor|alu_2|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N22
cycloneive_lcell_comb \my_processor|alu_3|Add0~54 (
// Equation(s):
// \my_processor|alu_3|Add0~54_combout  = (\my_processor|alu_2|Add0~54_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_processor|alu_3|Add0~53  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (!\my_processor|alu_3|Add0~53 )))) # (!\my_processor|alu_2|Add0~54_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|alu_3|Add0~53 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((\my_processor|alu_3|Add0~53 ) # (GND)))))
// \my_processor|alu_3|Add0~55  = CARRY((\my_processor|alu_2|Add0~54_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|alu_3|Add0~53 )) # (!\my_processor|alu_2|Add0~54_combout  & ((!\my_processor|alu_3|Add0~53 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|alu_2|Add0~54_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~53 ),
	.combout(\my_processor|alu_3|Add0~54_combout ),
	.cout(\my_processor|alu_3|Add0~55 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~54 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N16
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[21]~58 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[21]~58_combout  = (!\my_processor|alu_1|Equal0~20_combout  & ((\my_processor|and_1~0_combout ) # ((\my_processor|dec_1|d4|d1|and2~5_combout  & !\my_processor|alu_1|LessThan0~62_combout ))))

	.dataa(\my_processor|and_1~0_combout ),
	.datab(\my_processor|alu_1|Equal0~20_combout ),
	.datac(\my_processor|dec_1|d4|d1|and2~5_combout ),
	.datad(\my_processor|alu_1|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[21]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[21]~58 .lut_mask = 16'h2232;
defparam \my_processor|pc_counter1|pc_out[21]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N10
cycloneive_lcell_comb \my_processor|mux32_6|start[27].mux0|and_1~1 (
// Equation(s):
// \my_processor|mux32_6|start[27].mux0|and_1~1_combout  = (\my_processor|dec_1|d4|d1|and4~combout  & ((\my_processor|pc_counter1|pc_out[21]~58_combout  & (\my_processor|alu_3|Add0~54_combout )) # (!\my_processor|pc_counter1|pc_out[21]~58_combout  & 
// ((\my_processor|alu_2|Add0~54_combout )))))

	.dataa(\my_processor|alu_3|Add0~54_combout ),
	.datab(\my_processor|dec_1|d4|d1|and4~combout ),
	.datac(\my_processor|alu_2|Add0~54_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_6|start[27].mux0|and_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_6|start[27].mux0|and_1~1 .lut_mask = 16'h88C0;
defparam \my_processor|mux32_6|start[27].mux0|and_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N18
cycloneive_lcell_comb \my_processor|mux32_6|start[27].mux0|and_1~2 (
// Equation(s):
// \my_processor|mux32_6|start[27].mux0|and_1~2_combout  = (\my_processor|mux32_6|start[27].mux0|and_1~0_combout  & ((\my_processor|mux32_6|start[27].mux0|and_1~1_combout ) # ((\my_regfile|start5[0].trb2|out[27]~771_combout  & 
// !\my_processor|dec_1|d4|d1|and4~combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[27]~771_combout ),
	.datab(\my_processor|dec_1|d4|d1|and4~combout ),
	.datac(\my_processor|mux32_6|start[27].mux0|and_1~0_combout ),
	.datad(\my_processor|mux32_6|start[27].mux0|and_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_6|start[27].mux0|and_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_6|start[27].mux0|and_1~2 .lut_mask = 16'hF020;
defparam \my_processor|mux32_6|start[27].mux0|and_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N19
dffeas \my_processor|pc_counter1|pc_out[27] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_6|start[27].mux0|and_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[27] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N22
cycloneive_lcell_comb \my_processor|alu_2|Add0~54 (
// Equation(s):
// \my_processor|alu_2|Add0~54_combout  = (\my_processor|pc_counter1|pc_out [27] & (!\my_processor|alu_2|Add0~53 )) # (!\my_processor|pc_counter1|pc_out [27] & ((\my_processor|alu_2|Add0~53 ) # (GND)))
// \my_processor|alu_2|Add0~55  = CARRY((!\my_processor|alu_2|Add0~53 ) # (!\my_processor|pc_counter1|pc_out [27]))

	.dataa(gnd),
	.datab(\my_processor|pc_counter1|pc_out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~53 ),
	.combout(\my_processor|alu_2|Add0~54_combout ),
	.cout(\my_processor|alu_2|Add0~55 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~54 .lut_mask = 16'h3C3F;
defparam \my_processor|alu_2|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~83 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftLeft0~79_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftLeft0~82_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftLeft0~79_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|alu_1|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~83 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_1|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~93 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[26]~403_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_regfile|start4[0].trb1|out[27]~361_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[27]~361_combout ),
	.datad(\my_regfile|start4[0].trb1|out[26]~403_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~93 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~92 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[24]~424_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[25]~382_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[25]~382_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~424_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~92 .lut_mask = 16'hC840;
defparam \my_processor|alu_1|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~94 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~94_combout  = (\my_processor|alu_1|ShiftLeft0~92_combout ) # ((\my_processor|alu_1|ShiftLeft0~93_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftLeft0~93_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|alu_1|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~94 .lut_mask = 16'hFF0C;
defparam \my_processor|alu_1|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneive_lcell_comb \my_processor|mux32_8|start[27].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[27].mux0|or_1~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~83_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~94_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_1|ShiftLeft0~83_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_1|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[27].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[27].mux0|or_1~3 .lut_mask = 16'h0D08;
defparam \my_processor|mux32_8|start[27].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneive_lcell_comb \my_processor|mux32_8|start[27].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[27].mux0|or_1~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|mux32_8|start[27].mux0|or_1~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// \my_processor|alu_1|ShiftLeft0~72_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu_1|ShiftLeft0~72_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|mux32_8|start[27].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[27].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[27].mux0|or_1~4 .lut_mask = 16'h0F08;
defparam \my_processor|mux32_8|start[27].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~23 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~23_combout  = (\my_processor|alu_1|ShiftLeft0~9_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu_1|ShiftLeft0~5_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu_1|ShiftLeft0~9_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~23 .lut_mask = 16'hFCF0;
defparam \my_processor|alu_1|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~42 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~23_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|alu_1|ShiftLeft0~41_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_1|ShiftLeft0~23_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_1|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~42 .lut_mask = 16'h4F40;
defparam \my_processor|alu_1|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneive_lcell_comb \my_processor|mux32_8|start[27].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[27].mux0|or_1~5_combout  = (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_processor|mux32_8|start[27].mux0|or_1~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// \my_processor|alu_1|ShiftLeft0~42_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_processor|mux32_8|start[27].mux0|or_1~4_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[27].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[27].mux0|or_1~5 .lut_mask = 16'h3230;
defparam \my_processor|mux32_8|start[27].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N22
cycloneive_lcell_comb \my_processor|mux32_8|start[27].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[27].mux0|or_1~6_combout  = (\my_processor|alu_1|Selector29~1_combout  & (((\my_regfile|start4[0].trb1|out[31]~445_combout )))) # (!\my_processor|alu_1|Selector29~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [11] & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|alu_1|ShiftRight0~73_combout )))))

	.dataa(\my_processor|alu_1|Selector29~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[27].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[27].mux0|or_1~6 .lut_mask = 16'hF1E0;
defparam \my_processor|mux32_8|start[27].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[27].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[27].mux0|or_1~7_combout  = (\my_processor|mux32_8|start[27].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[27].mux0|or_1~5_combout ) # ((\my_processor|mux5_01|start[0].m3|or_1~0_combout  & 
// \my_processor|mux32_8|start[27].mux0|or_1~6_combout ))))

	.dataa(\my_processor|mux32_8|start[27].mux0|or_1~2_combout ),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_processor|mux32_8|start[27].mux0|or_1~5_combout ),
	.datad(\my_processor|mux32_8|start[27].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[27].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[27].mux0|or_1~7 .lut_mask = 16'hA8A0;
defparam \my_processor|mux32_8|start[27].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N6
cycloneive_lcell_comb \my_processor|mux32_8|start[27].mux0|or_1~8 (
// Equation(s):
// \my_processor|mux32_8|start[27].mux0|or_1~8_combout  = (!\my_processor|alu_1|Selector30~8_combout  & ((!\my_processor|mux5_01|start[1].m3|and_1~combout ) # (!\my_processor|mux5_01|start[2].m3|and_1~combout )))

	.dataa(\my_processor|mux5_01|start[2].m3|and_1~combout ),
	.datab(\my_processor|alu_1|Selector30~8_combout ),
	.datac(gnd),
	.datad(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[27].mux0|or_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[27].mux0|or_1~8 .lut_mask = 16'h1133;
defparam \my_processor|mux32_8|start[27].mux0|or_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneive_lcell_comb \my_processor|mux32_1|start[27].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[27].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[27]~626_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|start5[0].trb2|out[27]~626_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[27].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[27].mux0|or_1~0 .lut_mask = 16'hD8DD;
defparam \my_processor|mux32_1|start[27].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \my_processor|alu_1|Add0~54 (
// Equation(s):
// \my_processor|alu_1|Add0~54_combout  = (\my_regfile|start4[0].trb1|out[27]~361_combout  & ((\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & (\my_processor|alu_1|Add0~53  & VCC)) # (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add0~53 )))) # (!\my_regfile|start4[0].trb1|out[27]~361_combout  & ((\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add0~53 )) # (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Add0~53 ) # (GND)))))
// \my_processor|alu_1|Add0~55  = CARRY((\my_regfile|start4[0].trb1|out[27]~361_combout  & (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~53 )) # (!\my_regfile|start4[0].trb1|out[27]~361_combout  & 
// ((!\my_processor|alu_1|Add0~53 ) # (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[27]~361_combout ),
	.datab(\my_processor|mux32_1|start[27].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~53 ),
	.combout(\my_processor|alu_1|Add0~54_combout ),
	.cout(\my_processor|alu_1|Add0~55 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~54 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[27].mux0|or_1~12 (
// Equation(s):
// \my_processor|mux32_8|start[27].mux0|or_1~12_combout  = (!\my_processor|alu_1|Selector30~8_combout  & ((\my_processor|or_3~2_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [4]) # (!\my_processor|or_1~0_combout ))))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(\my_processor|or_1~0_combout ),
	.datac(\my_processor|alu_1|Selector30~8_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[27].mux0|or_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[27].mux0|or_1~12 .lut_mask = 16'h0B0F;
defparam \my_processor|mux32_8|start[27].mux0|or_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \my_processor|alu_1|Add1~54 (
// Equation(s):
// \my_processor|alu_1|Add1~54_combout  = (\my_regfile|start4[0].trb1|out[27]~361_combout  & ((\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~53 )) # (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~53  & VCC)))) # (!\my_regfile|start4[0].trb1|out[27]~361_combout  & ((\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~53 ) # (GND))) # (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~53 ))))
// \my_processor|alu_1|Add1~55  = CARRY((\my_regfile|start4[0].trb1|out[27]~361_combout  & (\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~53 )) # (!\my_regfile|start4[0].trb1|out[27]~361_combout  & 
// ((\my_processor|mux32_1|start[27].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~53 ))))

	.dataa(\my_regfile|start4[0].trb1|out[27]~361_combout ),
	.datab(\my_processor|mux32_1|start[27].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~53 ),
	.combout(\my_processor|alu_1|Add1~54_combout ),
	.cout(\my_processor|alu_1|Add1~55 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~54 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \my_processor|alu_1|Selector4~0 (
// Equation(s):
// \my_processor|alu_1|Selector4~0_combout  = (\my_processor|mux5_01|start[1].m3|and_1~combout  & (\my_processor|mux5_01|start[0].m3|or_1~0_combout )) # (!\my_processor|mux5_01|start[1].m3|and_1~combout  & ((\my_processor|mux5_01|start[0].m3|or_1~0_combout  
// & (\my_processor|alu_1|Add1~54_combout )) # (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_processor|alu_1|Add0~54_combout )))))

	.dataa(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_processor|alu_1|Add1~54_combout ),
	.datad(\my_processor|alu_1|Add0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector4~0 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \my_processor|alu_1|Selector4~1 (
// Equation(s):
// \my_processor|alu_1|Selector4~1_combout  = (\my_processor|mux5_01|start[1].m3|and_1~combout  & ((\my_regfile|start4[0].trb1|out[27]~361_combout  & ((\my_processor|mux32_1|start[27].mux0|or_1~0_combout ) # (\my_processor|alu_1|Selector4~0_combout ))) # 
// (!\my_regfile|start4[0].trb1|out[27]~361_combout  & (\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & \my_processor|alu_1|Selector4~0_combout )))) # (!\my_processor|mux5_01|start[1].m3|and_1~combout  & (((\my_processor|alu_1|Selector4~0_combout ))))

	.dataa(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~361_combout ),
	.datac(\my_processor|mux32_1|start[27].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector4~1 .lut_mask = 16'hFD80;
defparam \my_processor|alu_1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
cycloneive_lcell_comb \my_processor|mux32_8|start[27].mux0|or_1~9 (
// Equation(s):
// \my_processor|mux32_8|start[27].mux0|or_1~9_combout  = (\my_processor|mux32_8|start[27].mux0|or_1~8_combout  & (((\my_processor|mux32_8|start[27].mux0|or_1~12_combout  & \my_processor|alu_1|Selector4~1_combout )))) # 
// (!\my_processor|mux32_8|start[27].mux0|or_1~8_combout  & ((\my_processor|alu_1|Add0~54_combout ) # ((\my_processor|mux32_8|start[27].mux0|or_1~12_combout  & \my_processor|alu_1|Selector4~1_combout ))))

	.dataa(\my_processor|mux32_8|start[27].mux0|or_1~8_combout ),
	.datab(\my_processor|alu_1|Add0~54_combout ),
	.datac(\my_processor|mux32_8|start[27].mux0|or_1~12_combout ),
	.datad(\my_processor|alu_1|Selector4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[27].mux0|or_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[27].mux0|or_1~9 .lut_mask = 16'hF444;
defparam \my_processor|mux32_8|start[27].mux0|or_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneive_lcell_comb \my_processor|mux32_8|start[27].mux0|or_1~10 (
// Equation(s):
// \my_processor|mux32_8|start[27].mux0|or_1~10_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [27])))) # (!\my_processor|dec_1|d5|d2|and4~combout  & 
// ((\my_processor|mux32_8|start[27].mux0|or_1~7_combout ) # ((\my_processor|mux32_8|start[27].mux0|or_1~9_combout ))))

	.dataa(\my_processor|mux32_8|start[27].mux0|or_1~7_combout ),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|mux32_8|start[27].mux0|or_1~9_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[27].mux0|or_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[27].mux0|or_1~10 .lut_mask = 16'hF3E2;
defparam \my_processor|mux32_8|start[27].mux0|or_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[27].mux0|or_1~11 (
// Equation(s):
// \my_processor|mux32_8|start[27].mux0|or_1~11_combout  = (\my_processor|dec_1|d4|d2|and1~combout  & ((\my_processor|alu_2|Add0~54_combout ) # ((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & \my_processor|mux32_8|start[27].mux0|or_1~10_combout )))) 
// # (!\my_processor|dec_1|d4|d2|and1~combout  & (((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & \my_processor|mux32_8|start[27].mux0|or_1~10_combout ))))

	.dataa(\my_processor|dec_1|d4|d2|and1~combout ),
	.datab(\my_processor|alu_2|Add0~54_combout ),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[27].mux0|or_1~10_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[27].mux0|or_1~11 .lut_mask = 16'hF888;
defparam \my_processor|mux32_8|start[27].mux0|or_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N31
dffeas \my_regfile|start2[31].reg32_2|start[27].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[27].mux0|or_1~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[27].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[27].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[27].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~341 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~341_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & (((\my_regfile|start2[3].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~341 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[27]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~354 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~354_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[27].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~354 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[27]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~353 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~353_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start2[7].reg32_2|start[27].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~353 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[27]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~355 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~355_combout  = (\my_regfile|start2[15].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[15].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~0_combout  & ((\my_regfile|start2[14].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~355 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[27]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~356 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~356_combout  = (\my_regfile|start2[21].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[21].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and3~0_combout  & ((\my_regfile|start2[19].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~356 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[27]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~357 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~357_combout  = (\my_regfile|start4[0].trb1|out[27]~354_combout  & (\my_regfile|start4[0].trb1|out[27]~353_combout  & (\my_regfile|start4[0].trb1|out[27]~355_combout  & \my_regfile|start4[0].trb1|out[27]~356_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[27]~354_combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~353_combout ),
	.datac(\my_regfile|start4[0].trb1|out[27]~355_combout ),
	.datad(\my_regfile|start4[0].trb1|out[27]~356_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~357 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[27]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~358 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~358_combout  = (\my_regfile|start2[22].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~0_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~358 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[27]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~359 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~359_combout  = (\my_regfile|decoder2|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and1~0_combout  & (((\my_regfile|start2[29].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[29].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~359 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[27]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~360 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~360_combout  = (\my_regfile|start4[0].trb1|out[27]~358_combout  & (\my_regfile|start4[0].trb1|out[27]~359_combout  & ((\my_regfile|start2[30].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[27]~358_combout ),
	.datad(\my_regfile|start4[0].trb1|out[27]~359_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~360 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[27]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~347 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~347_combout  = (\my_regfile|decoder2|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[24].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~347 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[27]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~348 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~348_combout  = (\my_regfile|decoder2|d7|d1|and4~combout  & (\my_regfile|start2[28].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and4~combout  & (((\my_regfile|start2[26].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~348 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[27]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~343 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~343_combout  = (\my_regfile|start2[10].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[27].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and2~0_combout  & ((\my_regfile|start2[12].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|start2[12].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~343 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[27]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~342 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~342_combout  = (\my_regfile|start2[9].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[9].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~0_combout  & ((\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~342 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[27]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~344 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~344_combout  = (\my_regfile|decoder2|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~0_combout  & (((\my_regfile|start2[16].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[27].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~344 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[27]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~345 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~345_combout  = (\my_regfile|start2[18].reg32_2|start[27].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and4~combout ))) # 
// (!\my_regfile|start2[18].reg32_2|start[27].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and2~0_combout  & ((\my_regfile|start2[20].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[27].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~345 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[27]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~346 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~346_combout  = (\my_regfile|start4[0].trb1|out[27]~343_combout  & (\my_regfile|start4[0].trb1|out[27]~342_combout  & (\my_regfile|start4[0].trb1|out[27]~344_combout  & \my_regfile|start4[0].trb1|out[27]~345_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[27]~343_combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~342_combout ),
	.datac(\my_regfile|start4[0].trb1|out[27]~344_combout ),
	.datad(\my_regfile|start4[0].trb1|out[27]~345_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~346 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[27]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~349 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~349_combout  = (\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[27].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_regfile|decoder2|d4|and6~3_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[27].dff1|q~q ),
	.datad(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~349 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[27]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~350 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~350_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[27].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & (((\my_regfile|start2[5].reg32_2|start[27].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[27].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~350 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[27]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~351 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~351_combout  = (\my_regfile|start4[0].trb1|out[27]~349_combout  & (\my_regfile|start4[0].trb1|out[27]~350_combout  & ((\my_regfile|start2[2].reg32_2|start[27].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~349_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[27].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[27]~350_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~351 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[27]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~352 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~352_combout  = (\my_regfile|start4[0].trb1|out[27]~347_combout  & (\my_regfile|start4[0].trb1|out[27]~348_combout  & (\my_regfile|start4[0].trb1|out[27]~346_combout  & \my_regfile|start4[0].trb1|out[27]~351_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[27]~347_combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~348_combout ),
	.datac(\my_regfile|start4[0].trb1|out[27]~346_combout ),
	.datad(\my_regfile|start4[0].trb1|out[27]~351_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~352 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[27]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[27]~361 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[27]~361_combout  = (\my_regfile|start4[0].trb1|out[27]~341_combout  & (\my_regfile|start4[0].trb1|out[27]~357_combout  & (\my_regfile|start4[0].trb1|out[27]~360_combout  & \my_regfile|start4[0].trb1|out[27]~352_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[27]~341_combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~357_combout ),
	.datac(\my_regfile|start4[0].trb1|out[27]~360_combout ),
	.datad(\my_regfile|start4[0].trb1|out[27]~352_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[27]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[27]~361 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[27]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \my_processor|alu_1|Add0~56 (
// Equation(s):
// \my_processor|alu_1|Add0~56_combout  = ((\my_regfile|start4[0].trb1|out[28]~509_combout  $ (\my_processor|mux32_1|start[28].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~55 )))) # (GND)
// \my_processor|alu_1|Add0~57  = CARRY((\my_regfile|start4[0].trb1|out[28]~509_combout  & ((\my_processor|mux32_1|start[28].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~55 ))) # (!\my_regfile|start4[0].trb1|out[28]~509_combout  & 
// (\my_processor|mux32_1|start[28].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~55 )))

	.dataa(\my_regfile|start4[0].trb1|out[28]~509_combout ),
	.datab(\my_processor|mux32_1|start[28].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~55 ),
	.combout(\my_processor|alu_1|Add0~56_combout ),
	.cout(\my_processor|alu_1|Add0~57 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~56 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~4_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector30~7_combout  & ((\my_regfile|start4[0].trb1|out[28]~509_combout ) # (\my_processor|mux32_1|start[28].mux0|or_1~0_combout ))) 
// # (!\my_processor|alu_1|Selector30~7_combout  & (\my_regfile|start4[0].trb1|out[28]~509_combout  & \my_processor|mux32_1|start[28].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Selector30~7_combout ))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_regfile|start4[0].trb1|out[28]~509_combout ),
	.datad(\my_processor|mux32_1|start[28].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~4 .lut_mask = 16'hECC4;
defparam \my_processor|mux32_2|start[28].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~101 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~101_combout  = (\my_processor|alu_1|Selector29~1_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_processor|alu_1|Selector29~1_combout  & (((\my_processor|alu_1|ShiftRight0~26_combout ) # 
// (\my_processor|alu_1|ShiftRight0~27_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~26_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~27_combout ),
	.datad(\my_processor|alu_1|Selector29~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~101 .lut_mask = 16'hAAFC;
defparam \my_processor|alu_1|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~14 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~6_combout  & (\my_regfile|start4[0].trb1|out[0]~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|alu_1|ShiftLeft0~13_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_1|ShiftLeft0~6_combout ),
	.datac(\my_regfile|start4[0].trb1|out[0]~20_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~14 .lut_mask = 16'hD580;
defparam \my_processor|alu_1|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~45 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~28_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~44_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~44_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~45 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~46 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftLeft0~14_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftLeft0~45_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~14_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~46 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \my_processor|alu_1|Selector29~0 (
// Equation(s):
// \my_processor|alu_1|Selector29~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~0 .lut_mask = 16'hAAEE;
defparam \my_processor|alu_1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~90 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[25]~382_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|start4[0].trb1|out[26]~403_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[25]~382_combout ),
	.datad(\my_regfile|start4[0].trb1|out[26]~403_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~90 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~75 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~62_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~74_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~74_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~75 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~95 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[27]~361_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|start4[0].trb1|out[28]~509_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[27]~361_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~509_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~95 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector29~0_combout  & (\my_processor|alu_1|Selector29~1_combout )) # (!\my_processor|alu_1|Selector29~0_combout  & ((\my_processor|alu_1|Selector29~1_combout  & 
// ((\my_processor|alu_1|ShiftLeft0~86_combout ))) # (!\my_processor|alu_1|Selector29~1_combout  & (\my_processor|alu_1|ShiftLeft0~95_combout ))))

	.dataa(\my_processor|alu_1|Selector29~0_combout ),
	.datab(\my_processor|alu_1|Selector29~1_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~95_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~0 .lut_mask = 16'hDC98;
defparam \my_processor|mux32_2|start[28].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~1_combout  = (\my_processor|alu_1|Selector29~0_combout  & ((\my_processor|mux32_2|start[28].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftLeft0~75_combout ))) # 
// (!\my_processor|mux32_2|start[28].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~90_combout )))) # (!\my_processor|alu_1|Selector29~0_combout  & (((\my_processor|mux32_2|start[28].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|Selector29~0_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~90_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~75_combout ),
	.datad(\my_processor|mux32_2|start[28].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~1 .lut_mask = 16'hF588;
defparam \my_processor|mux32_2|start[28].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~46_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|mux5_01|start[0].m3|or_1~0_combout ) # ((\my_processor|mux32_2|start[28].mux0|or_1~1_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~46_combout ),
	.datad(\my_processor|mux32_2|start[28].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~2 .lut_mask = 16'h7564;
defparam \my_processor|mux32_2|start[28].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~3_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_processor|mux32_2|start[28].mux0|or_1~2_combout  & (\my_processor|alu_1|ShiftRight0~101_combout )) # 
// (!\my_processor|mux32_2|start[28].mux0|or_1~2_combout  & ((\my_regfile|start4[0].trb1|out[31]~445_combout ))))) # (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & (((\my_processor|mux32_2|start[28].mux0|or_1~2_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~101_combout ),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_processor|mux32_2|start[28].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~3 .lut_mask = 16'hBBC0;
defparam \my_processor|mux32_2|start[28].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \my_processor|alu_1|Add1~56 (
// Equation(s):
// \my_processor|alu_1|Add1~56_combout  = ((\my_processor|mux32_1|start[28].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[28]~509_combout  $ (\my_processor|alu_1|Add1~55 )))) # (GND)
// \my_processor|alu_1|Add1~57  = CARRY((\my_processor|mux32_1|start[28].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[28]~509_combout  & !\my_processor|alu_1|Add1~55 )) # (!\my_processor|mux32_1|start[28].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[28]~509_combout ) # (!\my_processor|alu_1|Add1~55 ))))

	.dataa(\my_processor|mux32_1|start[28].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~509_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~55 ),
	.combout(\my_processor|alu_1|Add1~56_combout ),
	.cout(\my_processor|alu_1|Add1~57 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~56 .lut_mask = 16'h964D;
defparam \my_processor|alu_1|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \my_processor|mux32_2|start[28].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_2|start[28].mux0|or_1~5_combout  = (\my_processor|alu_1|Selector30~6_combout  & (\my_processor|mux32_2|start[28].mux0|or_1~4_combout )) # (!\my_processor|alu_1|Selector30~6_combout  & 
// ((\my_processor|mux32_2|start[28].mux0|or_1~4_combout  & (\my_processor|mux32_2|start[28].mux0|or_1~3_combout )) # (!\my_processor|mux32_2|start[28].mux0|or_1~4_combout  & ((\my_processor|alu_1|Add1~56_combout )))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|mux32_2|start[28].mux0|or_1~4_combout ),
	.datac(\my_processor|mux32_2|start[28].mux0|or_1~3_combout ),
	.datad(\my_processor|alu_1|Add1~56_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[28].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[28].mux0|or_1~5 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_2|start[28].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneive_lcell_comb \my_processor|mux32_8|start[28].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[28].mux0|or_1~0_combout  = (!\my_processor|dec_1|d5|d2|and4~combout  & ((\my_processor|alu_1|Selector30~9_combout  & ((\my_processor|mux32_2|start[28].mux0|or_1~5_combout ))) # (!\my_processor|alu_1|Selector30~9_combout  & 
// (\my_processor|alu_1|Add0~56_combout ))))

	.dataa(\my_processor|alu_1|Selector30~9_combout ),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|alu_1|Add0~56_combout ),
	.datad(\my_processor|mux32_2|start[28].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[28].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[28].mux0|or_1~0 .lut_mask = 16'h3210;
defparam \my_processor|mux32_8|start[28].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[29]~773_combout ,\my_regfile|start5[0].trb2|out[28]~772_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N20
cycloneive_lcell_comb \my_processor|mux32_8|start[28].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[28].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_processor|mux32_8|start[28].mux0|or_1~0_combout ) # ((\my_processor|dec_1|d5|d2|and4~combout  & 
// \my_dmem|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|mux32_8|start[28].mux0|or_1~0_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[28].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[28].mux0|or_1~1 .lut_mask = 16'hA8A0;
defparam \my_processor|mux32_8|start[28].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[28].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[28].mux0|or_1~2_combout  = (\my_processor|mux32_8|start[28].mux0|or_1~1_combout ) # ((\my_processor|alu_2|Add0~56_combout  & \my_processor|dec_1|d4|d2|and1~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_2|Add0~56_combout ),
	.datac(\my_processor|dec_1|d4|d2|and1~combout ),
	.datad(\my_processor|mux32_8|start[28].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[28].mux0|or_1~2 .lut_mask = 16'hFFC0;
defparam \my_processor|mux32_8|start[28].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N29
dffeas \my_regfile|start2[31].reg32_2|start[28].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[28].mux0|or_1~2_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[28].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[28].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[28].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~628 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~628_combout  = (\my_regfile|start2[1].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[2].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[1].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and3~5_combout  & ((\my_regfile|start2[2].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|start2[2].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~628 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[28]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~629 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~629_combout  = (\my_regfile|start2[4].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|start2[4].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|start2[3].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~629 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[28]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~627 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~627_combout  = (\my_regfile|start2[25].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~627 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[28]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~630 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~630_combout  = (\my_regfile|start2[6].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~630 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[28]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~632 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~632_combout  = (\my_regfile|start2[11].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))) # 
// (!\my_regfile|start2[11].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|start2[10].reg32_2|start[28].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~632 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[28]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~631 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~631_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~631 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[28]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~633 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~633_combout  = (\my_regfile|decoder3|d5|d1|and3~0_combout  & (\my_regfile|start2[13].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and3~0_combout  & (((\my_regfile|start2[12].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[28].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~633 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[28]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~634 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~634_combout  = (\my_regfile|start5[0].trb2|out[28]~630_combout  & (\my_regfile|start5[0].trb2|out[28]~632_combout  & (\my_regfile|start5[0].trb2|out[28]~631_combout  & \my_regfile|start5[0].trb2|out[28]~633_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[28]~630_combout ),
	.datab(\my_regfile|start5[0].trb2|out[28]~632_combout ),
	.datac(\my_regfile|start5[0].trb2|out[28]~631_combout ),
	.datad(\my_regfile|start5[0].trb2|out[28]~633_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~634 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[28]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~635 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~635_combout  = (\my_regfile|start5[0].trb2|out[28]~628_combout  & (\my_regfile|start5[0].trb2|out[28]~629_combout  & (\my_regfile|start5[0].trb2|out[28]~627_combout  & \my_regfile|start5[0].trb2|out[28]~634_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[28]~628_combout ),
	.datab(\my_regfile|start5[0].trb2|out[28]~629_combout ),
	.datac(\my_regfile|start5[0].trb2|out[28]~627_combout ),
	.datad(\my_regfile|start5[0].trb2|out[28]~634_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~635 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[28]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~640 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~640_combout  = (\my_regfile|start2[21].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[21].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[20].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|start2[20].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~640 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[28]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~639 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~639_combout  = (\my_regfile|start2[18].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~639 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[28]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~637 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~637_combout  = (((\my_regfile|start2[16].reg32_2|start[28].dff1|q~q  & \my_processor|mux5_1|start[4].mux0|or_1~0_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[28].dff1|q~q ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~637 .lut_mask = 16'hD5FF;
defparam \my_regfile|start5[0].trb2|out[28]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~636 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~636_combout  = (\my_regfile|start2[14].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[28].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~636 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[28]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~638 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~638_combout  = (\my_regfile|start5[0].trb2|out[28]~637_combout  & (\my_regfile|start5[0].trb2|out[28]~636_combout  & ((\my_regfile|start2[17].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[28]~637_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[28]~636_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~638 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[28]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~644 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~644_combout  = (\my_regfile|start2[30].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|start2[29].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~644 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[28]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~642 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~642_combout  = (\my_regfile|start2[24].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[24].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~642 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[28]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~643 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~643_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[28].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[28].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[28].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~643 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[28]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~641 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~641_combout  = (\my_regfile|start2[23].reg32_2|start[28].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[28].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~4_combout  & ((\my_regfile|start2[22].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[28].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~641 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[28]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~645 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~645_combout  = (\my_regfile|start5[0].trb2|out[28]~644_combout  & (\my_regfile|start5[0].trb2|out[28]~642_combout  & (\my_regfile|start5[0].trb2|out[28]~643_combout  & \my_regfile|start5[0].trb2|out[28]~641_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[28]~644_combout ),
	.datab(\my_regfile|start5[0].trb2|out[28]~642_combout ),
	.datac(\my_regfile|start5[0].trb2|out[28]~643_combout ),
	.datad(\my_regfile|start5[0].trb2|out[28]~641_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~645 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[28]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~646 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~646_combout  = (\my_regfile|start5[0].trb2|out[28]~640_combout  & (\my_regfile|start5[0].trb2|out[28]~639_combout  & (\my_regfile|start5[0].trb2|out[28]~638_combout  & \my_regfile|start5[0].trb2|out[28]~645_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[28]~640_combout ),
	.datab(\my_regfile|start5[0].trb2|out[28]~639_combout ),
	.datac(\my_regfile|start5[0].trb2|out[28]~638_combout ),
	.datad(\my_regfile|start5[0].trb2|out[28]~645_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~646 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[28]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~647 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~647_combout  = (\my_regfile|start5[0].trb2|out[28]~635_combout  & (\my_regfile|start5[0].trb2|out[28]~646_combout  & ((\my_regfile|start2[31].reg32_2|start[28].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[28].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start5[0].trb2|out[28]~635_combout ),
	.datad(\my_regfile|start5[0].trb2|out[28]~646_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~647 .lut_mask = 16'hB000;
defparam \my_regfile|start5[0].trb2|out[28]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[28]~772 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[28]~772_combout  = (\my_regfile|start5[0].trb2|out[28]~647_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[28]~647_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[28]~772_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[28]~772 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[28]~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N24
cycloneive_lcell_comb \my_processor|alu_3|Add0~56 (
// Equation(s):
// \my_processor|alu_3|Add0~56_combout  = ((\my_processor|alu_2|Add0~56_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [16] $ (!\my_processor|alu_3|Add0~55 )))) # (GND)
// \my_processor|alu_3|Add0~57  = CARRY((\my_processor|alu_2|Add0~56_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]) # (!\my_processor|alu_3|Add0~55 ))) # (!\my_processor|alu_2|Add0~56_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|alu_3|Add0~55 )))

	.dataa(\my_processor|alu_2|Add0~56_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~55 ),
	.combout(\my_processor|alu_3|Add0~56_combout ),
	.cout(\my_processor|alu_3|Add0~57 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~56 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N12
cycloneive_lcell_comb \my_processor|mux32_6|start[28].mux0|and_1~0 (
// Equation(s):
// \my_processor|mux32_6|start[28].mux0|and_1~0_combout  = (\my_processor|dec_1|d4|d1|and4~combout  & ((\my_processor|pc_counter1|pc_out[21]~58_combout  & (\my_processor|alu_3|Add0~56_combout )) # (!\my_processor|pc_counter1|pc_out[21]~58_combout  & 
// ((\my_processor|alu_2|Add0~56_combout )))))

	.dataa(\my_processor|alu_3|Add0~56_combout ),
	.datab(\my_processor|dec_1|d4|d1|and4~combout ),
	.datac(\my_processor|alu_2|Add0~56_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_6|start[28].mux0|and_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_6|start[28].mux0|and_1~0 .lut_mask = 16'h88C0;
defparam \my_processor|mux32_6|start[28].mux0|and_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N4
cycloneive_lcell_comb \my_processor|mux32_6|start[28].mux0|and_1~1 (
// Equation(s):
// \my_processor|mux32_6|start[28].mux0|and_1~1_combout  = (\my_processor|mux32_6|start[27].mux0|and_1~0_combout  & ((\my_processor|mux32_6|start[28].mux0|and_1~0_combout ) # ((\my_regfile|start5[0].trb2|out[28]~772_combout  & 
// !\my_processor|dec_1|d4|d1|and4~combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[28]~772_combout ),
	.datab(\my_processor|dec_1|d4|d1|and4~combout ),
	.datac(\my_processor|mux32_6|start[27].mux0|and_1~0_combout ),
	.datad(\my_processor|mux32_6|start[28].mux0|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_6|start[28].mux0|and_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_6|start[28].mux0|and_1~1 .lut_mask = 16'hF020;
defparam \my_processor|mux32_6|start[28].mux0|and_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N5
dffeas \my_processor|pc_counter1|pc_out[28] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_6|start[28].mux0|and_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[28] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N24
cycloneive_lcell_comb \my_processor|alu_2|Add0~56 (
// Equation(s):
// \my_processor|alu_2|Add0~56_combout  = (\my_processor|pc_counter1|pc_out [28] & (\my_processor|alu_2|Add0~55  $ (GND))) # (!\my_processor|pc_counter1|pc_out [28] & (!\my_processor|alu_2|Add0~55  & VCC))
// \my_processor|alu_2|Add0~57  = CARRY((\my_processor|pc_counter1|pc_out [28] & !\my_processor|alu_2|Add0~55 ))

	.dataa(\my_processor|pc_counter1|pc_out [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~55 ),
	.combout(\my_processor|alu_2|Add0~56_combout ),
	.cout(\my_processor|alu_2|Add0~57 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~56 .lut_mask = 16'hA50A;
defparam \my_processor|alu_2|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N26
cycloneive_lcell_comb \my_processor|alu_3|Add0~58 (
// Equation(s):
// \my_processor|alu_3|Add0~58_combout  = (\my_processor|alu_2|Add0~58_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_processor|alu_3|Add0~57  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (!\my_processor|alu_3|Add0~57 )))) # (!\my_processor|alu_2|Add0~58_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|alu_3|Add0~57 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((\my_processor|alu_3|Add0~57 ) # (GND)))))
// \my_processor|alu_3|Add0~59  = CARRY((\my_processor|alu_2|Add0~58_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|alu_3|Add0~57 )) # (!\my_processor|alu_2|Add0~58_combout  & ((!\my_processor|alu_3|Add0~57 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|alu_2|Add0~58_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~57 ),
	.combout(\my_processor|alu_3|Add0~58_combout ),
	.cout(\my_processor|alu_3|Add0~59 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~58 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N2
cycloneive_lcell_comb \my_processor|mux32_6|start[29].mux0|and_1~0 (
// Equation(s):
// \my_processor|mux32_6|start[29].mux0|and_1~0_combout  = (\my_processor|dec_1|d4|d1|and4~combout  & ((\my_processor|pc_counter1|pc_out[21]~58_combout  & ((\my_processor|alu_3|Add0~58_combout ))) # (!\my_processor|pc_counter1|pc_out[21]~58_combout  & 
// (\my_processor|alu_2|Add0~58_combout ))))

	.dataa(\my_processor|alu_2|Add0~58_combout ),
	.datab(\my_processor|dec_1|d4|d1|and4~combout ),
	.datac(\my_processor|alu_3|Add0~58_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_6|start[29].mux0|and_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_6|start[29].mux0|and_1~0 .lut_mask = 16'hC088;
defparam \my_processor|mux32_6|start[29].mux0|and_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N26
cycloneive_lcell_comb \my_processor|mux32_6|start[29].mux0|and_1~1 (
// Equation(s):
// \my_processor|mux32_6|start[29].mux0|and_1~1_combout  = (\my_processor|mux32_6|start[27].mux0|and_1~0_combout  & ((\my_processor|mux32_6|start[29].mux0|and_1~0_combout ) # ((\my_regfile|start5[0].trb2|out[29]~773_combout  & 
// !\my_processor|dec_1|d4|d1|and4~combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[29]~773_combout ),
	.datab(\my_processor|dec_1|d4|d1|and4~combout ),
	.datac(\my_processor|mux32_6|start[27].mux0|and_1~0_combout ),
	.datad(\my_processor|mux32_6|start[29].mux0|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_6|start[29].mux0|and_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_6|start[29].mux0|and_1~1 .lut_mask = 16'hF020;
defparam \my_processor|mux32_6|start[29].mux0|and_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N27
dffeas \my_processor|pc_counter1|pc_out[29] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_6|start[29].mux0|and_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[29] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N26
cycloneive_lcell_comb \my_processor|alu_2|Add0~58 (
// Equation(s):
// \my_processor|alu_2|Add0~58_combout  = (\my_processor|pc_counter1|pc_out [29] & (!\my_processor|alu_2|Add0~57 )) # (!\my_processor|pc_counter1|pc_out [29] & ((\my_processor|alu_2|Add0~57 ) # (GND)))
// \my_processor|alu_2|Add0~59  = CARRY((!\my_processor|alu_2|Add0~57 ) # (!\my_processor|pc_counter1|pc_out [29]))

	.dataa(\my_processor|pc_counter1|pc_out [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~57 ),
	.combout(\my_processor|alu_2|Add0~58_combout ),
	.cout(\my_processor|alu_2|Add0~59 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~58 .lut_mask = 16'h5A5F;
defparam \my_processor|alu_2|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
cycloneive_lcell_comb \my_processor|mux32_1|start[29].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[29].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[29]~668_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|or_3~2_combout ),
	.datad(\my_regfile|start5[0].trb2|out[29]~668_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[29].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[29].mux0|or_1~0 .lut_mask = 16'hCFC5;
defparam \my_processor|mux32_1|start[29].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \my_processor|alu_1|Add0~58 (
// Equation(s):
// \my_processor|alu_1|Add0~58_combout  = (\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[29]~466_combout  & (\my_processor|alu_1|Add0~57  & VCC)) # (!\my_regfile|start4[0].trb1|out[29]~466_combout  & 
// (!\my_processor|alu_1|Add0~57 )))) # (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[29]~466_combout  & (!\my_processor|alu_1|Add0~57 )) # (!\my_regfile|start4[0].trb1|out[29]~466_combout  & 
// ((\my_processor|alu_1|Add0~57 ) # (GND)))))
// \my_processor|alu_1|Add0~59  = CARRY((\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[29]~466_combout  & !\my_processor|alu_1|Add0~57 )) # (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~57 ) # (!\my_regfile|start4[0].trb1|out[29]~466_combout ))))

	.dataa(\my_processor|mux32_1|start[29].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~466_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~57 ),
	.combout(\my_processor|alu_1|Add0~58_combout ),
	.cout(\my_processor|alu_1|Add0~59 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~58 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneive_lcell_comb \my_processor|mux32_8|start[29].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[29].mux0|or_1~0_combout  = (\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[29]~466_combout ) # (\my_processor|alu_1|Selector30~7_combout ))) # 
// (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[29]~466_combout  & \my_processor|alu_1|Selector30~7_combout ))

	.dataa(\my_processor|mux32_1|start[29].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~466_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|Selector30~7_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[29].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[29].mux0|or_1~0 .lut_mask = 16'hEE88;
defparam \my_processor|mux32_8|start[29].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~102 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~102_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_regfile|start4[0].trb1|out[31]~445_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|alu_1|Selector30~3_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_processor|alu_1|Selector30~3_combout  & ((\my_processor|alu_1|ShiftRight0~44_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu_1|Selector30~3_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~102 .lut_mask = 16'hF1E0;
defparam \my_processor|alu_1|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~96 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[28]~509_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_regfile|start4[0].trb1|out[29]~466_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[29]~466_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~509_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~96 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N4
cycloneive_lcell_comb \my_processor|mux32_2|start[29].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_2|start[29].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector29~1_combout  & (((\my_processor|alu_1|Selector29~0_combout ) # (\my_processor|alu_1|ShiftLeft0~88_combout )))) # (!\my_processor|alu_1|Selector29~1_combout  & 
// (\my_processor|alu_1|ShiftLeft0~96_combout  & (!\my_processor|alu_1|Selector29~0_combout )))

	.dataa(\my_processor|alu_1|ShiftLeft0~96_combout ),
	.datab(\my_processor|alu_1|Selector29~1_combout ),
	.datac(\my_processor|alu_1|Selector29~0_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[29].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[29].mux0|or_1~0 .lut_mask = 16'hCEC2;
defparam \my_processor|mux32_2|start[29].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~78 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~65_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~77_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~77_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~78 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N14
cycloneive_lcell_comb \my_processor|mux32_2|start[29].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[29].mux0|or_1~1_combout  = (\my_processor|alu_1|Selector29~0_combout  & ((\my_processor|mux32_2|start[29].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftLeft0~78_combout ))) # 
// (!\my_processor|mux32_2|start[29].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~93_combout )))) # (!\my_processor|alu_1|Selector29~0_combout  & (((\my_processor|mux32_2|start[29].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|Selector29~0_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~93_combout ),
	.datac(\my_processor|mux32_2|start[29].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[29].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[29].mux0|or_1~1 .lut_mask = 16'hF858;
defparam \my_processor|mux32_2|start[29].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~18 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|alu_1|ShiftLeft0~5_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|alu_1|ShiftLeft0~17_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu_1|ShiftLeft0~17_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~18 .lut_mask = 16'h7250;
defparam \my_processor|alu_1|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~49 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~32_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~48_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_1|ShiftLeft0~32_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~49 .lut_mask = 16'hDD88;
defparam \my_processor|alu_1|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~50 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftLeft0~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftLeft0~49_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftLeft0~18_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~50 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N28
cycloneive_lcell_comb \my_processor|mux32_8|start[29].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[29].mux0|or_1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_processor|alu_1|ShiftLeft0~50_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|mux5_01|start[0].m3|or_1~0_combout ) # ((\my_processor|mux32_2|start[29].mux0|or_1~1_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_processor|mux32_2|start[29].mux0|or_1~1_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[29].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[29].mux0|or_1~1 .lut_mask = 16'h7654;
defparam \my_processor|mux32_8|start[29].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N26
cycloneive_lcell_comb \my_processor|mux32_8|start[29].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[29].mux0|or_1~2_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_processor|mux32_8|start[29].mux0|or_1~1_combout  & ((\my_processor|alu_1|ShiftRight0~102_combout ))) # 
// (!\my_processor|mux32_8|start[29].mux0|or_1~1_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout )))) # (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & (((\my_processor|mux32_8|start[29].mux0|or_1~1_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datab(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~102_combout ),
	.datad(\my_processor|mux32_8|start[29].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[29].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[29].mux0|or_1~2 .lut_mask = 16'hF388;
defparam \my_processor|mux32_8|start[29].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneive_lcell_comb \my_processor|alu_1|Add1~58 (
// Equation(s):
// \my_processor|alu_1|Add1~58_combout  = (\my_regfile|start4[0].trb1|out[29]~466_combout  & ((\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & (!\my_processor|alu_1|Add1~57 )) # (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & 
// (\my_processor|alu_1|Add1~57  & VCC)))) # (!\my_regfile|start4[0].trb1|out[29]~466_combout  & ((\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & ((\my_processor|alu_1|Add1~57 ) # (GND))) # (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & 
// (!\my_processor|alu_1|Add1~57 ))))
// \my_processor|alu_1|Add1~59  = CARRY((\my_regfile|start4[0].trb1|out[29]~466_combout  & (\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~57 )) # (!\my_regfile|start4[0].trb1|out[29]~466_combout  & 
// ((\my_processor|mux32_1|start[29].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add1~57 ))))

	.dataa(\my_regfile|start4[0].trb1|out[29]~466_combout ),
	.datab(\my_processor|mux32_1|start[29].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~57 ),
	.combout(\my_processor|alu_1|Add1~58_combout ),
	.cout(\my_processor|alu_1|Add1~59 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~58 .lut_mask = 16'h694D;
defparam \my_processor|alu_1|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneive_lcell_comb \my_processor|mux32_8|start[29].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[29].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector30~7_combout  & (\my_processor|mux32_8|start[29].mux0|or_1~2_combout )) # (!\my_processor|alu_1|Selector30~7_combout  & ((\my_processor|alu_1|Add1~58_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_processor|mux32_8|start[29].mux0|or_1~2_combout ),
	.datad(\my_processor|alu_1|Add1~58_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[29].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[29].mux0|or_1~3 .lut_mask = 16'hF3C0;
defparam \my_processor|mux32_8|start[29].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneive_lcell_comb \my_processor|mux32_8|start[29].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[29].mux0|or_1~4_combout  = (!\my_processor|dec_1|d5|d2|and4~combout  & ((\my_processor|alu_1|Selector30~6_combout  & (\my_processor|mux32_8|start[29].mux0|or_1~0_combout )) # (!\my_processor|alu_1|Selector30~6_combout  & 
// ((\my_processor|mux32_8|start[29].mux0|or_1~3_combout )))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|dec_1|d5|d2|and4~combout ),
	.datac(\my_processor|mux32_8|start[29].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[29].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[29].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[29].mux0|or_1~4 .lut_mask = 16'h3120;
defparam \my_processor|mux32_8|start[29].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[29].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[29].mux0|or_1~5_combout  = (\my_processor|alu_1|Selector30~9_combout  & (((\my_processor|mux32_8|start[29].mux0|or_1~4_combout )))) # (!\my_processor|alu_1|Selector30~9_combout  & (!\my_processor|dec_1|d5|d2|and4~combout  & 
// (\my_processor|alu_1|Add0~58_combout )))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|alu_1|Add0~58_combout ),
	.datac(\my_processor|alu_1|Selector30~9_combout ),
	.datad(\my_processor|mux32_8|start[29].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[29].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[29].mux0|or_1~5 .lut_mask = 16'hF404;
defparam \my_processor|mux32_8|start[29].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneive_lcell_comb \my_processor|mux32_8|start[29].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[29].mux0|or_1~6_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_processor|mux32_8|start[29].mux0|or_1~5_combout ) # ((\my_processor|dec_1|d5|d2|and4~combout  & 
// \my_dmem|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|mux32_8|start[29].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[29].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[29].mux0|or_1~6 .lut_mask = 16'hCC80;
defparam \my_processor|mux32_8|start[29].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneive_lcell_comb \my_processor|mux32_8|start[29].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[29].mux0|or_1~7_combout  = (\my_processor|mux32_8|start[29].mux0|or_1~6_combout ) # ((\my_processor|alu_2|Add0~58_combout  & \my_processor|dec_1|d4|d2|and1~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_2|Add0~58_combout ),
	.datac(\my_processor|dec_1|d4|d2|and1~combout ),
	.datad(\my_processor|mux32_8|start[29].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[29].mux0|or_1~7 .lut_mask = 16'hFFC0;
defparam \my_processor|mux32_8|start[29].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N15
dffeas \my_regfile|start2[3].reg32_2|start[29].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[29].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[29].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[29].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[29].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~446 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~446_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & (((\my_regfile|start2[3].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[29].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~446 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[29]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~447 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~447_combout  = (\my_regfile|start2[29].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[29].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and3~0_combout  & ((\my_regfile|start2[27].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~447 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[29]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~464 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~464_combout  = (\my_regfile|decoder2|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~0_combout  & ((\my_regfile|start2[22].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~464 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[29]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~462 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~462_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[29].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~462 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[29]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~461 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~461_combout  = (\my_regfile|start2[15].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[15].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~0_combout  & ((\my_regfile|start2[14].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~461 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[29]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~460 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~460_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~460 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[29]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~459 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~459_combout  = (\my_regfile|start2[6].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and2~combout  & ((\my_regfile|start2[7].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|start2[7].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datad(\my_regfile|decoder2|d4|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~459 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[29]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~463 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~463_combout  = (\my_regfile|start4[0].trb1|out[29]~462_combout  & (\my_regfile|start4[0].trb1|out[29]~461_combout  & (\my_regfile|start4[0].trb1|out[29]~460_combout  & \my_regfile|start4[0].trb1|out[29]~459_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[29]~462_combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~461_combout ),
	.datac(\my_regfile|start4[0].trb1|out[29]~460_combout ),
	.datad(\my_regfile|start4[0].trb1|out[29]~459_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~463 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[29]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~465 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~465_combout  = (\my_regfile|start4[0].trb1|out[29]~464_combout  & (\my_regfile|start4[0].trb1|out[29]~463_combout  & ((\my_regfile|start2[30].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|start4[0].trb1|out[29]~464_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[29]~463_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~465 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[29]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~455 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~455_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[29].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~455 .lut_mask = 16'hFFEA;
defparam \my_regfile|start4[0].trb1|out[29]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~456 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~456_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & (((\my_regfile|start2[5].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[29].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~456 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[29]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~457 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~457_combout  = (\my_regfile|start4[0].trb1|out[29]~455_combout  & (\my_regfile|start4[0].trb1|out[29]~456_combout  & ((\my_regfile|start2[2].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~455_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[29]~456_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~457 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[29]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~453 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~453_combout  = (\my_regfile|start2[24].reg32_2|start[29].dff1|q~q  & (((\my_regfile|start2[25].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~0_combout  & ((\my_regfile|start2[25].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~453 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[29]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~454 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~454_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[28].reg32_2|start[29].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|start2[28].reg32_2|start[29].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~454 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[29]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~449 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~449_combout  = (\my_regfile|start2[12].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~combout  & ((\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|start2[10].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~449 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[29]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~448 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~448_combout  = (\my_regfile|decoder2|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~0_combout  & (((\my_regfile|start2[8].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~448 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[29]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~450 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~450_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and4~0_combout  & ((\my_regfile|start2[17].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[29].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~450 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[29]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~451 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~451_combout  = (\my_regfile|start2[18].reg32_2|start[29].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[29].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and4~combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[29].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and2~0_combout  & ((\my_regfile|start2[20].reg32_2|start[29].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[29].dff1|q~q ),
	.datab(\my_regfile|start2[20].reg32_2|start[29].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datad(\my_regfile|decoder2|d6|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~451 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[29]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~452 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~452_combout  = (\my_regfile|start4[0].trb1|out[29]~449_combout  & (\my_regfile|start4[0].trb1|out[29]~448_combout  & (\my_regfile|start4[0].trb1|out[29]~450_combout  & \my_regfile|start4[0].trb1|out[29]~451_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[29]~449_combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~448_combout ),
	.datac(\my_regfile|start4[0].trb1|out[29]~450_combout ),
	.datad(\my_regfile|start4[0].trb1|out[29]~451_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~452 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[29]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~458 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~458_combout  = (\my_regfile|start4[0].trb1|out[29]~457_combout  & (\my_regfile|start4[0].trb1|out[29]~453_combout  & (\my_regfile|start4[0].trb1|out[29]~454_combout  & \my_regfile|start4[0].trb1|out[29]~452_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[29]~457_combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~453_combout ),
	.datac(\my_regfile|start4[0].trb1|out[29]~454_combout ),
	.datad(\my_regfile|start4[0].trb1|out[29]~452_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~458 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[29]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[29]~466 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[29]~466_combout  = (\my_regfile|start4[0].trb1|out[29]~446_combout  & (\my_regfile|start4[0].trb1|out[29]~447_combout  & (\my_regfile|start4[0].trb1|out[29]~465_combout  & \my_regfile|start4[0].trb1|out[29]~458_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[29]~446_combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~447_combout ),
	.datac(\my_regfile|start4[0].trb1|out[29]~465_combout ),
	.datad(\my_regfile|start4[0].trb1|out[29]~458_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[29]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[29]~466 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[29]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~44 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[30]~477_combout  & (\my_regfile|start4[0].trb1|out[30]~487_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_regfile|start4[0].trb1|out[29]~466_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|start4[0].trb1|out[30]~477_combout ),
	.datac(\my_regfile|start4[0].trb1|out[30]~487_combout ),
	.datad(\my_regfile|start4[0].trb1|out[29]~466_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~44 .lut_mask = 16'hD580;
defparam \my_processor|alu_1|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~72 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~72_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[28]~509_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[27]~361_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[27]~361_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~509_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~72 .lut_mask = 16'h5410;
defparam \my_processor|alu_1|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~73 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~73_combout  = (\my_processor|alu_1|ShiftRight0~72_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu_1|ShiftRight0~44_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu_1|ShiftRight0~44_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~73 .lut_mask = 16'hFFC0;
defparam \my_processor|alu_1|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~74 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~73_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~73_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~74 .lut_mask = 16'h88A0;
defparam \my_processor|alu_1|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~75 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~24_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~59_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~59_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~75 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~77 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~75_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~76_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~76_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~77 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~78 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~78_combout  = (\my_processor|alu_1|ShiftRight0~74_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu_1|ShiftRight0~77_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~74_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~78 .lut_mask = 16'hF5F0;
defparam \my_processor|alu_1|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneive_lcell_comb \my_processor|mux32_8|start[19].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[19].mux0|or_1~6_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[19].mux0|or_1~5_combout  & ((\my_processor|alu_1|ShiftRight0~78_combout ))) # 
// (!\my_processor|mux32_8|start[19].mux0|or_1~5_combout  & (\my_processor|alu_1|ShiftLeft0~41_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & (((\my_processor|mux32_8|start[19].mux0|or_1~5_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~4_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~41_combout ),
	.datac(\my_processor|mux32_8|start[19].mux0|or_1~5_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[19].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[19].mux0|or_1~6 .lut_mask = 16'hF858;
defparam \my_processor|mux32_8|start[19].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneive_lcell_comb \my_processor|mux32_8|start[19].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[19].mux0|or_1~7_combout  = (\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Selector30~7_combout )) # (!\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector30~7_combout  & 
// ((\my_processor|mux32_8|start[19].mux0|or_1~6_combout ))) # (!\my_processor|alu_1|Selector30~7_combout  & (\my_processor|alu_1|Add1~38_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_processor|alu_1|Add1~38_combout ),
	.datad(\my_processor|mux32_8|start[19].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[19].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[19].mux0|or_1~7 .lut_mask = 16'hDC98;
defparam \my_processor|mux32_8|start[19].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[19].mux0|or_1~8 (
// Equation(s):
// \my_processor|mux32_8|start[19].mux0|or_1~8_combout  = (\my_regfile|start4[0].trb1|out[19]~614_combout  & ((\my_processor|mux32_8|start[19].mux0|or_1~7_combout ) # ((\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & 
// \my_processor|alu_1|Selector30~6_combout )))) # (!\my_regfile|start4[0].trb1|out[19]~614_combout  & (\my_processor|mux32_8|start[19].mux0|or_1~7_combout  & ((\my_processor|mux32_1|start[19].mux0|or_1~0_combout ) # 
// (!\my_processor|alu_1|Selector30~6_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[19]~614_combout ),
	.datab(\my_processor|mux32_1|start[19].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|Selector30~6_combout ),
	.datad(\my_processor|mux32_8|start[19].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[19].mux0|or_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[19].mux0|or_1~8 .lut_mask = 16'hEF80;
defparam \my_processor|mux32_8|start[19].mux0|or_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneive_lcell_comb \my_processor|mux32_8|start[19].mux0|or_1~9 (
// Equation(s):
// \my_processor|mux32_8|start[19].mux0|or_1~9_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & (\my_processor|mux32_8|start[19].mux0|or_1~2_combout )) # (!\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & 
// ((\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[19].mux0|or_1~8_combout )))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~13_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~2_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_processor|mux32_8|start[19].mux0|or_1~8_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[19].mux0|or_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[19].mux0|or_1~9 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_8|start[19].mux0|or_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[19].mux0|or_1~10 (
// Equation(s):
// \my_processor|mux32_8|start[19].mux0|or_1~10_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & ((\my_processor|mux32_8|start[19].mux0|or_1~9_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\my_processor|mux32_8|start[19].mux0|or_1~9_combout  & (\my_processor|alu_1|Add0~38_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & (((\my_processor|mux32_8|start[19].mux0|or_1~9_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~13_combout ),
	.datab(\my_processor|alu_1|Add0~38_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_processor|mux32_8|start[19].mux0|or_1~9_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[19].mux0|or_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[19].mux0|or_1~10 .lut_mask = 16'hF588;
defparam \my_processor|mux32_8|start[19].mux0|or_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneive_lcell_comb \my_processor|mux32_8|start[19].mux0|or_1~11 (
// Equation(s):
// \my_processor|mux32_8|start[19].mux0|or_1~11_combout  = (\my_processor|dec_1|d6|d1|and3~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// \my_processor|mux32_8|start[19].mux0|or_1~10_combout )))) # (!\my_processor|dec_1|d6|d1|and3~0_combout  & (((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & \my_processor|mux32_8|start[19].mux0|or_1~10_combout ))))

	.dataa(\my_processor|dec_1|d6|d1|and3~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[19].mux0|or_1~10_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[19].mux0|or_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[19].mux0|or_1~11 .lut_mask = 16'hF888;
defparam \my_processor|mux32_8|start[19].mux0|or_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[19].mux0|or_1~12 (
// Equation(s):
// \my_processor|mux32_8|start[19].mux0|or_1~12_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~11_combout ) # ((\my_processor|dec_1|d4|d2|and1~combout  & \my_processor|alu_2|Add0~38_combout ))

	.dataa(\my_processor|dec_1|d4|d2|and1~combout ),
	.datab(gnd),
	.datac(\my_processor|alu_2|Add0~38_combout ),
	.datad(\my_processor|mux32_8|start[19].mux0|or_1~11_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[19].mux0|or_1~12 .lut_mask = 16'hFFA0;
defparam \my_processor|mux32_8|start[19].mux0|or_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N4
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[19].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[19].dff1|q~feeder_combout  = \my_processor|mux32_8|start[19].mux0|or_1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[19].mux0|or_1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[19].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[19].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[25].reg32_2|start[19].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y24_N5
dffeas \my_regfile|start2[25].reg32_2|start[19].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[19].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[19].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[19].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[19].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~601 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~601_combout  = (\my_regfile|decoder2|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and4~0_combout  & (((\my_regfile|start2[25].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start2[24].reg32_2|start[19].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~601 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[19]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~602 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~602_combout  = (\my_regfile|start2[28].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))) # 
// (!\my_regfile|start2[28].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and4~combout  & ((\my_regfile|start2[26].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~602 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[19]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~603 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~603_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[19].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~603 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[19]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~604 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~604_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & (((\my_regfile|start2[5].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[19].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~604 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[19]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~605 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~605_combout  = (\my_regfile|start4[0].trb1|out[19]~603_combout  & (\my_regfile|start4[0].trb1|out[19]~604_combout  & ((\my_regfile|start2[2].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~603_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[19]~604_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~605 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[19]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~597 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~597_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[19].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~597 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[19]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~596 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~596_combout  = (\my_regfile|decoder2|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and4~0_combout  & (((\my_regfile|start2[9].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[19].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~596 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[19]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~599 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~599_combout  = (\my_regfile|start2[20].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))) # 
// (!\my_regfile|start2[20].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~combout  & ((\my_regfile|start2[18].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~599 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[19]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~598 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~598_combout  = (\my_regfile|decoder2|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~0_combout  & (((\my_regfile|start2[16].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~598 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[19]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~600 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~600_combout  = (\my_regfile|start4[0].trb1|out[19]~597_combout  & (\my_regfile|start4[0].trb1|out[19]~596_combout  & (\my_regfile|start4[0].trb1|out[19]~599_combout  & \my_regfile|start4[0].trb1|out[19]~598_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[19]~597_combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~596_combout ),
	.datac(\my_regfile|start4[0].trb1|out[19]~599_combout ),
	.datad(\my_regfile|start4[0].trb1|out[19]~598_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~600 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[19]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~606 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~606_combout  = (\my_regfile|start4[0].trb1|out[19]~601_combout  & (\my_regfile|start4[0].trb1|out[19]~602_combout  & (\my_regfile|start4[0].trb1|out[19]~605_combout  & \my_regfile|start4[0].trb1|out[19]~600_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[19]~601_combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~602_combout ),
	.datac(\my_regfile|start4[0].trb1|out[19]~605_combout ),
	.datad(\my_regfile|start4[0].trb1|out[19]~600_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~606 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[19]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~594 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~594_combout  = (\my_regfile|start2[3].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~0_combout ))) # 
// (!\my_regfile|start2[3].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder2|d4|d2|and1~0_combout  & ((\my_regfile|start2[31].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~594 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[19]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~595 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~595_combout  = (\my_regfile|start2[29].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[29].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and3~0_combout  & ((\my_regfile|start2[27].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~595 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[19]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~612 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~612_combout  = (\my_regfile|start2[22].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~612 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[19]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~609 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~609_combout  = (\my_regfile|start2[15].reg32_2|start[19].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[15].reg32_2|start[19].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~0_combout  & ((\my_regfile|start2[14].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[19].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~609 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[19]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~608 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~608_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & ((\my_regfile|start2[13].reg32_2|start[19].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[19].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~608 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[19]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~607 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~607_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start2[7].reg32_2|start[19].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~607 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[19]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~610 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~610_combout  = (\my_regfile|decoder2|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[19].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and3~0_combout  & (((\my_regfile|start2[19].reg32_2|start[19].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start2[19].reg32_2|start[19].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~610 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[19]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~611 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~611_combout  = (\my_regfile|start4[0].trb1|out[19]~609_combout  & (\my_regfile|start4[0].trb1|out[19]~608_combout  & (\my_regfile|start4[0].trb1|out[19]~607_combout  & \my_regfile|start4[0].trb1|out[19]~610_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[19]~609_combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~608_combout ),
	.datac(\my_regfile|start4[0].trb1|out[19]~607_combout ),
	.datad(\my_regfile|start4[0].trb1|out[19]~610_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~611 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[19]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~613 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~613_combout  = (\my_regfile|start4[0].trb1|out[19]~612_combout  & (\my_regfile|start4[0].trb1|out[19]~611_combout  & ((\my_regfile|start2[30].reg32_2|start[19].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~612_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[19].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[19]~611_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~613 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[19]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[19]~614 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[19]~614_combout  = (\my_regfile|start4[0].trb1|out[19]~606_combout  & (\my_regfile|start4[0].trb1|out[19]~594_combout  & (\my_regfile|start4[0].trb1|out[19]~595_combout  & \my_regfile|start4[0].trb1|out[19]~613_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[19]~606_combout ),
	.datab(\my_regfile|start4[0].trb1|out[19]~594_combout ),
	.datac(\my_regfile|start4[0].trb1|out[19]~595_combout ),
	.datad(\my_regfile|start4[0].trb1|out[19]~613_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[19]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[19]~614 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[19]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \my_processor|alu_1|Add0~40 (
// Equation(s):
// \my_processor|alu_1|Add0~40_combout  = ((\my_processor|mux32_1|start[20].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[20]~593_combout  $ (!\my_processor|alu_1|Add0~39 )))) # (GND)
// \my_processor|alu_1|Add0~41  = CARRY((\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[20]~593_combout ) # (!\my_processor|alu_1|Add0~39 ))) # (!\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & 
// (\my_regfile|start4[0].trb1|out[20]~593_combout  & !\my_processor|alu_1|Add0~39 )))

	.dataa(\my_processor|mux32_1|start[20].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~593_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~39 ),
	.combout(\my_processor|alu_1|Add0~40_combout ),
	.cout(\my_processor|alu_1|Add0~41 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~40 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[20].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[20].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector30~7_combout  & ((\my_processor|mux32_1|start[20].mux0|or_1~0_combout ) # (\my_regfile|start4[0].trb1|out[20]~593_combout ))) 
// # (!\my_processor|alu_1|Selector30~7_combout  & (\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & \my_regfile|start4[0].trb1|out[20]~593_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Selector30~7_combout ))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_processor|mux32_1|start[20].mux0|or_1~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~593_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[20].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[20].mux0|or_1~2 .lut_mask = 16'hECC4;
defparam \my_processor|mux32_8|start[20].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~15 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~15_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu_1|ShiftLeft0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_1|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~15 .lut_mask = 16'h0F00;
defparam \my_processor|alu_1|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \my_processor|mux32_8|start[20].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[20].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[19].mux0|or_1~3_combout ) # ((\my_processor|alu_1|ShiftLeft0~45_combout )))) # 
// (!\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & (!\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & ((\my_processor|alu_1|ShiftLeft0~75_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~4_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~3_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~45_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[20].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[20].mux0|or_1~0 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_8|start[20].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~84 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_regfile|start4[0].trb1|out[31]~445_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|alu_1|ShiftRight0~26_combout ) # ((\my_processor|alu_1|ShiftRight0~27_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_1|ShiftRight0~26_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~84 .lut_mask = 16'hF5E4;
defparam \my_processor|alu_1|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~30 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[22]~572_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[20]~593_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[22]~572_combout ),
	.datad(\my_regfile|start4[0].trb1|out[20]~593_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~30 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~29 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[23]~530_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[21]~551_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[21]~551_combout ),
	.datad(\my_regfile|start4[0].trb1|out[23]~530_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~29 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~31 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~29_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~30_combout 
// ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftRight0~30_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|alu_1|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~31 .lut_mask = 16'hFC0C;
defparam \my_processor|alu_1|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~85 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~25_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~31_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~31_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~85 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~86 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftRight0~84_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftRight0~85_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftRight0~84_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~86 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \my_processor|mux32_8|start[20].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[20].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & ((\my_processor|mux32_8|start[20].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~86_combout ))) # 
// (!\my_processor|mux32_8|start[20].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~15_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & (((\my_processor|mux32_8|start[20].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~15_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~3_combout ),
	.datac(\my_processor|mux32_8|start[20].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[20].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[20].mux0|or_1~1 .lut_mask = 16'hF838;
defparam \my_processor|mux32_8|start[20].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \my_processor|mux32_8|start[20].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[20].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector30~6_combout  & (((\my_processor|mux32_8|start[20].mux0|or_1~2_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & 
// ((\my_processor|mux32_8|start[20].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[20].mux0|or_1~1_combout ))) # (!\my_processor|mux32_8|start[20].mux0|or_1~2_combout  & (\my_processor|alu_1|Add1~40_combout ))))

	.dataa(\my_processor|alu_1|Add1~40_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_processor|mux32_8|start[20].mux0|or_1~2_combout ),
	.datad(\my_processor|mux32_8|start[20].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[20].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[20].mux0|or_1~3 .lut_mask = 16'hF2C2;
defparam \my_processor|mux32_8|start[20].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneive_lcell_comb \my_processor|mux32_8|start[20].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[20].mux0|or_1~4_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & ((\my_processor|mux32_8|start[19].mux0|or_1~2_combout ) # ((\my_processor|alu_1|Add0~40_combout )))) # 
// (!\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & (!\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[20].mux0|or_1~3_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~13_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~2_combout ),
	.datac(\my_processor|alu_1|Add0~40_combout ),
	.datad(\my_processor|mux32_8|start[20].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[20].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[20].mux0|or_1~4 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_8|start[20].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~764 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~764_combout  = (\my_regfile|start5[0].trb2|out[20]~479_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datac(\my_regfile|start5[0].trb2|out[20]~479_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~764_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~764 .lut_mask = 16'hF3F3;
defparam \my_regfile|start5[0].trb2|out[20]~764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[21]~765 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[21]~765_combout  = (\my_regfile|start5[0].trb2|out[21]~500_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[21]~500_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[21]~765_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[21]~765 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[21]~765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[21]~765_combout ,\my_regfile|start5[0].trb2|out[20]~764_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneive_lcell_comb \my_processor|mux32_8|start[20].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[20].mux0|or_1~5_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[20].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\my_processor|mux32_8|start[20].mux0|or_1~4_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & (((\my_processor|mux32_8|start[20].mux0|or_1~4_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~2_combout ),
	.datac(\my_processor|mux32_8|start[20].mux0|or_1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[20].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[20].mux0|or_1~5 .lut_mask = 16'hF838;
defparam \my_processor|mux32_8|start[20].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneive_lcell_comb \my_processor|mux32_8|start[20].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[20].mux0|or_1~6_combout  = (\my_processor|dec_1|d6|d1|and3~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// \my_processor|mux32_8|start[20].mux0|or_1~5_combout )))) # (!\my_processor|dec_1|d6|d1|and3~0_combout  & (((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & \my_processor|mux32_8|start[20].mux0|or_1~5_combout ))))

	.dataa(\my_processor|dec_1|d6|d1|and3~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[20].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[20].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[20].mux0|or_1~6 .lut_mask = 16'hF888;
defparam \my_processor|mux32_8|start[20].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[20].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[20].mux0|or_1~7_combout  = (\my_processor|mux32_8|start[20].mux0|or_1~6_combout ) # ((\my_processor|alu_2|Add0~40_combout  & \my_processor|dec_1|d4|d2|and1~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_2|Add0~40_combout ),
	.datac(\my_processor|dec_1|d4|d2|and1~combout ),
	.datad(\my_processor|mux32_8|start[20].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[20].mux0|or_1~7 .lut_mask = 16'hFFC0;
defparam \my_processor|mux32_8|start[20].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N13
dffeas \my_regfile|start2[31].reg32_2|start[20].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[20].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[20].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[20].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[20].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~464 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~464_combout  = (\my_regfile|start2[11].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~464 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[20]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~462 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~462_combout  = (\my_regfile|start2[6].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~462 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[20]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~463 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~463_combout  = (\my_regfile|start2[8].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[8].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~463 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[20]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~465 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~465_combout  = (\my_regfile|start2[12].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|start2[13].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~465 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[20]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~466 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~466_combout  = (\my_regfile|start5[0].trb2|out[20]~464_combout  & (\my_regfile|start5[0].trb2|out[20]~462_combout  & (\my_regfile|start5[0].trb2|out[20]~463_combout  & \my_regfile|start5[0].trb2|out[20]~465_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[20]~464_combout ),
	.datab(\my_regfile|start5[0].trb2|out[20]~462_combout ),
	.datac(\my_regfile|start5[0].trb2|out[20]~463_combout ),
	.datad(\my_regfile|start5[0].trb2|out[20]~465_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~466 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[20]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~459 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~459_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & ((\my_regfile|start2[25].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~459 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[20]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~461 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~461_combout  = (\my_regfile|start2[4].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|start2[4].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~461 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[20]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~460 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~460_combout  = (\my_regfile|decoder3|d4|d2|and2~5_combout  & (\my_regfile|start2[2].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and2~5_combout  & (((\my_regfile|start2[1].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[1].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~460 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[20]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~467 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~467_combout  = (\my_regfile|start5[0].trb2|out[20]~466_combout  & (\my_regfile|start5[0].trb2|out[20]~459_combout  & (\my_regfile|start5[0].trb2|out[20]~461_combout  & \my_regfile|start5[0].trb2|out[20]~460_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[20]~466_combout ),
	.datab(\my_regfile|start5[0].trb2|out[20]~459_combout ),
	.datac(\my_regfile|start5[0].trb2|out[20]~461_combout ),
	.datad(\my_regfile|start5[0].trb2|out[20]~460_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~467 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[20]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~471 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~471_combout  = (\my_regfile|start2[19].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[19].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~5_combout  & ((\my_regfile|start2[18].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~471 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[20]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~469 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~469_combout  = (((\my_regfile|start2[16].reg32_2|start[20].dff1|q~q  & \my_processor|mux5_1|start[4].mux0|or_1~0_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[20].dff1|q~q ),
	.datac(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~469 .lut_mask = 16'hD5FF;
defparam \my_regfile|start5[0].trb2|out[20]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~468 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~468_combout  = (\my_regfile|start2[14].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~468 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[20]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~470 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~470_combout  = (\my_regfile|start5[0].trb2|out[20]~469_combout  & (\my_regfile|start5[0].trb2|out[20]~468_combout  & ((\my_regfile|start2[17].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[20]~469_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[20]~468_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~470 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[20]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~472 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~472_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~472 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[20]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~476 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~476_combout  = (\my_regfile|start2[30].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~476 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[20]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~474 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~474_combout  = (\my_regfile|start2[24].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[24].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|start2[26].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~474 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[20]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~475 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~475_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[20].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[20].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[20].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~475 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[20]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~473 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~473_combout  = (\my_regfile|start2[22].reg32_2|start[20].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[20].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[20].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[20].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~473 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[20]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~477 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~477_combout  = (\my_regfile|start5[0].trb2|out[20]~476_combout  & (\my_regfile|start5[0].trb2|out[20]~474_combout  & (\my_regfile|start5[0].trb2|out[20]~475_combout  & \my_regfile|start5[0].trb2|out[20]~473_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[20]~476_combout ),
	.datab(\my_regfile|start5[0].trb2|out[20]~474_combout ),
	.datac(\my_regfile|start5[0].trb2|out[20]~475_combout ),
	.datad(\my_regfile|start5[0].trb2|out[20]~473_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~477 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[20]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~478 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~478_combout  = (\my_regfile|start5[0].trb2|out[20]~471_combout  & (\my_regfile|start5[0].trb2|out[20]~470_combout  & (\my_regfile|start5[0].trb2|out[20]~472_combout  & \my_regfile|start5[0].trb2|out[20]~477_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[20]~471_combout ),
	.datab(\my_regfile|start5[0].trb2|out[20]~470_combout ),
	.datac(\my_regfile|start5[0].trb2|out[20]~472_combout ),
	.datad(\my_regfile|start5[0].trb2|out[20]~477_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~478 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[20]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[20]~479 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[20]~479_combout  = (\my_regfile|start5[0].trb2|out[20]~467_combout  & (\my_regfile|start5[0].trb2|out[20]~478_combout  & ((\my_regfile|start2[31].reg32_2|start[20].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[20].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start5[0].trb2|out[20]~467_combout ),
	.datad(\my_regfile|start5[0].trb2|out[20]~478_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[20]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[20]~479 .lut_mask = 16'hB000;
defparam \my_regfile|start5[0].trb2|out[20]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \my_processor|mux32_1|start[20].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[20].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[20]~479_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datac(\my_processor|or_3~2_combout ),
	.datad(\my_regfile|start5[0].trb2|out[20]~479_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[20].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[20].mux0|or_1~0 .lut_mask = 16'hAFA3;
defparam \my_processor|mux32_1|start[20].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~19 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~19_combout  = (\my_processor|alu_1|ShiftLeft0~18_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~18_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~19 .lut_mask = 16'h00F0;
defparam \my_processor|alu_1|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[21].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[21].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & ((\my_processor|mux32_8|start[19].mux0|or_1~4_combout ) # ((\my_processor|alu_1|ShiftLeft0~19_combout )))) # 
// (!\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & (!\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & (\my_processor|alu_1|ShiftLeft0~78_combout )))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~3_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~4_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~78_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[21].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[21].mux0|or_1~0 .lut_mask = 16'hBA98;
defparam \my_processor|mux32_8|start[21].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~88 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|Selector30~3_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_processor|alu_1|Selector30~3_combout  & 
// ((\my_processor|alu_1|ShiftRight0~44_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu_1|Selector30~3_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~88 .lut_mask = 16'hA280;
defparam \my_processor|alu_1|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~50 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~49_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~29_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~29_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~50 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~89 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~47_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~50_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~50_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~89 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~90 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~90_combout  = (\my_processor|alu_1|ShiftRight0~88_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu_1|ShiftRight0~89_combout ))

	.dataa(\my_processor|alu_1|ShiftRight0~88_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_1|ShiftRight0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~90 .lut_mask = 16'hAFAA;
defparam \my_processor|alu_1|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneive_lcell_comb \my_processor|mux32_8|start[21].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[21].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[21].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~90_combout ))) # 
// (!\my_processor|mux32_8|start[21].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~49_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & (((\my_processor|mux32_8|start[21].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~4_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~49_combout ),
	.datac(\my_processor|mux32_8|start[21].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[21].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[21].mux0|or_1~1 .lut_mask = 16'hF858;
defparam \my_processor|mux32_8|start[21].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[21].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[21].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Selector30~7_combout )) # (!\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector30~7_combout  & 
// ((\my_processor|mux32_8|start[21].mux0|or_1~1_combout ))) # (!\my_processor|alu_1|Selector30~7_combout  & (\my_processor|alu_1|Add1~42_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_processor|alu_1|Add1~42_combout ),
	.datad(\my_processor|mux32_8|start[21].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[21].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[21].mux0|or_1~2 .lut_mask = 16'hDC98;
defparam \my_processor|mux32_8|start[21].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneive_lcell_comb \my_processor|mux32_8|start[21].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[21].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_regfile|start4[0].trb1|out[21]~551_combout  & ((\my_processor|mux32_1|start[21].mux0|or_1~0_combout ) # 
// (\my_processor|mux32_8|start[21].mux0|or_1~2_combout ))) # (!\my_regfile|start4[0].trb1|out[21]~551_combout  & (\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & \my_processor|mux32_8|start[21].mux0|or_1~2_combout )))) # 
// (!\my_processor|alu_1|Selector30~6_combout  & (((\my_processor|mux32_8|start[21].mux0|or_1~2_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~551_combout ),
	.datac(\my_processor|mux32_1|start[21].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[21].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[21].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[21].mux0|or_1~3 .lut_mask = 16'hFD80;
defparam \my_processor|mux32_8|start[21].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneive_lcell_comb \my_processor|mux32_8|start[21].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[21].mux0|or_1~4_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & (\my_processor|mux32_8|start[19].mux0|or_1~2_combout )) # (!\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & 
// ((\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[21].mux0|or_1~3_combout )))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~13_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~2_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_processor|mux32_8|start[21].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[21].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[21].mux0|or_1~4 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_8|start[21].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
cycloneive_lcell_comb \my_processor|mux32_8|start[21].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[21].mux0|or_1~5_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & ((\my_processor|mux32_8|start[21].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [21]))) # 
// (!\my_processor|mux32_8|start[21].mux0|or_1~4_combout  & (\my_processor|alu_1|Add0~42_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & (((\my_processor|mux32_8|start[21].mux0|or_1~4_combout ))))

	.dataa(\my_processor|alu_1|Add0~42_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~13_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|mux32_8|start[21].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[21].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[21].mux0|or_1~5 .lut_mask = 16'hF388;
defparam \my_processor|mux32_8|start[21].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneive_lcell_comb \my_processor|mux32_8|start[21].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[21].mux0|or_1~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_processor|dec_1|d6|d1|and3~0_combout ) # ((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// \my_processor|mux32_8|start[21].mux0|or_1~5_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & \my_processor|mux32_8|start[21].mux0|or_1~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_processor|dec_1|d6|d1|and3~0_combout ),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[21].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[21].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[21].mux0|or_1~6 .lut_mask = 16'hF888;
defparam \my_processor|mux32_8|start[21].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneive_lcell_comb \my_processor|mux32_8|start[21].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[21].mux0|or_1~7_combout  = (\my_processor|mux32_8|start[21].mux0|or_1~6_combout ) # ((\my_processor|dec_1|d4|d2|and1~combout  & \my_processor|alu_2|Add0~42_combout ))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d4|d2|and1~combout ),
	.datac(\my_processor|alu_2|Add0~42_combout ),
	.datad(\my_processor|mux32_8|start[21].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[21].mux0|or_1~7 .lut_mask = 16'hFFC0;
defparam \my_processor|mux32_8|start[21].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N15
dffeas \my_regfile|start2[4].reg32_2|start[21].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[21].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[21].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[21].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[21].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~539 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~539_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & (((\my_regfile|start2[5].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[21].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~539 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[21]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneive_lcell_comb \my_regfile|decoder2|d4|d2|and4 (
// Equation(s):
// \my_regfile|decoder2|d4|d2|and4~combout  = (!\my_processor|mux5_2|start[0].mux0|and_1~combout  & (!\my_processor|mux5_2|start[1].mux0|and_1~combout  & !\my_regfile|decoder2|d4|and6~3_combout ))

	.dataa(gnd),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder2|d4|d2|and4~combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder2|d4|d2|and4 .lut_mask = 16'h0003;
defparam \my_regfile|decoder2|d4|d2|and4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
cycloneive_lcell_comb \my_regfile|start4[1].trb1|out[21]~1 (
// Equation(s):
// \my_regfile|start4[1].trb1|out[21]~1_combout  = ((\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|start2[1].reg32_2|start[21].dff1|q~q ) # (\my_regfile|decoder2|d4|and6~3_combout ))) # (!\my_processor|mux5_2|start[0].mux0|and_1~combout 
// )

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[1].trb1|out[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[1].trb1|out[21]~1 .lut_mask = 16'hFFFD;
defparam \my_regfile|start4[1].trb1|out[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~538 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~538_combout  = (!\my_regfile|decoder2|d4|d2|and4~combout  & (\my_regfile|start4[1].trb1|out[21]~1_combout  & ((\my_regfile|start2[2].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d2|and4~combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|start4[1].trb1|out[21]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~538 .lut_mask = 16'h3100;
defparam \my_regfile|start4[0].trb1|out[21]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~537 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~537_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & ((\my_regfile|start2[28].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~537 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[21]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~536 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~536_combout  = (\my_regfile|decoder2|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and3~0_combout  & (((\my_regfile|start2[24].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~536 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[21]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~540 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~540_combout  = (\my_regfile|start4[0].trb1|out[21]~539_combout  & (\my_regfile|start4[0].trb1|out[21]~538_combout  & (\my_regfile|start4[0].trb1|out[21]~537_combout  & \my_regfile|start4[0].trb1|out[21]~536_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[21]~539_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~538_combout ),
	.datac(\my_regfile|start4[0].trb1|out[21]~537_combout ),
	.datad(\my_regfile|start4[0].trb1|out[21]~536_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~540 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[21]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~547 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~547_combout  = (\my_regfile|start2[29].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[29].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and3~0_combout  & ((\my_regfile|start2[27].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~547 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[21]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~548 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~548_combout  = (\my_regfile|start2[31].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~0_combout  & ((\my_regfile|start2[3].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~548 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[21]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~549 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~549_combout  = (\my_regfile|start4[0].trb1|out[21]~548_combout  & ((\my_regfile|start2[30].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[21]~548_combout ),
	.datad(\my_regfile|start2[30].reg32_2|start[21].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~549 .lut_mask = 16'hF050;
defparam \my_regfile|start4[0].trb1|out[21]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~546 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~546_combout  = (\my_regfile|decoder2|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and2~0_combout  & (((\my_regfile|start2[23].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|start2[23].reg32_2|start[21].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~546 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[21]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~543 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~543_combout  = (\my_regfile|decoder2|d5|d1|and1~0_combout  & (\my_regfile|start2[15].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~0_combout  & (((\my_regfile|start2[14].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~543 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[21]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~541 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~541_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & ((\my_regfile|start2[7].reg32_2|start[21].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[6].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~541 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[21]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~544 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~544_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[21].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~544 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[21]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~542 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~542_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[21].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~542 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[21]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~545 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~545_combout  = (\my_regfile|start4[0].trb1|out[21]~543_combout  & (\my_regfile|start4[0].trb1|out[21]~541_combout  & (\my_regfile|start4[0].trb1|out[21]~544_combout  & \my_regfile|start4[0].trb1|out[21]~542_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[21]~543_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~541_combout ),
	.datac(\my_regfile|start4[0].trb1|out[21]~544_combout ),
	.datad(\my_regfile|start4[0].trb1|out[21]~542_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~545 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[21]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~550 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~550_combout  = (\my_regfile|start4[0].trb1|out[21]~547_combout  & (\my_regfile|start4[0].trb1|out[21]~549_combout  & (\my_regfile|start4[0].trb1|out[21]~546_combout  & \my_regfile|start4[0].trb1|out[21]~545_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[21]~547_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~549_combout ),
	.datac(\my_regfile|start4[0].trb1|out[21]~546_combout ),
	.datad(\my_regfile|start4[0].trb1|out[21]~545_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~550 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[21]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~534 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~534_combout  = (\my_regfile|decoder2|d6|d1|and4~combout  & (\my_regfile|start2[20].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and4~combout  & (((\my_regfile|start2[18].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[21].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~534 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[21]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~532 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~532_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[21].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~532 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[21]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~533 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~533_combout  = (\my_regfile|start2[17].reg32_2|start[21].dff1|q~q  & (((\my_regfile|start2[16].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[17].reg32_2|start[21].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and3~0_combout  & ((\my_regfile|start2[16].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[21].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~533 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[21]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~531 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~531_combout  = (\my_regfile|decoder2|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[21].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[21].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~0_combout  & (((\my_regfile|start2[8].reg32_2|start[21].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[21].dff1|q~q ),
	.datad(\my_regfile|start2[9].reg32_2|start[21].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~531 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[21]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~535 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~535_combout  = (\my_regfile|start4[0].trb1|out[21]~534_combout  & (\my_regfile|start4[0].trb1|out[21]~532_combout  & (\my_regfile|start4[0].trb1|out[21]~533_combout  & \my_regfile|start4[0].trb1|out[21]~531_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[21]~534_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~532_combout ),
	.datac(\my_regfile|start4[0].trb1|out[21]~533_combout ),
	.datad(\my_regfile|start4[0].trb1|out[21]~531_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~535 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[21]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[21]~551 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[21]~551_combout  = (\my_regfile|start4[0].trb1|out[21]~540_combout  & (\my_regfile|start4[0].trb1|out[21]~550_combout  & \my_regfile|start4[0].trb1|out[21]~535_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[21]~540_combout ),
	.datac(\my_regfile|start4[0].trb1|out[21]~550_combout ),
	.datad(\my_regfile|start4[0].trb1|out[21]~535_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[21]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[21]~551 .lut_mask = 16'hC000;
defparam \my_regfile|start4[0].trb1|out[21]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~61 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[21]~551_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[19]~614_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[21]~551_combout ),
	.datad(\my_regfile|start4[0].trb1|out[19]~614_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~61 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~76 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~30_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~61_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~61_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~76 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~95 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~76_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~80_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~76_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~95 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~96 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~73_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~75_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~73_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~96 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector30~5 (
// Equation(s):
// \my_processor|alu_1|Selector30~5_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (\my_imem|altsyncram_component|auto_generated|q_a [10])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~5 .lut_mask = 16'hFC00;
defparam \my_processor|alu_1|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N8
cycloneive_lcell_comb \my_processor|alu_1|Selector30~17 (
// Equation(s):
// \my_processor|alu_1|Selector30~17_combout  = \my_imem|altsyncram_component|auto_generated|q_a [11] $ (((!\my_processor|or_3~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [2]) # (!\my_processor|or_1~0_combout )))))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(\my_processor|or_1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~17 .lut_mask = 16'hAE51;
defparam \my_processor|alu_1|Selector30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~56 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~25_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~23_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~56 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~59 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~40_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~58_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~58_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~59 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~60 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftLeft0~56_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftLeft0~59_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftLeft0~56_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~60 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N0
cycloneive_lcell_comb \my_processor|mux32_8|start[15].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[15].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector30~5_combout  & ((\my_regfile|start4[0].trb1|out[31]~445_combout ) # ((\my_processor|alu_1|Selector30~17_combout )))) # (!\my_processor|alu_1|Selector30~5_combout  & 
// (((!\my_processor|alu_1|Selector30~17_combout  & \my_processor|alu_1|ShiftLeft0~60_combout ))))

	.dataa(\my_processor|alu_1|Selector30~5_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datac(\my_processor|alu_1|Selector30~17_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[15].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[15].mux0|or_1~0 .lut_mask = 16'hADA8;
defparam \my_processor|mux32_8|start[15].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneive_lcell_comb \my_processor|mux32_8|start[15].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[15].mux0|or_1~1_combout  = (\my_processor|alu_1|Selector30~4_combout  & (((\my_processor|mux32_8|start[15].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector30~4_combout  & 
// ((\my_processor|mux32_8|start[15].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~96_combout ))) # (!\my_processor|mux32_8|start[15].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftRight0~95_combout ))))

	.dataa(\my_processor|alu_1|Selector30~4_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~95_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~96_combout ),
	.datad(\my_processor|mux32_8|start[15].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[15].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[15].mux0|or_1~1 .lut_mask = 16'hFA44;
defparam \my_processor|mux32_8|start[15].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
cycloneive_lcell_comb \my_processor|mux32_8|start[15].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[15].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Selector30~7_combout )) # (!\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector30~7_combout  & 
// ((\my_processor|mux32_8|start[15].mux0|or_1~1_combout ))) # (!\my_processor|alu_1|Selector30~7_combout  & (\my_processor|alu_1|Add1~30_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_processor|alu_1|Add1~30_combout ),
	.datad(\my_processor|mux32_8|start[15].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[15].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[15].mux0|or_1~2 .lut_mask = 16'hDC98;
defparam \my_processor|mux32_8|start[15].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
cycloneive_lcell_comb \my_processor|mux32_8|start[15].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[15].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[15]~193_combout ) # 
// (\my_processor|mux32_8|start[15].mux0|or_1~2_combout ))) # (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[15]~193_combout  & \my_processor|mux32_8|start[15].mux0|or_1~2_combout )))) # 
// (!\my_processor|alu_1|Selector30~6_combout  & (((\my_processor|mux32_8|start[15].mux0|or_1~2_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|mux32_1|start[15].mux0|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[15]~193_combout ),
	.datad(\my_processor|mux32_8|start[15].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[15].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[15].mux0|or_1~3 .lut_mask = 16'hFD80;
defparam \my_processor|mux32_8|start[15].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[15].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[15].mux0|or_1~4_combout  = (\my_processor|mux32_8|start[14].mux0|or_1~13_combout  & ((\my_processor|mux32_8|start[14].mux0|or_1~14_combout ) # ((\my_dmem|altsyncram_component|auto_generated|q_a [15])))) # 
// (!\my_processor|mux32_8|start[14].mux0|or_1~13_combout  & (!\my_processor|mux32_8|start[14].mux0|or_1~14_combout  & ((\my_processor|mux32_8|start[15].mux0|or_1~3_combout ))))

	.dataa(\my_processor|mux32_8|start[14].mux0|or_1~13_combout ),
	.datab(\my_processor|mux32_8|start[14].mux0|or_1~14_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_processor|mux32_8|start[15].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[15].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[15].mux0|or_1~4 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_8|start[15].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
cycloneive_lcell_comb \my_processor|mux32_8|start[15].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[15].mux0|or_1~5_combout  = (\my_processor|mux32_8|start[14].mux0|or_1~14_combout  & ((\my_processor|mux32_8|start[15].mux0|or_1~4_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15])) # 
// (!\my_processor|mux32_8|start[15].mux0|or_1~4_combout  & ((\my_processor|alu_1|Add0~30_combout ))))) # (!\my_processor|mux32_8|start[14].mux0|or_1~14_combout  & (((\my_processor|mux32_8|start[15].mux0|or_1~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_processor|alu_1|Add0~30_combout ),
	.datac(\my_processor|mux32_8|start[14].mux0|or_1~14_combout ),
	.datad(\my_processor|mux32_8|start[15].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[15].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[15].mux0|or_1~5 .lut_mask = 16'hAFC0;
defparam \my_processor|mux32_8|start[15].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
cycloneive_lcell_comb \my_processor|mux32_8|start[15].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[15].mux0|or_1~6_combout  = (\my_processor|dec_1|d4|d2|and1~combout  & (\my_processor|alu_2|Add0~30_combout )) # (!\my_processor|dec_1|d4|d2|and1~combout  & ((\my_processor|mux32_8|start[15].mux0|or_1~5_combout )))

	.dataa(\my_processor|dec_1|d4|d2|and1~combout ),
	.datab(\my_processor|alu_2|Add0~30_combout ),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[15].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[15].mux0|or_1~6 .lut_mask = 16'hDD88;
defparam \my_processor|mux32_8|start[15].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N19
dffeas \my_regfile|start2[28].reg32_2|start[15].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[15].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[15].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[15].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[15].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~179 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~179_combout  = (\my_regfile|decoder2|d7|d1|and4~combout  & (\my_regfile|start2[28].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and4~combout  & (((\my_regfile|start2[26].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~179 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[15]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~178 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~178_combout  = (\my_regfile|start2[25].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[25].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[24].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~178 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[15]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
cycloneive_lcell_comb \my_regfile|start4[1].trb1|out[15]~0 (
// Equation(s):
// \my_regfile|start4[1].trb1|out[15]~0_combout  = ((\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|start2[1].reg32_2|start[15].dff1|q~q ) # (\my_regfile|decoder2|d4|and6~3_combout ))) # (!\my_processor|mux5_2|start[0].mux0|and_1~combout 
// )

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[1].trb1|out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[1].trb1|out[15]~0 .lut_mask = 16'hFFFD;
defparam \my_regfile|start4[1].trb1|out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~180 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~180_combout  = (!\my_regfile|decoder2|d4|d2|and4~combout  & (\my_regfile|start4[1].trb1|out[15]~0_combout  & ((\my_regfile|start2[2].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d2|and4~combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start4[1].trb1|out[15]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~180 .lut_mask = 16'h3100;
defparam \my_regfile|start4[0].trb1|out[15]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~181 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~181_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & ((\my_regfile|start2[5].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~181 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[15]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~182 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~182_combout  = (\my_regfile|start4[0].trb1|out[15]~179_combout  & (\my_regfile|start4[0].trb1|out[15]~178_combout  & (\my_regfile|start4[0].trb1|out[15]~180_combout  & \my_regfile|start4[0].trb1|out[15]~181_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[15]~179_combout ),
	.datab(\my_regfile|start4[0].trb1|out[15]~178_combout ),
	.datac(\my_regfile|start4[0].trb1|out[15]~180_combout ),
	.datad(\my_regfile|start4[0].trb1|out[15]~181_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~182 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[15]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~175 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~175_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and4~0_combout  & (((\my_regfile|start2[17].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start2[17].reg32_2|start[15].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~175 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[15]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~173 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~173_combout  = (\my_regfile|decoder2|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~0_combout  & (((\my_regfile|start2[8].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~173 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[15]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~176 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~176_combout  = (\my_regfile|decoder2|d6|d1|and4~combout  & (\my_regfile|start2[20].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and4~combout  & (((\my_regfile|start2[18].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~176 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[15]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~174 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~174_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & ((\my_regfile|start2[12].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[10].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~174 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[15]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~177 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~177_combout  = (\my_regfile|start4[0].trb1|out[15]~175_combout  & (\my_regfile|start4[0].trb1|out[15]~173_combout  & (\my_regfile|start4[0].trb1|out[15]~176_combout  & \my_regfile|start4[0].trb1|out[15]~174_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[15]~175_combout ),
	.datab(\my_regfile|start4[0].trb1|out[15]~173_combout ),
	.datac(\my_regfile|start4[0].trb1|out[15]~176_combout ),
	.datad(\my_regfile|start4[0].trb1|out[15]~174_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~177 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[15]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~188 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~188_combout  = (\my_regfile|decoder2|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~0_combout  & ((\my_regfile|start2[22].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~188 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[15]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~189 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~189_combout  = (\my_regfile|decoder2|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and1~0_combout  & (((\my_regfile|start2[29].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[29].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~189 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[15]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~190 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~190_combout  = (\my_regfile|start2[3].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder2|d4|d2|and1~0_combout  & ((\my_regfile|start2[31].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|start2[31].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datad(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~190 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[15]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~191 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~191_combout  = (\my_regfile|start4[0].trb1|out[15]~190_combout  & ((\my_regfile|start2[30].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[15]~190_combout ),
	.datad(\my_regfile|start2[30].reg32_2|start[15].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~191 .lut_mask = 16'hF050;
defparam \my_regfile|start4[0].trb1|out[15]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~185 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~185_combout  = (\my_regfile|start2[15].reg32_2|start[15].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[15].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~0_combout  & ((\my_regfile|start2[14].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[15].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~185 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[15]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~184 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~184_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & ((\my_regfile|start2[13].reg32_2|start[15].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~184 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[15]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~186 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~186_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[15].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[15].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~186 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[15]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~183 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~183_combout  = (\my_regfile|decoder2|d4|d1|and1~0_combout  & (\my_regfile|start2[7].reg32_2|start[15].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~0_combout  & (((\my_regfile|start2[6].reg32_2|start[15].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datab(\my_regfile|start2[7].reg32_2|start[15].dff1|q~q ),
	.datac(\my_regfile|start2[6].reg32_2|start[15].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~183 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[15]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~187 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~187_combout  = (\my_regfile|start4[0].trb1|out[15]~185_combout  & (\my_regfile|start4[0].trb1|out[15]~184_combout  & (\my_regfile|start4[0].trb1|out[15]~186_combout  & \my_regfile|start4[0].trb1|out[15]~183_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[15]~185_combout ),
	.datab(\my_regfile|start4[0].trb1|out[15]~184_combout ),
	.datac(\my_regfile|start4[0].trb1|out[15]~186_combout ),
	.datad(\my_regfile|start4[0].trb1|out[15]~183_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~187 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[15]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~192 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~192_combout  = (\my_regfile|start4[0].trb1|out[15]~188_combout  & (\my_regfile|start4[0].trb1|out[15]~189_combout  & (\my_regfile|start4[0].trb1|out[15]~191_combout  & \my_regfile|start4[0].trb1|out[15]~187_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[15]~188_combout ),
	.datab(\my_regfile|start4[0].trb1|out[15]~189_combout ),
	.datac(\my_regfile|start4[0].trb1|out[15]~191_combout ),
	.datad(\my_regfile|start4[0].trb1|out[15]~187_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~192 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[15]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[15]~193 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[15]~193_combout  = (\my_regfile|start4[0].trb1|out[15]~182_combout  & (\my_regfile|start4[0].trb1|out[15]~177_combout  & \my_regfile|start4[0].trb1|out[15]~192_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[15]~182_combout ),
	.datac(\my_regfile|start4[0].trb1|out[15]~177_combout ),
	.datad(\my_regfile|start4[0].trb1|out[15]~192_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[15]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[15]~193 .lut_mask = 16'hC000;
defparam \my_regfile|start4[0].trb1|out[15]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \my_processor|alu_1|Add0~32 (
// Equation(s):
// \my_processor|alu_1|Add0~32_combout  = ((\my_processor|mux32_1|start[16].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[16]~677_combout  $ (!\my_processor|alu_1|Add0~31 )))) # (GND)
// \my_processor|alu_1|Add0~33  = CARRY((\my_processor|mux32_1|start[16].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[16]~677_combout ) # (!\my_processor|alu_1|Add0~31 ))) # (!\my_processor|mux32_1|start[16].mux0|or_1~0_combout  & 
// (\my_regfile|start4[0].trb1|out[16]~677_combout  & !\my_processor|alu_1|Add0~31 )))

	.dataa(\my_processor|mux32_1|start[16].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[16]~677_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~31 ),
	.combout(\my_processor|alu_1|Add0~32_combout ),
	.cout(\my_processor|alu_1|Add0~33 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~32 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N12
cycloneive_lcell_comb \my_processor|mux32_8|start[16].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[16].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector30~7_combout  & (((\my_regfile|start4[0].trb1|out[16]~677_combout ) # (\my_processor|mux32_1|start[16].mux0|or_1~0_combout )) # (!\my_processor|alu_1|Selector30~6_combout 
// ))) # (!\my_processor|alu_1|Selector30~7_combout  & (\my_processor|alu_1|Selector30~6_combout  & (\my_regfile|start4[0].trb1|out[16]~677_combout  & \my_processor|mux32_1|start[16].mux0|or_1~0_combout )))

	.dataa(\my_processor|alu_1|Selector30~7_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_regfile|start4[0].trb1|out[16]~677_combout ),
	.datad(\my_processor|mux32_1|start[16].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[16].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[16].mux0|or_1~2 .lut_mask = 16'hEAA2;
defparam \my_processor|mux32_8|start[16].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~4 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|start4[0].trb1|out[0]~20_combout  & \my_processor|mux32_8|start[31].mux0|or_1~2_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[0]~20_combout ),
	.datad(\my_processor|mux32_8|start[31].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~4 .lut_mask = 16'h5000;
defparam \my_processor|alu_1|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
cycloneive_lcell_comb \my_processor|mux32_8|start[16].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[16].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[19].mux0|or_1~3_combout ) # ((\my_processor|alu_1|ShiftLeft0~29_combout )))) # 
// (!\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & (!\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & ((\my_processor|alu_1|ShiftLeft0~63_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~4_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~3_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~29_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[16].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[16].mux0|or_1~0 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_8|start[16].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~32 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[19]~614_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[17]~635_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[19]~614_combout ),
	.datad(\my_regfile|start4[0].trb1|out[17]~635_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~32 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~34 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~32_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~33_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~32_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~34 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~35 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~31_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~34_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~34_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~35 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~36 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftRight0~28_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftRight0~35_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftRight0~28_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~36 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
cycloneive_lcell_comb \my_processor|mux32_8|start[16].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[16].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & ((\my_processor|mux32_8|start[16].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~36_combout ))) # 
// (!\my_processor|mux32_8|start[16].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~4_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & (((\my_processor|mux32_8|start[16].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~4_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~3_combout ),
	.datac(\my_processor|mux32_8|start[16].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[16].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[16].mux0|or_1~1 .lut_mask = 16'hF838;
defparam \my_processor|mux32_8|start[16].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[16].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[16].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector30~6_combout  & (\my_processor|mux32_8|start[16].mux0|or_1~2_combout )) # (!\my_processor|alu_1|Selector30~6_combout  & 
// ((\my_processor|mux32_8|start[16].mux0|or_1~2_combout  & (\my_processor|mux32_8|start[16].mux0|or_1~1_combout )) # (!\my_processor|mux32_8|start[16].mux0|or_1~2_combout  & ((\my_processor|alu_1|Add1~32_combout )))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|mux32_8|start[16].mux0|or_1~2_combout ),
	.datac(\my_processor|mux32_8|start[16].mux0|or_1~1_combout ),
	.datad(\my_processor|alu_1|Add1~32_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[16].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[16].mux0|or_1~3 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_8|start[16].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneive_lcell_comb \my_processor|mux32_8|start[16].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[16].mux0|or_1~4_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & (((\my_processor|mux32_8|start[19].mux0|or_1~13_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & 
// ((\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & (\my_processor|alu_1|Add0~32_combout )) # (!\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & ((\my_processor|mux32_8|start[16].mux0|or_1~3_combout )))))

	.dataa(\my_processor|alu_1|Add0~32_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~2_combout ),
	.datac(\my_processor|mux32_8|start[19].mux0|or_1~13_combout ),
	.datad(\my_processor|mux32_8|start[16].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[16].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[16].mux0|or_1~4 .lut_mask = 16'hE3E0;
defparam \my_processor|mux32_8|start[16].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~760 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~760_combout  = (\my_regfile|start5[0].trb2|out[16]~395_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[16]~395_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~760_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~760 .lut_mask = 16'hFF33;
defparam \my_regfile|start5[0].trb2|out[16]~760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~761 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~761_combout  = (\my_regfile|start5[0].trb2|out[17]~416_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[17]~416_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~761_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~761 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[17]~761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[17]~761_combout ,\my_regfile|start5[0].trb2|out[16]~760_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[16].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[16].mux0|or_1~5_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[16].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [16]))) # 
// (!\my_processor|mux32_8|start[16].mux0|or_1~4_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & (((\my_processor|mux32_8|start[16].mux0|or_1~4_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~2_combout ),
	.datac(\my_processor|mux32_8|start[16].mux0|or_1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[16].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[16].mux0|or_1~5 .lut_mask = 16'hF838;
defparam \my_processor|mux32_8|start[16].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneive_lcell_comb \my_processor|mux32_8|start[16].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[16].mux0|or_1~6_combout  = (\my_processor|dec_1|d6|d1|and3~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]) # ((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// \my_processor|mux32_8|start[16].mux0|or_1~5_combout )))) # (!\my_processor|dec_1|d6|d1|and3~0_combout  & (((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & \my_processor|mux32_8|start[16].mux0|or_1~5_combout ))))

	.dataa(\my_processor|dec_1|d6|d1|and3~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[16].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[16].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[16].mux0|or_1~6 .lut_mask = 16'hF888;
defparam \my_processor|mux32_8|start[16].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[16].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[16].mux0|or_1~7_combout  = (\my_processor|mux32_8|start[16].mux0|or_1~6_combout ) # ((\my_processor|alu_2|Add0~32_combout  & \my_processor|dec_1|d4|d2|and1~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_2|Add0~32_combout ),
	.datac(\my_processor|dec_1|d4|d2|and1~combout ),
	.datad(\my_processor|mux32_8|start[16].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[16].mux0|or_1~7 .lut_mask = 16'hFFC0;
defparam \my_processor|mux32_8|start[16].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N20
cycloneive_lcell_comb \my_regfile|start2[31].reg32_2|start[16].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[31].reg32_2|start[16].dff1|q~feeder_combout  = \my_processor|mux32_8|start[16].mux0|or_1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[16].mux0|or_1~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[31].reg32_2|start[16].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[16].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[31].reg32_2|start[16].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N21
dffeas \my_regfile|start2[31].reg32_2|start[16].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[31].reg32_2|start[16].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[16].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[16].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[16].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~388 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~388_combout  = (\my_regfile|decoder3|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and3~0_combout  & (((\my_regfile|start2[20].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[16].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~388 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[16]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~387 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~387_combout  = (\my_regfile|start2[18].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~387 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[16]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~384 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~384_combout  = (\my_regfile|start2[15].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and1~5_combout  & ((\my_regfile|start2[14].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|start2[14].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~384 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[16]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~385 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~385_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~385 .lut_mask = 16'hB3FF;
defparam \my_regfile|start5[0].trb2|out[16]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~386 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~386_combout  = (\my_regfile|start5[0].trb2|out[16]~384_combout  & (\my_regfile|start5[0].trb2|out[16]~385_combout  & ((\my_regfile|start2[17].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datac(\my_regfile|start5[0].trb2|out[16]~384_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~385_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~386 .lut_mask = 16'hB000;
defparam \my_regfile|start5[0].trb2|out[16]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~391 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~391_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & (((\my_regfile|start2[27].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~391 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[16]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~390 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~390_combout  = (\my_regfile|start2[24].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[24].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|start2[26].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~390 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[16]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~389 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~389_combout  = (\my_regfile|start2[22].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~389 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[16]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~392 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~392_combout  = (\my_regfile|start2[30].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~392 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[16]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~393 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~393_combout  = (\my_regfile|start5[0].trb2|out[16]~391_combout  & (\my_regfile|start5[0].trb2|out[16]~390_combout  & (\my_regfile|start5[0].trb2|out[16]~389_combout  & \my_regfile|start5[0].trb2|out[16]~392_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[16]~391_combout ),
	.datab(\my_regfile|start5[0].trb2|out[16]~390_combout ),
	.datac(\my_regfile|start5[0].trb2|out[16]~389_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~392_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~393 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[16]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~394 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~394_combout  = (\my_regfile|start5[0].trb2|out[16]~388_combout  & (\my_regfile|start5[0].trb2|out[16]~387_combout  & (\my_regfile|start5[0].trb2|out[16]~386_combout  & \my_regfile|start5[0].trb2|out[16]~393_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[16]~388_combout ),
	.datab(\my_regfile|start5[0].trb2|out[16]~387_combout ),
	.datac(\my_regfile|start5[0].trb2|out[16]~386_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~393_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~394 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[16]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~376 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~376_combout  = (\my_regfile|start2[1].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[2].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[1].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and3~5_combout  & ((\my_regfile|start2[2].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~376 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[16]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~375 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~375_combout  = (\my_regfile|start2[9].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[9].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and3~0_combout  & ((\my_regfile|start2[25].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|start2[25].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~375 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[16]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~377 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~377_combout  = (\my_regfile|start2[4].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|start2[4].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|start2[3].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~377 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[16]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~381 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~381_combout  = (\my_regfile|start2[12].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[16].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~381 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[16]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~380 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~380_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[16].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~380 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[16]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~378 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~378_combout  = (\my_regfile|decoder3|d4|d1|and2~0_combout  & (\my_regfile|start2[6].reg32_2|start[16].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and2~0_combout  & (((\my_regfile|start2[5].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~378 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[16]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~379 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~379_combout  = (\my_regfile|start2[8].reg32_2|start[16].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[8].reg32_2|start[16].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[16].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[16].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~379 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[16]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~382 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~382_combout  = (\my_regfile|start5[0].trb2|out[16]~381_combout  & (\my_regfile|start5[0].trb2|out[16]~380_combout  & (\my_regfile|start5[0].trb2|out[16]~378_combout  & \my_regfile|start5[0].trb2|out[16]~379_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[16]~381_combout ),
	.datab(\my_regfile|start5[0].trb2|out[16]~380_combout ),
	.datac(\my_regfile|start5[0].trb2|out[16]~378_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~379_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~382 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[16]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~383 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~383_combout  = (\my_regfile|start5[0].trb2|out[16]~376_combout  & (\my_regfile|start5[0].trb2|out[16]~375_combout  & (\my_regfile|start5[0].trb2|out[16]~377_combout  & \my_regfile|start5[0].trb2|out[16]~382_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[16]~376_combout ),
	.datab(\my_regfile|start5[0].trb2|out[16]~375_combout ),
	.datac(\my_regfile|start5[0].trb2|out[16]~377_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~382_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~383 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[16]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[16]~395 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[16]~395_combout  = (\my_regfile|start5[0].trb2|out[16]~394_combout  & (\my_regfile|start5[0].trb2|out[16]~383_combout  & ((\my_regfile|start2[31].reg32_2|start[16].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[16].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[16]~394_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~383_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[16]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[16]~395 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[16]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \my_processor|mux32_1|start[16].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[16].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[16]~395_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[16]~395_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[16].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[16].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[16].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \my_processor|alu_1|Add0~34 (
// Equation(s):
// \my_processor|alu_1|Add0~34_combout  = (\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[17]~635_combout  & (\my_processor|alu_1|Add0~33  & VCC)) # (!\my_regfile|start4[0].trb1|out[17]~635_combout  & 
// (!\my_processor|alu_1|Add0~33 )))) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[17]~635_combout  & (!\my_processor|alu_1|Add0~33 )) # (!\my_regfile|start4[0].trb1|out[17]~635_combout  & 
// ((\my_processor|alu_1|Add0~33 ) # (GND)))))
// \my_processor|alu_1|Add0~35  = CARRY((\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[17]~635_combout  & !\my_processor|alu_1|Add0~33 )) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~33 ) # (!\my_regfile|start4[0].trb1|out[17]~635_combout ))))

	.dataa(\my_processor|mux32_1|start[17].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[17]~635_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~33 ),
	.combout(\my_processor|alu_1|Add0~34_combout ),
	.cout(\my_processor|alu_1|Add0~35 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~34 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~97 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~97_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// \my_processor|alu_1|ShiftLeft0~5_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|alu_1|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~97 .lut_mask = 16'h0100;
defparam \my_processor|alu_1|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneive_lcell_comb \my_processor|mux32_8|start[17].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[17].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & (((\my_processor|mux32_8|start[19].mux0|or_1~3_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & 
// ((\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & (\my_processor|alu_1|ShiftLeft0~97_combout )) # (!\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & ((\my_processor|alu_1|ShiftLeft0~66_combout )))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~4_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~97_combout ),
	.datac(\my_processor|mux32_8|start[19].mux0|or_1~3_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[17].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[17].mux0|or_1~0 .lut_mask = 16'hE5E0;
defparam \my_processor|mux32_8|start[17].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~51 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[20]~593_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (((\my_regfile|start4[0].trb1|out[18]~656_combout  & \my_regfile|start4[0].trb1|out[18]~646_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[20]~593_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[18]~656_combout ),
	.datad(\my_regfile|start4[0].trb1|out[18]~646_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~51 .lut_mask = 16'hB888;
defparam \my_processor|alu_1|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~52 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~51_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~32_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~32_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~52 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~53 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~50_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~52_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~52_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~53 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~54 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftRight0~48_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftRight0~53_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftRight0~48_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_1|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~54 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_1|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[17].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[17].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[17].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~54_combout ))) # 
// (!\my_processor|mux32_8|start[17].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~33_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & (((\my_processor|mux32_8|start[17].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~4_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~33_combout ),
	.datac(\my_processor|mux32_8|start[17].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[17].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[17].mux0|or_1~1 .lut_mask = 16'hF858;
defparam \my_processor|mux32_8|start[17].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneive_lcell_comb \my_processor|mux32_8|start[17].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[17].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector30~7_combout  & ((\my_processor|alu_1|Selector30~6_combout ) # ((\my_processor|mux32_8|start[17].mux0|or_1~1_combout )))) # (!\my_processor|alu_1|Selector30~7_combout  & 
// (!\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Add1~34_combout )))

	.dataa(\my_processor|alu_1|Selector30~7_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_processor|alu_1|Add1~34_combout ),
	.datad(\my_processor|mux32_8|start[17].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[17].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[17].mux0|or_1~2 .lut_mask = 16'hBA98;
defparam \my_processor|mux32_8|start[17].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneive_lcell_comb \my_processor|mux32_8|start[17].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[17].mux0|or_1~3_combout  = (\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & ((\my_processor|mux32_8|start[17].mux0|or_1~2_combout ) # ((\my_processor|alu_1|Selector30~6_combout  & 
// \my_regfile|start4[0].trb1|out[17]~635_combout )))) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & (\my_processor|mux32_8|start[17].mux0|or_1~2_combout  & ((\my_regfile|start4[0].trb1|out[17]~635_combout ) # 
// (!\my_processor|alu_1|Selector30~6_combout ))))

	.dataa(\my_processor|mux32_1|start[17].mux0|or_1~0_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_regfile|start4[0].trb1|out[17]~635_combout ),
	.datad(\my_processor|mux32_8|start[17].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[17].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[17].mux0|or_1~3 .lut_mask = 16'hFB80;
defparam \my_processor|mux32_8|start[17].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
cycloneive_lcell_comb \my_processor|mux32_8|start[17].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[17].mux0|or_1~4_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & (((\my_regfile|start4[0].trb1|out[31]~445_combout ) # (\my_processor|mux32_8|start[19].mux0|or_1~13_combout )))) # 
// (!\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & (\my_processor|mux32_8|start[17].mux0|or_1~3_combout  & ((!\my_processor|mux32_8|start[19].mux0|or_1~13_combout ))))

	.dataa(\my_processor|mux32_8|start[17].mux0|or_1~3_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~2_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_processor|mux32_8|start[19].mux0|or_1~13_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[17].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[17].mux0|or_1~4 .lut_mask = 16'hCCE2;
defparam \my_processor|mux32_8|start[17].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[17].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[17].mux0|or_1~5_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & ((\my_processor|mux32_8|start[17].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\my_processor|mux32_8|start[17].mux0|or_1~4_combout  & (\my_processor|alu_1|Add0~34_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & (((\my_processor|mux32_8|start[17].mux0|or_1~4_combout ))))

	.dataa(\my_processor|alu_1|Add0~34_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~13_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_processor|mux32_8|start[17].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[17].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[17].mux0|or_1~5 .lut_mask = 16'hF388;
defparam \my_processor|mux32_8|start[17].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneive_lcell_comb \my_processor|mux32_8|start[17].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[17].mux0|or_1~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_processor|dec_1|d6|d1|and3~0_combout ) # ((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// \my_processor|mux32_8|start[17].mux0|or_1~5_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & \my_processor|mux32_8|start[17].mux0|or_1~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_processor|dec_1|d6|d1|and3~0_combout ),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[17].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[17].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[17].mux0|or_1~6 .lut_mask = 16'hF888;
defparam \my_processor|mux32_8|start[17].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneive_lcell_comb \my_processor|mux32_8|start[17].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[17].mux0|or_1~7_combout  = (\my_processor|mux32_8|start[17].mux0|or_1~6_combout ) # ((\my_processor|dec_1|d4|d2|and1~combout  & \my_processor|alu_2|Add0~34_combout ))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d4|d2|and1~combout ),
	.datac(\my_processor|alu_2|Add0~34_combout ),
	.datad(\my_processor|mux32_8|start[17].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[17].mux0|or_1~7 .lut_mask = 16'hFFC0;
defparam \my_processor|mux32_8|start[17].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N31
dffeas \my_regfile|start2[19].reg32_2|start[17].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[17].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[17].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[17].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[17].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~408 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~408_combout  = (\my_regfile|start2[19].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[19].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~5_combout  & ((\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~408 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[17]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~412 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~412_combout  = (\my_regfile|start2[27].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[28].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[27].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and1~4_combout  & ((\my_regfile|start2[28].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~412 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[17]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~413 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~413_combout  = (\my_regfile|start2[29].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[30].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[29].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and3~0_combout  & ((\my_regfile|start2[30].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datac(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datad(\my_regfile|start2[30].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~413 .lut_mask = 16'hBB0B;
defparam \my_regfile|start5[0].trb2|out[17]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~411 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~411_combout  = (\my_regfile|start2[26].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[26].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and2~4_combout  & ((\my_regfile|start2[24].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|start2[24].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~411 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[17]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~410 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~410_combout  = (\my_regfile|decoder3|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~410 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[17]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~414 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~414_combout  = (\my_regfile|start5[0].trb2|out[17]~412_combout  & (\my_regfile|start5[0].trb2|out[17]~413_combout  & (\my_regfile|start5[0].trb2|out[17]~411_combout  & \my_regfile|start5[0].trb2|out[17]~410_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[17]~412_combout ),
	.datab(\my_regfile|start5[0].trb2|out[17]~413_combout ),
	.datac(\my_regfile|start5[0].trb2|out[17]~411_combout ),
	.datad(\my_regfile|start5[0].trb2|out[17]~410_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~414 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[17]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~409 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~409_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~409 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[17]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~405 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~405_combout  = (\my_regfile|start2[14].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~405 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[17]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~406 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~406_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~406 .lut_mask = 16'hB3FF;
defparam \my_regfile|start5[0].trb2|out[17]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~407 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~407_combout  = (\my_regfile|start5[0].trb2|out[17]~405_combout  & (\my_regfile|start5[0].trb2|out[17]~406_combout  & ((\my_regfile|start2[17].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[17]~405_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[17]~406_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~407 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[17]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~415 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~415_combout  = (\my_regfile|start5[0].trb2|out[17]~408_combout  & (\my_regfile|start5[0].trb2|out[17]~414_combout  & (\my_regfile|start5[0].trb2|out[17]~409_combout  & \my_regfile|start5[0].trb2|out[17]~407_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[17]~408_combout ),
	.datab(\my_regfile|start5[0].trb2|out[17]~414_combout ),
	.datac(\my_regfile|start5[0].trb2|out[17]~409_combout ),
	.datad(\my_regfile|start5[0].trb2|out[17]~407_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~415 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[17]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~397 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~397_combout  = (\my_regfile|start2[1].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[2].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[1].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and3~5_combout  & ((\my_regfile|start2[2].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~397 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[17]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~398 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~398_combout  = (\my_regfile|start2[3].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[3].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~6_combout  & ((\my_regfile|start2[4].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datad(\my_regfile|start2[4].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~398 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[17]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~396 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~396_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & (((\my_regfile|start2[25].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~396 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[17]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~401 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~401_combout  = (\my_regfile|start2[10].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[17].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and2~5_combout  & ((\my_regfile|start2[11].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|start2[11].reg32_2|start[17].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~401 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[17]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~400 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~400_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[17].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & (((\my_regfile|start2[8].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start2[8].reg32_2|start[17].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~400 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[17]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~399 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~399_combout  = (\my_regfile|start2[6].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~399 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[17]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~402 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~402_combout  = (\my_regfile|start2[12].reg32_2|start[17].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[17].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[17].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[17].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~402 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[17]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~403 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~403_combout  = (\my_regfile|start5[0].trb2|out[17]~401_combout  & (\my_regfile|start5[0].trb2|out[17]~400_combout  & (\my_regfile|start5[0].trb2|out[17]~399_combout  & \my_regfile|start5[0].trb2|out[17]~402_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[17]~401_combout ),
	.datab(\my_regfile|start5[0].trb2|out[17]~400_combout ),
	.datac(\my_regfile|start5[0].trb2|out[17]~399_combout ),
	.datad(\my_regfile|start5[0].trb2|out[17]~402_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~403 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[17]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~404 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~404_combout  = (\my_regfile|start5[0].trb2|out[17]~397_combout  & (\my_regfile|start5[0].trb2|out[17]~398_combout  & (\my_regfile|start5[0].trb2|out[17]~396_combout  & \my_regfile|start5[0].trb2|out[17]~403_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[17]~397_combout ),
	.datab(\my_regfile|start5[0].trb2|out[17]~398_combout ),
	.datac(\my_regfile|start5[0].trb2|out[17]~396_combout ),
	.datad(\my_regfile|start5[0].trb2|out[17]~403_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~404 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[17]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[17]~416 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[17]~416_combout  = (\my_regfile|start5[0].trb2|out[17]~415_combout  & (\my_regfile|start5[0].trb2|out[17]~404_combout  & ((\my_regfile|start2[31].reg32_2|start[17].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[17]~415_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[17].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[17]~404_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[17]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[17]~416 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[17]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneive_lcell_comb \my_processor|mux32_1|start[17].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[17].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[17]~416_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[17]~416_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[17].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[17].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[17].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \my_processor|mux32_8|start[18].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[18].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector30~7_combout  & ((\my_regfile|start4[0].trb1|out[18]~678_combout ) # (\my_processor|mux32_1|start[18].mux0|or_1~0_combout ))) 
// # (!\my_processor|alu_1|Selector30~7_combout  & (\my_regfile|start4[0].trb1|out[18]~678_combout  & \my_processor|mux32_1|start[18].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Selector30~7_combout ))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_regfile|start4[0].trb1|out[18]~678_combout ),
	.datad(\my_processor|mux32_1|start[18].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[18].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[18].mux0|or_1~2 .lut_mask = 16'hECC4;
defparam \my_processor|mux32_8|start[18].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~98 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~98_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|alu_1|ShiftLeft0~8_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_1|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~98 .lut_mask = 16'h0500;
defparam \my_processor|alu_1|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \my_processor|mux32_8|start[18].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[18].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & (((\my_processor|mux32_8|start[19].mux0|or_1~4_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & 
// ((\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & ((\my_processor|alu_1|ShiftLeft0~37_combout ))) # (!\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & (\my_processor|alu_1|ShiftLeft0~69_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~3_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~69_combout ),
	.datac(\my_processor|mux32_8|start[19].mux0|or_1~4_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[18].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[18].mux0|or_1~0 .lut_mask = 16'hF4A4;
defparam \my_processor|mux32_8|start[18].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~62 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~61_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~51_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~61_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~62 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~63 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~60_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~62_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~62_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~63 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~64 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftRight0~58_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftRight0~63_combout 
// )))

	.dataa(\my_processor|alu_1|ShiftRight0~58_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~64 .lut_mask = 16'hBB88;
defparam \my_processor|alu_1|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \my_processor|mux32_8|start[18].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[18].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & ((\my_processor|mux32_8|start[18].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~64_combout ))) # 
// (!\my_processor|mux32_8|start[18].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~98_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & (((\my_processor|mux32_8|start[18].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~3_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~98_combout ),
	.datac(\my_processor|mux32_8|start[18].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[18].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[18].mux0|or_1~1 .lut_mask = 16'hF858;
defparam \my_processor|mux32_8|start[18].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \my_processor|mux32_8|start[18].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[18].mux0|or_1~3_combout  = (\my_processor|mux32_8|start[18].mux0|or_1~2_combout  & ((\my_processor|alu_1|Selector30~6_combout ) # ((\my_processor|mux32_8|start[18].mux0|or_1~1_combout )))) # 
// (!\my_processor|mux32_8|start[18].mux0|or_1~2_combout  & (!\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Add1~36_combout ))))

	.dataa(\my_processor|mux32_8|start[18].mux0|or_1~2_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_processor|mux32_8|start[18].mux0|or_1~1_combout ),
	.datad(\my_processor|alu_1|Add1~36_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[18].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[18].mux0|or_1~3 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_8|start[18].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[18].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[18].mux0|or_1~4_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & ((\my_processor|mux32_8|start[19].mux0|or_1~2_combout ) # ((\my_processor|alu_1|Add0~36_combout )))) # 
// (!\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & (!\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[18].mux0|or_1~3_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~13_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~2_combout ),
	.datac(\my_processor|alu_1|Add0~36_combout ),
	.datad(\my_processor|mux32_8|start[18].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[18].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[18].mux0|or_1~4 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_8|start[18].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \my_processor|mux32_8|start[18].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[18].mux0|or_1~5_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[18].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\my_processor|mux32_8|start[18].mux0|or_1~4_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & (((\my_processor|mux32_8|start[18].mux0|or_1~4_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~2_combout ),
	.datac(\my_processor|mux32_8|start[18].mux0|or_1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[18].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[18].mux0|or_1~5 .lut_mask = 16'hF838;
defparam \my_processor|mux32_8|start[18].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \my_processor|mux32_8|start[18].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[18].mux0|or_1~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_processor|dec_1|d6|d1|and3~0_combout ) # ((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// \my_processor|mux32_8|start[18].mux0|or_1~5_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_processor|mux32_8|start[18].mux0|or_1~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|dec_1|d6|d1|and3~0_combout ),
	.datad(\my_processor|mux32_8|start[18].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[18].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[18].mux0|or_1~6 .lut_mask = 16'hECA0;
defparam \my_processor|mux32_8|start[18].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \my_processor|mux32_8|start[18].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[18].mux0|or_1~7_combout  = (\my_processor|mux32_8|start[18].mux0|or_1~6_combout ) # ((\my_processor|alu_2|Add0~36_combout  & \my_processor|dec_1|d4|d2|and1~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_2|Add0~36_combout ),
	.datac(\my_processor|dec_1|d4|d2|and1~combout ),
	.datad(\my_processor|mux32_8|start[18].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[18].mux0|or_1~7 .lut_mask = 16'hFFC0;
defparam \my_processor|mux32_8|start[18].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N21
dffeas \my_regfile|start2[29].reg32_2|start[18].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[18].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[18].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[18].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[18].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~653 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~653_combout  = (\my_regfile|decoder2|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and1~0_combout  & ((\my_regfile|start2[29].reg32_2|start[18].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~653 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[18]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~652 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~652_combout  = (\my_regfile|decoder2|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~0_combout  & (((\my_regfile|start2[22].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start2[23].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~652 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[18]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~647 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~647_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~647 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[18]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~650 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~650_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[18].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~650 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[18]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~648 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~648_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[18].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[18].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datad(\my_regfile|start2[13].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~648 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[18]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~649 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~649_combout  = (\my_regfile|start2[15].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~0_combout  & ((\my_regfile|start2[14].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datac(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datad(\my_regfile|start2[14].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~649 .lut_mask = 16'hBB0B;
defparam \my_regfile|start4[0].trb1|out[18]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~651 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~651_combout  = (\my_regfile|start4[0].trb1|out[18]~647_combout  & (\my_regfile|start4[0].trb1|out[18]~650_combout  & (\my_regfile|start4[0].trb1|out[18]~648_combout  & \my_regfile|start4[0].trb1|out[18]~649_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[18]~647_combout ),
	.datab(\my_regfile|start4[0].trb1|out[18]~650_combout ),
	.datac(\my_regfile|start4[0].trb1|out[18]~648_combout ),
	.datad(\my_regfile|start4[0].trb1|out[18]~649_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~651 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[18]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~654 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~654_combout  = (\my_regfile|start2[3].reg32_2|start[18].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[18].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~0_combout ))) # 
// (!\my_regfile|start2[3].reg32_2|start[18].dff1|q~q  & (!\my_regfile|decoder2|d4|d2|and1~0_combout  & ((\my_regfile|start2[31].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[18].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datac(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datad(\my_regfile|start2[31].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~654 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[18]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~655 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~655_combout  = (\my_regfile|start4[0].trb1|out[18]~654_combout  & ((\my_regfile|start2[30].reg32_2|start[18].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout )))

	.dataa(gnd),
	.datab(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[18]~654_combout ),
	.datad(\my_regfile|start2[30].reg32_2|start[18].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~655 .lut_mask = 16'hF030;
defparam \my_regfile|start4[0].trb1|out[18]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[18]~656 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[18]~656_combout  = (\my_regfile|start4[0].trb1|out[18]~653_combout  & (\my_regfile|start4[0].trb1|out[18]~652_combout  & (\my_regfile|start4[0].trb1|out[18]~651_combout  & \my_regfile|start4[0].trb1|out[18]~655_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[18]~653_combout ),
	.datab(\my_regfile|start4[0].trb1|out[18]~652_combout ),
	.datac(\my_regfile|start4[0].trb1|out[18]~651_combout ),
	.datad(\my_regfile|start4[0].trb1|out[18]~655_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[18]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[18]~656 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[18]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~33 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[18]~656_combout  & ((\my_regfile|start4[0].trb1|out[18]~646_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|start4[0].trb1|out[16]~677_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[18]~656_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[16]~677_combout ),
	.datad(\my_regfile|start4[0].trb1|out[18]~646_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~33 .lut_mask = 16'hB830;
defparam \my_processor|alu_1|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~67 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[17]~635_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[15]~193_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[17]~635_combout ),
	.datad(\my_regfile|start4[0].trb1|out[15]~193_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~67 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~80 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~33_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~67_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|alu_1|ShiftRight0~33_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~80 .lut_mask = 16'hDD88;
defparam \my_processor|alu_1|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~69 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[13]~214_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[11]~277_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[13]~214_combout ),
	.datad(\my_regfile|start4[0].trb1|out[11]~277_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~69 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~17 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[14]~235_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[12]~256_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[12]~256_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|start4[0].trb1|out[14]~235_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~17 .lut_mask = 16'hFC0C;
defparam \my_processor|alu_1|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~81 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~17_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~69_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~69_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~81 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~82 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~80_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~81_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~80_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~82 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~109 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~109_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftRight0~73_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_1|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~109 .lut_mask = 16'hCDC8;
defparam \my_processor|alu_1|ShiftRight0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \my_processor|alu_1|Selector20~0 (
// Equation(s):
// \my_processor|alu_1|Selector20~0_combout  = (\my_processor|alu_1|Selector30~17_combout  & (\my_processor|alu_1|Selector30~5_combout )) # (!\my_processor|alu_1|Selector30~17_combout  & ((\my_processor|alu_1|Selector30~5_combout  & 
// ((\my_processor|alu_1|ShiftRight0~109_combout ))) # (!\my_processor|alu_1|Selector30~5_combout  & (\my_processor|alu_1|ShiftLeft0~42_combout ))))

	.dataa(\my_processor|alu_1|Selector30~17_combout ),
	.datab(\my_processor|alu_1|Selector30~5_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~42_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~109_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector20~0 .lut_mask = 16'hDC98;
defparam \my_processor|alu_1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \my_processor|alu_1|Selector20~1 (
// Equation(s):
// \my_processor|alu_1|Selector20~1_combout  = (\my_processor|alu_1|Selector30~4_combout  & (((\my_processor|alu_1|Selector20~0_combout )))) # (!\my_processor|alu_1|Selector30~4_combout  & ((\my_processor|alu_1|Selector20~0_combout  & 
// ((\my_processor|alu_1|ShiftRight0~77_combout ))) # (!\my_processor|alu_1|Selector20~0_combout  & (\my_processor|alu_1|ShiftRight0~82_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~82_combout ),
	.datab(\my_processor|alu_1|Selector30~4_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~77_combout ),
	.datad(\my_processor|alu_1|Selector20~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector20~1 .lut_mask = 16'hFC22;
defparam \my_processor|alu_1|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \my_processor|alu_1|Selector20~2 (
// Equation(s):
// \my_processor|alu_1|Selector20~2_combout  = (\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Selector30~7_combout )) # (!\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector30~7_combout  & 
// ((\my_processor|alu_1|Selector20~1_combout ))) # (!\my_processor|alu_1|Selector30~7_combout  & (\my_processor|alu_1|Add1~22_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_processor|alu_1|Add1~22_combout ),
	.datad(\my_processor|alu_1|Selector20~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector20~2 .lut_mask = 16'hDC98;
defparam \my_processor|alu_1|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \my_processor|alu_1|Selector20~3 (
// Equation(s):
// \my_processor|alu_1|Selector20~3_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_regfile|start4[0].trb1|out[11]~277_combout  & ((\my_processor|mux32_1|start[11].mux0|or_1~0_combout ) # (\my_processor|alu_1|Selector20~2_combout ))) # 
// (!\my_regfile|start4[0].trb1|out[11]~277_combout  & (\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & \my_processor|alu_1|Selector20~2_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & (((\my_processor|alu_1|Selector20~2_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_regfile|start4[0].trb1|out[11]~277_combout ),
	.datac(\my_processor|mux32_1|start[11].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|Selector20~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector20~3 .lut_mask = 16'hFD80;
defparam \my_processor|alu_1|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \my_processor|alu_1|Selector20~4 (
// Equation(s):
// \my_processor|alu_1|Selector20~4_combout  = (\my_processor|alu_1|Selector30~9_combout  & ((\my_processor|alu_1|Selector20~3_combout ))) # (!\my_processor|alu_1|Selector30~9_combout  & (\my_processor|alu_1|Add0~22_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|Add0~22_combout ),
	.datac(\my_processor|alu_1|Selector20~3_combout ),
	.datad(\my_processor|alu_1|Selector30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector20~4 .lut_mask = 16'hF0CC;
defparam \my_processor|alu_1|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \my_processor|mux32_8|start[10].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[10].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [10]) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout )))) # 
// (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (\my_processor|alu_1|Selector21~5_combout  & (\my_processor|mux32_8|start[30].mux0|or_1~0_combout )))

	.dataa(\my_processor|alu_1|Selector21~5_combout ),
	.datab(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[10].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[10].mux0|or_1~0 .lut_mask = 16'hEC2C;
defparam \my_processor|mux32_8|start[10].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[10].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[10].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|mux32_8|start[10].mux0|or_1~0_combout )))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// ((\my_processor|mux32_8|start[10].mux0|or_1~0_combout  & ((\my_processor|alu_2|Add0~20_combout ))) # (!\my_processor|mux32_8|start[10].mux0|or_1~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu_2|Add0~20_combout ),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[10].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[10].mux0|or_1~1 .lut_mask = 16'hFC0A;
defparam \my_processor|mux32_8|start[10].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N9
dffeas \my_regfile|start2[29].reg32_2|start[10].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[10].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[10].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[10].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[10].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~300 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~300_combout  = (\my_regfile|start2[29].reg32_2|start[10].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[29].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and3~0_combout  & ((\my_regfile|start2[27].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datac(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datad(\my_regfile|start2[27].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~300 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[10]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~299 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~299_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & (((\my_regfile|start2[3].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~299 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[10]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~317 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~317_combout  = (\my_regfile|decoder2|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~0_combout  & ((\my_regfile|start2[22].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~317 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[10]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~312 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~312_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[7].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~312 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[10]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~314 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~314_combout  = (\my_regfile|decoder2|d5|d1|and1~0_combout  & (\my_regfile|start2[15].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~0_combout  & (((\my_regfile|start2[14].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[15].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~314 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[10]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~315 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~315_combout  = (\my_regfile|decoder2|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and3~0_combout  & (((\my_regfile|start2[19].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~315 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[10]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~313 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~313_combout  = (\my_regfile|start2[11].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and1~0_combout  & ((\my_regfile|start2[13].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|start2[13].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~313 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[10]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~316 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~316_combout  = (\my_regfile|start4[0].trb1|out[10]~312_combout  & (\my_regfile|start4[0].trb1|out[10]~314_combout  & (\my_regfile|start4[0].trb1|out[10]~315_combout  & \my_regfile|start4[0].trb1|out[10]~313_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[10]~312_combout ),
	.datab(\my_regfile|start4[0].trb1|out[10]~314_combout ),
	.datac(\my_regfile|start4[0].trb1|out[10]~315_combout ),
	.datad(\my_regfile|start4[0].trb1|out[10]~313_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~316 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[10]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~318 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~318_combout  = (\my_regfile|start4[0].trb1|out[10]~317_combout  & (\my_regfile|start4[0].trb1|out[10]~316_combout  & ((\my_regfile|start2[30].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[10]~317_combout ),
	.datad(\my_regfile|start4[0].trb1|out[10]~316_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~318 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[10]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~306 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~306_combout  = (\my_regfile|start2[25].reg32_2|start[10].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[10].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[24].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[10].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~306 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[10]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~307 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~307_combout  = (\my_regfile|decoder2|d7|d1|and4~combout  & (\my_regfile|start2[28].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and4~combout  & (((\my_regfile|start2[26].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~307 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[10]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~303 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~303_combout  = (\my_regfile|decoder2|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~0_combout  & ((\my_regfile|start2[16].reg32_2|start[10].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datad(\my_regfile|start2[17].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~303 .lut_mask = 16'hCF45;
defparam \my_regfile|start4[0].trb1|out[10]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~301 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~301_combout  = (\my_regfile|decoder2|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~0_combout  & (((\my_regfile|start2[8].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~301 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[10]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~302 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~302_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~302 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[10]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~304 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~304_combout  = (\my_regfile|decoder2|d6|d2|and2~0_combout  & (\my_regfile|start2[18].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and2~0_combout  & (((\my_regfile|start2[20].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[10].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~304 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[10]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~305 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~305_combout  = (\my_regfile|start4[0].trb1|out[10]~303_combout  & (\my_regfile|start4[0].trb1|out[10]~301_combout  & (\my_regfile|start4[0].trb1|out[10]~302_combout  & \my_regfile|start4[0].trb1|out[10]~304_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[10]~303_combout ),
	.datab(\my_regfile|start4[0].trb1|out[10]~301_combout ),
	.datac(\my_regfile|start4[0].trb1|out[10]~302_combout ),
	.datad(\my_regfile|start4[0].trb1|out[10]~304_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~305 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[10]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~308 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~308_combout  = (\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|start2[1].reg32_2|start[10].dff1|q~q  & \my_processor|mux5_2|start[0].mux0|and_1~combout )))

	.dataa(\my_regfile|decoder2|d4|and6~3_combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[10].dff1|q~q ),
	.datad(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~308 .lut_mask = 16'hFEEE;
defparam \my_regfile|start4[0].trb1|out[10]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~309 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~309_combout  = (\my_regfile|decoder2|d4|d1|and3~combout  & (\my_regfile|start2[5].reg32_2|start[10].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and3~combout  & (((\my_regfile|start2[4].reg32_2|start[10].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[10].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~309 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[10]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~310 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~310_combout  = (\my_regfile|start4[0].trb1|out[10]~308_combout  & (\my_regfile|start4[0].trb1|out[10]~309_combout  & ((\my_regfile|start2[2].reg32_2|start[10].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[10]~308_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[10].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[10]~309_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~310 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[10]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~311 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~311_combout  = (\my_regfile|start4[0].trb1|out[10]~306_combout  & (\my_regfile|start4[0].trb1|out[10]~307_combout  & (\my_regfile|start4[0].trb1|out[10]~305_combout  & \my_regfile|start4[0].trb1|out[10]~310_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[10]~306_combout ),
	.datab(\my_regfile|start4[0].trb1|out[10]~307_combout ),
	.datac(\my_regfile|start4[0].trb1|out[10]~305_combout ),
	.datad(\my_regfile|start4[0].trb1|out[10]~310_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~311 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[10]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[10]~319 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[10]~319_combout  = (\my_regfile|start4[0].trb1|out[10]~300_combout  & (\my_regfile|start4[0].trb1|out[10]~299_combout  & (\my_regfile|start4[0].trb1|out[10]~318_combout  & \my_regfile|start4[0].trb1|out[10]~311_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[10]~300_combout ),
	.datab(\my_regfile|start4[0].trb1|out[10]~299_combout ),
	.datac(\my_regfile|start4[0].trb1|out[10]~318_combout ),
	.datad(\my_regfile|start4[0].trb1|out[10]~311_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[10]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[10]~319 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[10]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \my_processor|alu_1|Selector21~0 (
// Equation(s):
// \my_processor|alu_1|Selector21~0_combout  = (\my_regfile|start4[0].trb1|out[10]~319_combout  & ((\my_processor|alu_1|Selector30~7_combout ) # (\my_processor|mux32_1|start[10].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[10]~319_combout  & 
// (\my_processor|alu_1|Selector30~7_combout  & \my_processor|mux32_1|start[10].mux0|or_1~0_combout ))

	.dataa(\my_regfile|start4[0].trb1|out[10]~319_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(gnd),
	.datad(\my_processor|mux32_1|start[10].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector21~0 .lut_mask = 16'hEE88;
defparam \my_processor|alu_1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~39 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[16]~677_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[14]~235_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[16]~677_combout ),
	.datac(gnd),
	.datad(\my_regfile|start4[0].trb1|out[14]~235_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~39 .lut_mask = 16'hDD88;
defparam \my_processor|alu_1|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~68 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~39_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~67_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~68 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~41 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[12]~256_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[10]~319_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[12]~256_combout ),
	.datac(gnd),
	.datad(\my_regfile|start4[0].trb1|out[10]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~41 .lut_mask = 16'hDD88;
defparam \my_processor|alu_1|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~70 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~69_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~41_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~41_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~70 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~71 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~70_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~68_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~71 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \my_processor|alu_1|Selector21~1 (
// Equation(s):
// \my_processor|alu_1|Selector21~1_combout  = (\my_processor|alu_1|Selector30~17_combout  & (\my_processor|alu_1|Selector30~5_combout )) # (!\my_processor|alu_1|Selector30~17_combout  & ((\my_processor|alu_1|Selector30~5_combout  & 
// (\my_processor|alu_1|ShiftRight0~100_combout )) # (!\my_processor|alu_1|Selector30~5_combout  & ((\my_processor|alu_1|ShiftLeft0~38_combout )))))

	.dataa(\my_processor|alu_1|Selector30~17_combout ),
	.datab(\my_processor|alu_1|Selector30~5_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~100_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector21~1 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_1|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \my_processor|alu_1|Selector21~2 (
// Equation(s):
// \my_processor|alu_1|Selector21~2_combout  = (\my_processor|alu_1|Selector30~4_combout  & (((\my_processor|alu_1|Selector21~1_combout )))) # (!\my_processor|alu_1|Selector30~4_combout  & ((\my_processor|alu_1|Selector21~1_combout  & 
// ((\my_processor|alu_1|ShiftRight0~63_combout ))) # (!\my_processor|alu_1|Selector21~1_combout  & (\my_processor|alu_1|ShiftRight0~71_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~71_combout ),
	.datab(\my_processor|alu_1|Selector30~4_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~63_combout ),
	.datad(\my_processor|alu_1|Selector21~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector21~2 .lut_mask = 16'hFC22;
defparam \my_processor|alu_1|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \my_processor|alu_1|Selector21~3 (
// Equation(s):
// \my_processor|alu_1|Selector21~3_combout  = (\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Selector21~0_combout )) # (!\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector21~2_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_processor|alu_1|Selector21~0_combout ),
	.datad(\my_processor|alu_1|Selector21~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector21~3 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \my_processor|alu_1|Selector21~4 (
// Equation(s):
// \my_processor|alu_1|Selector21~4_combout  = (\my_processor|alu_1|Selector30~6_combout  & (((\my_processor|alu_1|Selector21~3_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector30~7_combout  & 
// ((\my_processor|alu_1|Selector21~3_combout ))) # (!\my_processor|alu_1|Selector30~7_combout  & (\my_processor|alu_1|Add1~20_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_processor|alu_1|Add1~20_combout ),
	.datad(\my_processor|alu_1|Selector21~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector21~4 .lut_mask = 16'hFE10;
defparam \my_processor|alu_1|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector21~5 (
// Equation(s):
// \my_processor|alu_1|Selector21~5_combout  = (\my_processor|alu_1|Selector30~9_combout  & ((\my_processor|alu_1|Selector21~4_combout ))) # (!\my_processor|alu_1|Selector30~9_combout  & (\my_processor|alu_1|Add0~20_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|Selector30~9_combout ),
	.datac(\my_processor|alu_1|Add0~20_combout ),
	.datad(\my_processor|alu_1|Selector21~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector21~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector21~5 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|Selector21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[9]~216_combout ,\my_regfile|start5[0].trb2|out[8]~752_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneive_lcell_comb \my_processor|mux32_8|start[9].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[9].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|alu_1|Selector22~4_combout  & !\my_processor|mux32_8|start[8].mux0|or_1~4_combout )))) # 
// (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [9]) # ((\my_processor|mux32_8|start[8].mux0|or_1~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|Selector22~4_combout ),
	.datad(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[9].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[9].mux0|or_1~0 .lut_mask = 16'h33E2;
defparam \my_processor|mux32_8|start[9].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[9].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[9].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[9].mux0|or_1~0_combout  & (\my_processor|alu_2|Add0~18_combout )) # 
// (!\my_processor|mux32_8|start[9].mux0|or_1~0_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [9]))))) # (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (((\my_processor|mux32_8|start[9].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datab(\my_processor|alu_2|Add0~18_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|mux32_8|start[9].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[9].mux0|or_1~1 .lut_mask = 16'hDDA0;
defparam \my_processor|mux32_8|start[9].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N4
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[9].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[9].dff1|q~feeder_combout  = \my_processor|mux32_8|start[9].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[9].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[9].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[9].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[25].reg32_2|start[9].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N5
dffeas \my_regfile|start2[25].reg32_2|start[9].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[9].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[9].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[9].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[9].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~278 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~278_combout  = (\my_regfile|start2[25].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))) # 
// (!\my_regfile|start2[25].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[24].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.datac(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datad(\my_regfile|start2[24].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~278 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[9]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~285 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~285_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & (((\my_regfile|start2[5].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and3~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~285 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[9]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~284 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~284_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[9].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~284 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[9]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~286 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~286_combout  = (\my_regfile|start4[0].trb1|out[9]~285_combout  & (\my_regfile|start4[0].trb1|out[9]~284_combout  & ((\my_regfile|start2[2].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[9]~285_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[9]~284_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~286 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[9]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~287 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~287_combout  = (\my_regfile|start2[28].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[28].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and4~combout  & ((\my_regfile|start2[26].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~287 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[9]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~293 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~293_combout  = (\my_regfile|decoder2|d7|d1|and3~0_combout  & (\my_regfile|start2[29].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and3~0_combout  & (((\my_regfile|start2[27].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~293 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[9]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~294 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~294_combout  = (\my_regfile|start2[31].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~0_combout  & ((\my_regfile|start2[3].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~294 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[9]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~295 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~295_combout  = (\my_regfile|decoder2|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and1~0_combout  & (((\my_regfile|start2[22].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~295 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[9]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~296 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~296_combout  = (\my_regfile|start4[0].trb1|out[9]~294_combout  & (\my_regfile|start4[0].trb1|out[9]~295_combout  & ((\my_regfile|start2[30].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[9]~294_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~295_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~296 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[9]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~290 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~290_combout  = (\my_regfile|decoder2|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and2~0_combout  & ((\my_regfile|start2[15].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~290 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[9]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~291 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~291_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~291 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[9]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~289 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~289_combout  = (\my_regfile|start2[13].reg32_2|start[9].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[13].reg32_2|start[9].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~0_combout  & ((\my_regfile|start2[11].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[9].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~289 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[9]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~288 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~288_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start2[7].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~288 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[9]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~292 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~292_combout  = (\my_regfile|start4[0].trb1|out[9]~290_combout  & (\my_regfile|start4[0].trb1|out[9]~291_combout  & (\my_regfile|start4[0].trb1|out[9]~289_combout  & \my_regfile|start4[0].trb1|out[9]~288_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[9]~290_combout ),
	.datab(\my_regfile|start4[0].trb1|out[9]~291_combout ),
	.datac(\my_regfile|start4[0].trb1|out[9]~289_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~288_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~292 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[9]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~297 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~297_combout  = (\my_regfile|start4[0].trb1|out[9]~287_combout  & (\my_regfile|start4[0].trb1|out[9]~293_combout  & (\my_regfile|start4[0].trb1|out[9]~296_combout  & \my_regfile|start4[0].trb1|out[9]~292_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[9]~287_combout ),
	.datab(\my_regfile|start4[0].trb1|out[9]~293_combout ),
	.datac(\my_regfile|start4[0].trb1|out[9]~296_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~292_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~297 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[9]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~279 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~279_combout  = (\my_regfile|decoder2|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and4~0_combout  & ((\my_regfile|start2[9].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datad(\my_regfile|start2[8].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~279 .lut_mask = 16'hCF45;
defparam \my_regfile|start4[0].trb1|out[9]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~281 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~281_combout  = (\my_regfile|decoder2|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and3~0_combout  & ((\my_regfile|start2[16].reg32_2|start[9].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~281 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[9]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~280 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~280_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[9].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[9].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~280 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[9]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~282 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~282_combout  = (\my_regfile|decoder2|d6|d2|and2~0_combout  & (\my_regfile|start2[18].reg32_2|start[9].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and2~0_combout  & (((\my_regfile|start2[20].reg32_2|start[9].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[9].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[9].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~282 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[9]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~283 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~283_combout  = (\my_regfile|start4[0].trb1|out[9]~279_combout  & (\my_regfile|start4[0].trb1|out[9]~281_combout  & (\my_regfile|start4[0].trb1|out[9]~280_combout  & \my_regfile|start4[0].trb1|out[9]~282_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[9]~279_combout ),
	.datab(\my_regfile|start4[0].trb1|out[9]~281_combout ),
	.datac(\my_regfile|start4[0].trb1|out[9]~280_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~282_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~283 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[9]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[9]~298 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[9]~298_combout  = (\my_regfile|start4[0].trb1|out[9]~278_combout  & (\my_regfile|start4[0].trb1|out[9]~286_combout  & (\my_regfile|start4[0].trb1|out[9]~297_combout  & \my_regfile|start4[0].trb1|out[9]~283_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[9]~278_combout ),
	.datab(\my_regfile|start4[0].trb1|out[9]~286_combout ),
	.datac(\my_regfile|start4[0].trb1|out[9]~297_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~283_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[9]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[9]~298 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[9]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~40 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~39_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~16_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~16_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~40 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~19 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[11]~277_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|start4[0].trb1|out[9]~298_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[11]~277_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~298_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~19 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~42 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~41_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~19_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~41_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~42 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~43 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~42_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~40_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~43 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
cycloneive_lcell_comb \my_processor|alu_1|Selector22~0 (
// Equation(s):
// \my_processor|alu_1|Selector22~0_combout  = (\my_processor|alu_1|Selector30~17_combout  & (\my_processor|alu_1|Selector30~5_combout )) # (!\my_processor|alu_1|Selector30~17_combout  & ((\my_processor|alu_1|Selector30~5_combout  & 
// (\my_processor|alu_1|ShiftRight0~99_combout )) # (!\my_processor|alu_1|Selector30~5_combout  & ((\my_processor|alu_1|ShiftLeft0~34_combout )))))

	.dataa(\my_processor|alu_1|Selector30~17_combout ),
	.datab(\my_processor|alu_1|Selector30~5_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~99_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector22~0 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
cycloneive_lcell_comb \my_processor|alu_1|Selector22~1 (
// Equation(s):
// \my_processor|alu_1|Selector22~1_combout  = (\my_processor|alu_1|Selector30~4_combout  & (((\my_processor|alu_1|Selector22~0_combout )))) # (!\my_processor|alu_1|Selector30~4_combout  & ((\my_processor|alu_1|Selector22~0_combout  & 
// (\my_processor|alu_1|ShiftRight0~53_combout )) # (!\my_processor|alu_1|Selector22~0_combout  & ((\my_processor|alu_1|ShiftRight0~43_combout )))))

	.dataa(\my_processor|alu_1|ShiftRight0~53_combout ),
	.datab(\my_processor|alu_1|Selector30~4_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~43_combout ),
	.datad(\my_processor|alu_1|Selector22~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector22~1 .lut_mask = 16'hEE30;
defparam \my_processor|alu_1|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneive_lcell_comb \my_processor|alu_1|Selector22~2 (
// Equation(s):
// \my_processor|alu_1|Selector22~2_combout  = (\my_processor|alu_1|Selector30~7_combout  & (((\my_processor|alu_1|Selector30~6_combout ) # (\my_processor|alu_1|Selector22~1_combout )))) # (!\my_processor|alu_1|Selector30~7_combout  & 
// (\my_processor|alu_1|Add1~18_combout  & (!\my_processor|alu_1|Selector30~6_combout )))

	.dataa(\my_processor|alu_1|Add1~18_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_processor|alu_1|Selector30~6_combout ),
	.datad(\my_processor|alu_1|Selector22~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector22~2 .lut_mask = 16'hCEC2;
defparam \my_processor|alu_1|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneive_lcell_comb \my_processor|alu_1|Selector22~3 (
// Equation(s):
// \my_processor|alu_1|Selector22~3_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_regfile|start4[0].trb1|out[9]~298_combout  & ((\my_processor|mux32_1|start[9].mux0|or_1~0_combout ) # (\my_processor|alu_1|Selector22~2_combout ))) # 
// (!\my_regfile|start4[0].trb1|out[9]~298_combout  & (\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & \my_processor|alu_1|Selector22~2_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & (((\my_processor|alu_1|Selector22~2_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_regfile|start4[0].trb1|out[9]~298_combout ),
	.datac(\my_processor|mux32_1|start[9].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|Selector22~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector22~3 .lut_mask = 16'hFD80;
defparam \my_processor|alu_1|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneive_lcell_comb \my_processor|alu_1|Selector22~4 (
// Equation(s):
// \my_processor|alu_1|Selector22~4_combout  = (\my_processor|alu_1|Selector30~9_combout  & ((\my_processor|alu_1|Selector22~3_combout ))) # (!\my_processor|alu_1|Selector30~9_combout  & (\my_processor|alu_1|Add0~18_combout ))

	.dataa(\my_processor|alu_1|Selector30~9_combout ),
	.datab(\my_processor|alu_1|Add0~18_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|Selector22~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector22~4 .lut_mask = 16'hEE44;
defparam \my_processor|alu_1|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[13]~757 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[13]~757_combout  = (\my_regfile|start5[0].trb2|out[13]~332_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datab(\my_regfile|start5[0].trb2|out[13]~332_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[13]~757_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[13]~757 .lut_mask = 16'hDDDD;
defparam \my_regfile|start5[0].trb2|out[13]~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[13]~757_combout ,\my_regfile|start5[0].trb2|out[12]~756_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \my_processor|mux32_8|start[12].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[12].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector30~7_combout  & (((\my_regfile|start4[0].trb1|out[12]~256_combout ) # (\my_processor|mux32_1|start[12].mux0|or_1~0_combout )) # (!\my_processor|alu_1|Selector30~6_combout 
// ))) # (!\my_processor|alu_1|Selector30~7_combout  & (\my_processor|alu_1|Selector30~6_combout  & (\my_regfile|start4[0].trb1|out[12]~256_combout  & \my_processor|mux32_1|start[12].mux0|or_1~0_combout )))

	.dataa(\my_processor|alu_1|Selector30~7_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_regfile|start4[0].trb1|out[12]~256_combout ),
	.datad(\my_processor|mux32_1|start[12].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[12].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[12].mux0|or_1~2 .lut_mask = 16'hEAA2;
defparam \my_processor|mux32_8|start[12].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~83 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~34_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~18_combout 
// )))

	.dataa(\my_processor|alu_1|ShiftRight0~34_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~83 .lut_mask = 16'hAFA0;
defparam \my_processor|alu_1|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \my_processor|mux32_8|start[12].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[12].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector30~5_combout  & (((\my_processor|alu_1|Selector30~17_combout ) # (\my_processor|alu_1|ShiftRight0~101_combout )))) # (!\my_processor|alu_1|Selector30~5_combout  & 
// (\my_processor|alu_1|ShiftLeft0~46_combout  & (!\my_processor|alu_1|Selector30~17_combout )))

	.dataa(\my_processor|alu_1|Selector30~5_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~46_combout ),
	.datac(\my_processor|alu_1|Selector30~17_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~101_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[12].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[12].mux0|or_1~0 .lut_mask = 16'hAEA4;
defparam \my_processor|mux32_8|start[12].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[12].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[12].mux0|or_1~1_combout  = (\my_processor|alu_1|Selector30~4_combout  & (((\my_processor|mux32_8|start[12].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector30~4_combout  & 
// ((\my_processor|mux32_8|start[12].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~85_combout ))) # (!\my_processor|mux32_8|start[12].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftRight0~83_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~83_combout ),
	.datab(\my_processor|alu_1|Selector30~4_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~85_combout ),
	.datad(\my_processor|mux32_8|start[12].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[12].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[12].mux0|or_1~1 .lut_mask = 16'hFC22;
defparam \my_processor|mux32_8|start[12].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \my_processor|mux32_8|start[12].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[12].mux0|or_1~3_combout  = (\my_processor|alu_1|Selector30~6_combout  & (((\my_processor|mux32_8|start[12].mux0|or_1~2_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & 
// ((\my_processor|mux32_8|start[12].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[12].mux0|or_1~1_combout ))) # (!\my_processor|mux32_8|start[12].mux0|or_1~2_combout  & (\my_processor|alu_1|Add1~24_combout ))))

	.dataa(\my_processor|alu_1|Add1~24_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_processor|mux32_8|start[12].mux0|or_1~2_combout ),
	.datad(\my_processor|mux32_8|start[12].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[12].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[12].mux0|or_1~3 .lut_mask = 16'hF2C2;
defparam \my_processor|mux32_8|start[12].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \my_processor|alu_1|Add0~24 (
// Equation(s):
// \my_processor|alu_1|Add0~24_combout  = ((\my_regfile|start4[0].trb1|out[12]~256_combout  $ (\my_processor|mux32_1|start[12].mux0|or_1~0_combout  $ (!\my_processor|alu_1|Add0~23 )))) # (GND)
// \my_processor|alu_1|Add0~25  = CARRY((\my_regfile|start4[0].trb1|out[12]~256_combout  & ((\my_processor|mux32_1|start[12].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Add0~23 ))) # (!\my_regfile|start4[0].trb1|out[12]~256_combout  & 
// (\my_processor|mux32_1|start[12].mux0|or_1~0_combout  & !\my_processor|alu_1|Add0~23 )))

	.dataa(\my_regfile|start4[0].trb1|out[12]~256_combout ),
	.datab(\my_processor|mux32_1|start[12].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~23 ),
	.combout(\my_processor|alu_1|Add0~24_combout ),
	.cout(\my_processor|alu_1|Add0~25 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~24 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \my_processor|mux32_8|start[12].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[12].mux0|or_1~4_combout  = (\my_processor|mux32_8|start[14].mux0|or_1~14_combout  & (((\my_processor|alu_1|Add0~24_combout ) # (\my_processor|mux32_8|start[14].mux0|or_1~13_combout )))) # 
// (!\my_processor|mux32_8|start[14].mux0|or_1~14_combout  & (\my_processor|mux32_8|start[12].mux0|or_1~3_combout  & ((!\my_processor|mux32_8|start[14].mux0|or_1~13_combout ))))

	.dataa(\my_processor|mux32_8|start[12].mux0|or_1~3_combout ),
	.datab(\my_processor|mux32_8|start[14].mux0|or_1~14_combout ),
	.datac(\my_processor|alu_1|Add0~24_combout ),
	.datad(\my_processor|mux32_8|start[14].mux0|or_1~13_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[12].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[12].mux0|or_1~4 .lut_mask = 16'hCCE2;
defparam \my_processor|mux32_8|start[12].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[12].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[12].mux0|or_1~5_combout  = (\my_processor|mux32_8|start[14].mux0|or_1~13_combout  & ((\my_processor|mux32_8|start[12].mux0|or_1~4_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [12])) # 
// (!\my_processor|mux32_8|start[12].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [12]))))) # (!\my_processor|mux32_8|start[14].mux0|or_1~13_combout  & (((\my_processor|mux32_8|start[12].mux0|or_1~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_processor|mux32_8|start[14].mux0|or_1~13_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_processor|mux32_8|start[12].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[12].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[12].mux0|or_1~5 .lut_mask = 16'hBBC0;
defparam \my_processor|mux32_8|start[12].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[12].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[12].mux0|or_1~6_combout  = (\my_processor|dec_1|d4|d2|and1~combout  & (\my_processor|alu_2|Add0~24_combout )) # (!\my_processor|dec_1|d4|d2|and1~combout  & ((\my_processor|mux32_8|start[12].mux0|or_1~5_combout )))

	.dataa(\my_processor|dec_1|d4|d2|and1~combout ),
	.datab(\my_processor|alu_2|Add0~24_combout ),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[12].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[12].mux0|or_1~6 .lut_mask = 16'hDD88;
defparam \my_processor|mux32_8|start[12].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \my_regfile|start2[31].reg32_2|start[12].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[31].reg32_2|start[12].dff1|q~feeder_combout  = \my_processor|mux32_8|start[12].mux0|or_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[12].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[31].reg32_2|start[12].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[12].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[31].reg32_2|start[12].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \my_regfile|start2[31].reg32_2|start[12].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[31].reg32_2|start[12].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[12].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[12].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[12].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~236 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~236_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & (((\my_regfile|start2[3].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start2[3].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~236 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[12]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~244 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~244_combout  = (\my_regfile|decoder2|d7|d1|and4~combout  & (\my_regfile|start2[28].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and4~combout  & ((\my_regfile|start2[26].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~244 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[12]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~243 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~243_combout  = (\my_regfile|decoder2|d7|d2|and3~0_combout  & (\my_regfile|start2[25].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[24].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datab(\my_regfile|start2[24].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~243 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[12]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~246 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~246_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & ((\my_regfile|start2[5].reg32_2|start[12].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~246 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[12]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~245 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~245_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[12].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~245 .lut_mask = 16'hFFEA;
defparam \my_regfile|start4[0].trb1|out[12]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~247 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~247_combout  = (\my_regfile|start4[0].trb1|out[12]~246_combout  & (\my_regfile|start4[0].trb1|out[12]~245_combout  & ((\my_regfile|start2[2].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[12]~246_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~245_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and2~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~247 .lut_mask = 16'h8088;
defparam \my_regfile|start4[0].trb1|out[12]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~241 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~241_combout  = (\my_regfile|start2[18].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and4~combout ))) # 
// (!\my_regfile|start2[18].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and2~0_combout  & ((\my_regfile|start2[20].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~241 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[12]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~238 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~238_combout  = (\my_regfile|decoder2|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and3~0_combout  & (((\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~238 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[12]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~239 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~239_combout  = (\my_regfile|start2[10].reg32_2|start[12].dff1|q~q  & (((\my_regfile|start2[12].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[12].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and2~0_combout  & ((\my_regfile|start2[12].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[12].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~239 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[12]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~240 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~240_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and4~0_combout  & (((\my_regfile|start2[17].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start2[17].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~240 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[12]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~242 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~242_combout  = (\my_regfile|start4[0].trb1|out[12]~241_combout  & (\my_regfile|start4[0].trb1|out[12]~238_combout  & (\my_regfile|start4[0].trb1|out[12]~239_combout  & \my_regfile|start4[0].trb1|out[12]~240_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[12]~241_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~238_combout ),
	.datac(\my_regfile|start4[0].trb1|out[12]~239_combout ),
	.datad(\my_regfile|start4[0].trb1|out[12]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~242 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[12]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~248 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~248_combout  = (\my_regfile|start4[0].trb1|out[12]~244_combout  & (\my_regfile|start4[0].trb1|out[12]~243_combout  & (\my_regfile|start4[0].trb1|out[12]~247_combout  & \my_regfile|start4[0].trb1|out[12]~242_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[12]~244_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~243_combout ),
	.datac(\my_regfile|start4[0].trb1|out[12]~247_combout ),
	.datad(\my_regfile|start4[0].trb1|out[12]~242_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~248 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[12]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~237 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~237_combout  = (\my_regfile|decoder2|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and1~0_combout  & (((\my_regfile|start2[29].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datad(\my_regfile|start2[29].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~237 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[12]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~254 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~254_combout  = (\my_regfile|decoder2|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d1|and1~0_combout  & (((\my_regfile|start2[22].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~254 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[12]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~249 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~249_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[12].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~249 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[12]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~252 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~252_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~252 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[12]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~250 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~250_combout  = (\my_regfile|decoder2|d5|d1|and3~0_combout  & (\my_regfile|start2[13].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and3~0_combout  & (((\my_regfile|start2[11].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datab(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~250 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[12]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~251 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~251_combout  = (\my_regfile|decoder2|d5|d1|and1~0_combout  & (\my_regfile|start2[15].reg32_2|start[12].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and1~0_combout  & (((\my_regfile|start2[14].reg32_2|start[12].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start2[15].reg32_2|start[12].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~251 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[12]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~253 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~253_combout  = (\my_regfile|start4[0].trb1|out[12]~249_combout  & (\my_regfile|start4[0].trb1|out[12]~252_combout  & (\my_regfile|start4[0].trb1|out[12]~250_combout  & \my_regfile|start4[0].trb1|out[12]~251_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[12]~249_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~252_combout ),
	.datac(\my_regfile|start4[0].trb1|out[12]~250_combout ),
	.datad(\my_regfile|start4[0].trb1|out[12]~251_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~253 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[12]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~255 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~255_combout  = (\my_regfile|start4[0].trb1|out[12]~254_combout  & (\my_regfile|start4[0].trb1|out[12]~253_combout  & ((\my_regfile|start2[30].reg32_2|start[12].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|start4[0].trb1|out[12]~254_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[12].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[12]~253_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~255 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[12]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[12]~256 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[12]~256_combout  = (\my_regfile|start4[0].trb1|out[12]~236_combout  & (\my_regfile|start4[0].trb1|out[12]~248_combout  & (\my_regfile|start4[0].trb1|out[12]~237_combout  & \my_regfile|start4[0].trb1|out[12]~255_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[12]~236_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~248_combout ),
	.datac(\my_regfile|start4[0].trb1|out[12]~237_combout ),
	.datad(\my_regfile|start4[0].trb1|out[12]~255_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[12]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[12]~256 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[12]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \my_processor|alu_1|Add0~26 (
// Equation(s):
// \my_processor|alu_1|Add0~26_combout  = (\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[13]~214_combout  & (\my_processor|alu_1|Add0~25  & VCC)) # (!\my_regfile|start4[0].trb1|out[13]~214_combout  & 
// (!\my_processor|alu_1|Add0~25 )))) # (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[13]~214_combout  & (!\my_processor|alu_1|Add0~25 )) # (!\my_regfile|start4[0].trb1|out[13]~214_combout  & 
// ((\my_processor|alu_1|Add0~25 ) # (GND)))))
// \my_processor|alu_1|Add0~27  = CARRY((\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[13]~214_combout  & !\my_processor|alu_1|Add0~25 )) # (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & 
// ((!\my_processor|alu_1|Add0~25 ) # (!\my_regfile|start4[0].trb1|out[13]~214_combout ))))

	.dataa(\my_processor|mux32_1|start[13].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[13]~214_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~25 ),
	.combout(\my_processor|alu_1|Add0~26_combout ),
	.cout(\my_processor|alu_1|Add0~27 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~26 .lut_mask = 16'h9617;
defparam \my_processor|alu_1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneive_lcell_comb \my_processor|mux32_8|start[14].mux0|or_1~8 (
// Equation(s):
// \my_processor|mux32_8|start[14].mux0|or_1~8_combout  = (\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & ((\my_processor|alu_1|Selector30~7_combout ) # ((\my_processor|alu_1|Selector30~6_combout  & \my_regfile|start4[0].trb1|out[14]~235_combout )))) 
// # (!\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & (\my_processor|alu_1|Selector30~7_combout  & ((\my_regfile|start4[0].trb1|out[14]~235_combout ) # (!\my_processor|alu_1|Selector30~6_combout ))))

	.dataa(\my_processor|mux32_1|start[14].mux0|or_1~0_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_processor|alu_1|Selector30~6_combout ),
	.datad(\my_regfile|start4[0].trb1|out[14]~235_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[14].mux0|or_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[14].mux0|or_1~8 .lut_mask = 16'hEC8C;
defparam \my_processor|mux32_8|start[14].mux0|or_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~91 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~62_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~68_combout 
// ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~68_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~91 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N8
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~103 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~103_combout  = (\my_processor|mux32_8|start[31].mux0|or_1~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_regfile|start4[0].trb1|out[30]~488_combout ))))) # (!\my_processor|mux32_8|start[31].mux0|or_1~2_combout  & (((\my_regfile|start4[0].trb1|out[31]~445_combout ))))

	.dataa(\my_processor|mux32_8|start[31].mux0|or_1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~103 .lut_mask = 16'hF2D0;
defparam \my_processor|alu_1|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~51 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~8_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~21_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~21_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~51 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~55 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftLeft0~51_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|alu_1|ShiftLeft0~54_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~51_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~55 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneive_lcell_comb \my_processor|mux32_8|start[14].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[14].mux0|or_1~6_combout  = (\my_processor|alu_1|Selector30~5_combout  & ((\my_processor|alu_1|ShiftRight0~103_combout ) # ((\my_processor|alu_1|Selector30~17_combout )))) # (!\my_processor|alu_1|Selector30~5_combout  & 
// (((!\my_processor|alu_1|Selector30~17_combout  & \my_processor|alu_1|ShiftLeft0~55_combout ))))

	.dataa(\my_processor|alu_1|Selector30~5_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~103_combout ),
	.datac(\my_processor|alu_1|Selector30~17_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[14].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[14].mux0|or_1~6 .lut_mask = 16'hADA8;
defparam \my_processor|mux32_8|start[14].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[14].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[14].mux0|or_1~7_combout  = (\my_processor|alu_1|Selector30~4_combout  & (((\my_processor|mux32_8|start[14].mux0|or_1~6_combout )))) # (!\my_processor|alu_1|Selector30~4_combout  & 
// ((\my_processor|mux32_8|start[14].mux0|or_1~6_combout  & ((\my_processor|alu_1|ShiftRight0~93_combout ))) # (!\my_processor|mux32_8|start[14].mux0|or_1~6_combout  & (\my_processor|alu_1|ShiftRight0~91_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~91_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~93_combout ),
	.datac(\my_processor|alu_1|Selector30~4_combout ),
	.datad(\my_processor|mux32_8|start[14].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[14].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[14].mux0|or_1~7 .lut_mask = 16'hFC0A;
defparam \my_processor|mux32_8|start[14].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
cycloneive_lcell_comb \my_processor|mux32_8|start[14].mux0|or_1~9 (
// Equation(s):
// \my_processor|mux32_8|start[14].mux0|or_1~9_combout  = (\my_processor|mux32_8|start[14].mux0|or_1~8_combout  & (((\my_processor|alu_1|Selector30~6_combout ) # (\my_processor|mux32_8|start[14].mux0|or_1~7_combout )))) # 
// (!\my_processor|mux32_8|start[14].mux0|or_1~8_combout  & (\my_processor|alu_1|Add1~28_combout  & (!\my_processor|alu_1|Selector30~6_combout )))

	.dataa(\my_processor|mux32_8|start[14].mux0|or_1~8_combout ),
	.datab(\my_processor|alu_1|Add1~28_combout ),
	.datac(\my_processor|alu_1|Selector30~6_combout ),
	.datad(\my_processor|mux32_8|start[14].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[14].mux0|or_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[14].mux0|or_1~9 .lut_mask = 16'hAEA4;
defparam \my_processor|mux32_8|start[14].mux0|or_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
cycloneive_lcell_comb \my_processor|mux32_8|start[14].mux0|or_1~10 (
// Equation(s):
// \my_processor|mux32_8|start[14].mux0|or_1~10_combout  = (\my_processor|mux32_8|start[14].mux0|or_1~14_combout  & ((\my_processor|mux32_8|start[14].mux0|or_1~13_combout ) # ((\my_processor|alu_1|Add0~28_combout )))) # 
// (!\my_processor|mux32_8|start[14].mux0|or_1~14_combout  & (!\my_processor|mux32_8|start[14].mux0|or_1~13_combout  & ((\my_processor|mux32_8|start[14].mux0|or_1~9_combout ))))

	.dataa(\my_processor|mux32_8|start[14].mux0|or_1~14_combout ),
	.datab(\my_processor|mux32_8|start[14].mux0|or_1~13_combout ),
	.datac(\my_processor|alu_1|Add0~28_combout ),
	.datad(\my_processor|mux32_8|start[14].mux0|or_1~9_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[14].mux0|or_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[14].mux0|or_1~10 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_8|start[14].mux0|or_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N6
cycloneive_lcell_comb \my_processor|mux32_8|start[14].mux0|or_1~11 (
// Equation(s):
// \my_processor|mux32_8|start[14].mux0|or_1~11_combout  = (\my_processor|mux32_8|start[14].mux0|or_1~13_combout  & ((\my_processor|mux32_8|start[14].mux0|or_1~10_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14])) # 
// (!\my_processor|mux32_8|start[14].mux0|or_1~10_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [14]))))) # (!\my_processor|mux32_8|start[14].mux0|or_1~13_combout  & (((\my_processor|mux32_8|start[14].mux0|or_1~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|mux32_8|start[14].mux0|or_1~13_combout ),
	.datac(\my_processor|mux32_8|start[14].mux0|or_1~10_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[14].mux0|or_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[14].mux0|or_1~11 .lut_mask = 16'hBCB0;
defparam \my_processor|mux32_8|start[14].mux0|or_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N4
cycloneive_lcell_comb \my_processor|mux32_8|start[14].mux0|or_1~12 (
// Equation(s):
// \my_processor|mux32_8|start[14].mux0|or_1~12_combout  = (\my_processor|dec_1|d4|d2|and1~combout  & (\my_processor|alu_2|Add0~28_combout )) # (!\my_processor|dec_1|d4|d2|and1~combout  & ((\my_processor|mux32_8|start[14].mux0|or_1~11_combout )))

	.dataa(gnd),
	.datab(\my_processor|dec_1|d4|d2|and1~combout ),
	.datac(\my_processor|alu_2|Add0~28_combout ),
	.datad(\my_processor|mux32_8|start[14].mux0|or_1~11_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[14].mux0|or_1~12 .lut_mask = 16'hF3C0;
defparam \my_processor|mux32_8|start[14].mux0|or_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N25
dffeas \my_regfile|start2[31].reg32_2|start[14].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[14].mux0|or_1~12_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[14].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[14].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[14].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~333 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~333_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & (((\my_regfile|start2[25].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[14].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~333 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[14]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~334 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~334_combout  = (\my_regfile|decoder3|d4|d2|and2~5_combout  & (\my_regfile|start2[2].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datab(\my_regfile|start2[1].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[2].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~334 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[14]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~338 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~338_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout )))) 
// # (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~338 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[14]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~339 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~339_combout  = (\my_regfile|start2[12].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|start2[13].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~339 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[14]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~337 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~337_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~337 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[14]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~336 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~336_combout  = (\my_regfile|decoder3|d4|d1|and3~0_combout  & (\my_regfile|start2[5].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and3~0_combout  & ((\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~336 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[14]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~340 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~340_combout  = (\my_regfile|start5[0].trb2|out[14]~338_combout  & (\my_regfile|start5[0].trb2|out[14]~339_combout  & (\my_regfile|start5[0].trb2|out[14]~337_combout  & \my_regfile|start5[0].trb2|out[14]~336_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[14]~338_combout ),
	.datab(\my_regfile|start5[0].trb2|out[14]~339_combout ),
	.datac(\my_regfile|start5[0].trb2|out[14]~337_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~336_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~340 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[14]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~335 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~335_combout  = (\my_regfile|start2[4].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|start2[4].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~335 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[14]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~341 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~341_combout  = (\my_regfile|start5[0].trb2|out[14]~333_combout  & (\my_regfile|start5[0].trb2|out[14]~334_combout  & (\my_regfile|start5[0].trb2|out[14]~340_combout  & \my_regfile|start5[0].trb2|out[14]~335_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[14]~333_combout ),
	.datab(\my_regfile|start5[0].trb2|out[14]~334_combout ),
	.datac(\my_regfile|start5[0].trb2|out[14]~340_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~335_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~341 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[14]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~345 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~345_combout  = (\my_regfile|start2[19].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|start2[19].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and1~5_combout  & ((\my_regfile|start2[18].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[19].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|start2[18].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~345 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[14]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~346 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~346_combout  = (\my_regfile|decoder3|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[20].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~346 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[14]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~350 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~350_combout  = (\my_regfile|decoder3|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and2~4_combout  & (((\my_regfile|start2[29].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[29].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~350 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[14]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~349 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~349_combout  = (\my_regfile|decoder3|d7|d2|and1~4_combout  & (\my_regfile|start2[27].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and1~4_combout  & (((\my_regfile|start2[28].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~349 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[14]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~347 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~347_combout  = (\my_regfile|decoder3|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[14].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[14].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~347 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[14]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~348 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~348_combout  = (\my_regfile|start2[24].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and4~0_combout  & ((\my_regfile|start2[26].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and2~4_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~348 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[14]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~351 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~351_combout  = (\my_regfile|start5[0].trb2|out[14]~350_combout  & (\my_regfile|start5[0].trb2|out[14]~349_combout  & (\my_regfile|start5[0].trb2|out[14]~347_combout  & \my_regfile|start5[0].trb2|out[14]~348_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[14]~350_combout ),
	.datab(\my_regfile|start5[0].trb2|out[14]~349_combout ),
	.datac(\my_regfile|start5[0].trb2|out[14]~347_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~348_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~351 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[14]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~343 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~343_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~343 .lut_mask = 16'hD5FF;
defparam \my_regfile|start5[0].trb2|out[14]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~342 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~342_combout  = (\my_regfile|start2[14].reg32_2|start[14].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[14].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[14].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[14].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[14].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~342 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[14]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~344 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~344_combout  = (\my_regfile|start5[0].trb2|out[14]~343_combout  & (\my_regfile|start5[0].trb2|out[14]~342_combout  & ((\my_regfile|start2[17].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[14]~343_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~342_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~344 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[14]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~352 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~352_combout  = (\my_regfile|start5[0].trb2|out[14]~345_combout  & (\my_regfile|start5[0].trb2|out[14]~346_combout  & (\my_regfile|start5[0].trb2|out[14]~351_combout  & \my_regfile|start5[0].trb2|out[14]~344_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[14]~345_combout ),
	.datab(\my_regfile|start5[0].trb2|out[14]~346_combout ),
	.datac(\my_regfile|start5[0].trb2|out[14]~351_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~344_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~352 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[14]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~353 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~353_combout  = (\my_regfile|start5[0].trb2|out[14]~341_combout  & (\my_regfile|start5[0].trb2|out[14]~352_combout  & ((\my_regfile|start2[31].reg32_2|start[14].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datab(\my_regfile|start2[31].reg32_2|start[14].dff1|q~q ),
	.datac(\my_regfile|start5[0].trb2|out[14]~341_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~352_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~353 .lut_mask = 16'hD000;
defparam \my_regfile|start5[0].trb2|out[14]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[14]~758 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[14]~758_combout  = (\my_regfile|start5[0].trb2|out[14]~353_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[14]~353_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[14]~758_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[14]~758 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[14]~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N18
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~32 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~32_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out[21]~59_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~59_combout  & (\my_processor|alu_2|Add0~28_combout )) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_regfile|start5[0].trb2|out[14]~758_combout )))))

	.dataa(\my_processor|alu_2|Add0~28_combout ),
	.datab(\my_regfile|start5[0].trb2|out[14]~758_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~32 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_counter1|pc_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N28
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~33 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~33_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_processor|pc_counter1|pc_out~32_combout  & ((\my_processor|alu_3|Add0~28_combout ))) # (!\my_processor|pc_counter1|pc_out~32_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [14])))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out~32_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|alu_3|Add0~28_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out~32_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~33 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_counter1|pc_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N29
dffeas \my_processor|pc_counter1|pc_out[14] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[14] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N30
cycloneive_lcell_comb \my_processor|alu_3|Add0~30 (
// Equation(s):
// \my_processor|alu_3|Add0~30_combout  = (\my_processor|alu_2|Add0~30_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [15] & (\my_processor|alu_3|Add0~29  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [15] & 
// (!\my_processor|alu_3|Add0~29 )))) # (!\my_processor|alu_2|Add0~30_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [15] & (!\my_processor|alu_3|Add0~29 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [15] & 
// ((\my_processor|alu_3|Add0~29 ) # (GND)))))
// \my_processor|alu_3|Add0~31  = CARRY((\my_processor|alu_2|Add0~30_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [15] & !\my_processor|alu_3|Add0~29 )) # (!\my_processor|alu_2|Add0~30_combout  & ((!\my_processor|alu_3|Add0~29 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|alu_2|Add0~30_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~29 ),
	.combout(\my_processor|alu_3|Add0~30_combout ),
	.cout(\my_processor|alu_3|Add0~31 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~30 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N28
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~34 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~34_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~3_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15])) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_regfile|start5[0].trb2|out[15]~759_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_regfile|start5[0].trb2|out[15]~759_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~34 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_counter1|pc_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N26
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~35 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~35_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|pc_counter1|pc_out~34_combout  & (\my_processor|alu_3|Add0~30_combout )) # (!\my_processor|pc_counter1|pc_out~34_combout  & 
// ((\my_processor|alu_2|Add0~30_combout ))))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out~34_combout ))))

	.dataa(\my_processor|alu_3|Add0~30_combout ),
	.datab(\my_processor|alu_2|Add0~30_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out~34_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~35 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_counter1|pc_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N27
dffeas \my_processor|pc_counter1|pc_out[15] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[15] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N0
cycloneive_lcell_comb \my_processor|alu_3|Add0~32 (
// Equation(s):
// \my_processor|alu_3|Add0~32_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|alu_2|Add0~32_combout  $ (!\my_processor|alu_3|Add0~31 )))) # (GND)
// \my_processor|alu_3|Add0~33  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|alu_2|Add0~32_combout ) # (!\my_processor|alu_3|Add0~31 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (\my_processor|alu_2|Add0~32_combout  & !\my_processor|alu_3|Add0~31 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|alu_2|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~31 ),
	.combout(\my_processor|alu_3|Add0~32_combout ),
	.cout(\my_processor|alu_3|Add0~33 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~32 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N4
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~36 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~36_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|alu_2|Add0~32_combout ) # (\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// (\my_regfile|start5[0].trb2|out[16]~760_combout  & ((!\my_processor|pc_counter1|pc_out[21]~3_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[16]~760_combout ),
	.datab(\my_processor|alu_2|Add0~32_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~36 .lut_mask = 16'hF0CA;
defparam \my_processor|pc_counter1|pc_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N18
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~37 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~37_combout  = (\my_processor|pc_counter1|pc_out~36_combout  & (((\my_processor|alu_3|Add0~32_combout ) # (!\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out~36_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|pc_counter1|pc_out[21]~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|alu_3|Add0~32_combout ),
	.datac(\my_processor|pc_counter1|pc_out~36_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~37 .lut_mask = 16'hCAF0;
defparam \my_processor|pc_counter1|pc_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N19
dffeas \my_processor|pc_counter1|pc_out[16] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[16] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N2
cycloneive_lcell_comb \my_processor|alu_3|Add0~34 (
// Equation(s):
// \my_processor|alu_3|Add0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|alu_2|Add0~34_combout  & (\my_processor|alu_3|Add0~33  & VCC)) # (!\my_processor|alu_2|Add0~34_combout  & (!\my_processor|alu_3|Add0~33 )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|alu_2|Add0~34_combout  & (!\my_processor|alu_3|Add0~33 )) # (!\my_processor|alu_2|Add0~34_combout  & ((\my_processor|alu_3|Add0~33 ) # (GND)))))
// \my_processor|alu_3|Add0~35  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|alu_2|Add0~34_combout  & !\my_processor|alu_3|Add0~33 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((!\my_processor|alu_3|Add0~33 ) # (!\my_processor|alu_2|Add0~34_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|alu_2|Add0~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~33 ),
	.combout(\my_processor|alu_3|Add0~34_combout ),
	.cout(\my_processor|alu_3|Add0~35 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~34 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N18
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~38 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~38_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_processor|pc_counter1|pc_out[21]~59_combout )))) # 
// (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_regfile|start5[0].trb2|out[17]~761_combout  & !\my_processor|pc_counter1|pc_out[21]~59_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|start5[0].trb2|out[17]~761_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~38 .lut_mask = 16'hF0AC;
defparam \my_processor|pc_counter1|pc_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N20
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~39 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~39_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|pc_counter1|pc_out~38_combout  & ((\my_processor|alu_3|Add0~34_combout ))) # (!\my_processor|pc_counter1|pc_out~38_combout  & 
// (\my_processor|alu_2|Add0~34_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out~38_combout ))))

	.dataa(\my_processor|alu_2|Add0~34_combout ),
	.datab(\my_processor|alu_3|Add0~34_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out~38_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~39 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_counter1|pc_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N21
dffeas \my_processor|pc_counter1|pc_out[17] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[17] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N4
cycloneive_lcell_comb \my_processor|alu_3|Add0~36 (
// Equation(s):
// \my_processor|alu_3|Add0~36_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|alu_2|Add0~36_combout  $ (!\my_processor|alu_3|Add0~35 )))) # (GND)
// \my_processor|alu_3|Add0~37  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|alu_2|Add0~36_combout ) # (!\my_processor|alu_3|Add0~35 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (\my_processor|alu_2|Add0~36_combout  & !\my_processor|alu_3|Add0~35 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|alu_2|Add0~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~35 ),
	.combout(\my_processor|alu_3|Add0~36_combout ),
	.cout(\my_processor|alu_3|Add0~37 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~36 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N16
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~40 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~40_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out[21]~59_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|alu_2|Add0~36_combout ))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (\my_regfile|start5[0].trb2|out[18]~762_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[18]~762_combout ),
	.datab(\my_processor|alu_2|Add0~36_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~40 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_counter1|pc_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N14
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~41 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~41_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_processor|pc_counter1|pc_out~40_combout  & ((\my_processor|alu_3|Add0~36_combout ))) # (!\my_processor|pc_counter1|pc_out~40_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out~40_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_processor|alu_3|Add0~36_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out~40_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~41 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_counter1|pc_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N15
dffeas \my_processor|pc_counter1|pc_out[18] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[18] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N6
cycloneive_lcell_comb \my_processor|alu_3|Add0~38 (
// Equation(s):
// \my_processor|alu_3|Add0~38_combout  = (\my_processor|alu_2|Add0~38_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_processor|alu_3|Add0~37  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (!\my_processor|alu_3|Add0~37 )))) # (!\my_processor|alu_2|Add0~38_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|alu_3|Add0~37 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((\my_processor|alu_3|Add0~37 ) # (GND)))))
// \my_processor|alu_3|Add0~39  = CARRY((\my_processor|alu_2|Add0~38_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|alu_3|Add0~37 )) # (!\my_processor|alu_2|Add0~38_combout  & ((!\my_processor|alu_3|Add0~37 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|alu_2|Add0~38_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~37 ),
	.combout(\my_processor|alu_3|Add0~38_combout ),
	.cout(\my_processor|alu_3|Add0~39 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~38 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N16
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~42 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~42_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (\my_regfile|start5[0].trb2|out[19]~763_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[19]~763_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~42 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_counter1|pc_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N14
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~43 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~43_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|pc_counter1|pc_out~42_combout  & (\my_processor|alu_3|Add0~38_combout )) # (!\my_processor|pc_counter1|pc_out~42_combout  & 
// ((\my_processor|alu_2|Add0~38_combout ))))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out~42_combout ))))

	.dataa(\my_processor|alu_3|Add0~38_combout ),
	.datab(\my_processor|alu_2|Add0~38_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out~42_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~43 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_counter1|pc_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N15
dffeas \my_processor|pc_counter1|pc_out[19] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[19] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N8
cycloneive_lcell_comb \my_processor|alu_3|Add0~40 (
// Equation(s):
// \my_processor|alu_3|Add0~40_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|alu_2|Add0~40_combout  $ (!\my_processor|alu_3|Add0~39 )))) # (GND)
// \my_processor|alu_3|Add0~41  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|alu_2|Add0~40_combout ) # (!\my_processor|alu_3|Add0~39 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (\my_processor|alu_2|Add0~40_combout  & !\my_processor|alu_3|Add0~39 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|alu_2|Add0~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~39 ),
	.combout(\my_processor|alu_3|Add0~40_combout ),
	.cout(\my_processor|alu_3|Add0~41 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~40 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N10
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~44 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~44_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out[21]~59_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~59_combout  & (\my_processor|alu_2|Add0~40_combout )) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_regfile|start5[0].trb2|out[20]~764_combout )))))

	.dataa(\my_processor|alu_2|Add0~40_combout ),
	.datab(\my_regfile|start5[0].trb2|out[20]~764_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~44 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_counter1|pc_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N20
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~45 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~45_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_processor|pc_counter1|pc_out~44_combout  & (\my_processor|alu_3|Add0~40_combout )) # (!\my_processor|pc_counter1|pc_out~44_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out~44_combout ))))

	.dataa(\my_processor|alu_3|Add0~40_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out~44_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~45 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_counter1|pc_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N21
dffeas \my_processor|pc_counter1|pc_out[20] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[20] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N10
cycloneive_lcell_comb \my_processor|alu_3|Add0~42 (
// Equation(s):
// \my_processor|alu_3|Add0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|alu_2|Add0~42_combout  & (\my_processor|alu_3|Add0~41  & VCC)) # (!\my_processor|alu_2|Add0~42_combout  & (!\my_processor|alu_3|Add0~41 )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|alu_2|Add0~42_combout  & (!\my_processor|alu_3|Add0~41 )) # (!\my_processor|alu_2|Add0~42_combout  & ((\my_processor|alu_3|Add0~41 ) # (GND)))))
// \my_processor|alu_3|Add0~43  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|alu_2|Add0~42_combout  & !\my_processor|alu_3|Add0~41 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((!\my_processor|alu_3|Add0~41 ) # (!\my_processor|alu_2|Add0~42_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|alu_2|Add0~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~41 ),
	.combout(\my_processor|alu_3|Add0~42_combout ),
	.cout(\my_processor|alu_3|Add0~43 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~42 .lut_mask = 16'h9617;
defparam \my_processor|alu_3|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N6
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~46 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~46_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (\my_regfile|start5[0].trb2|out[21]~765_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datab(\my_regfile|start5[0].trb2|out[21]~765_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~46 .lut_mask = 16'hFA44;
defparam \my_processor|pc_counter1|pc_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N30
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~47 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~47_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|pc_counter1|pc_out~46_combout  & (\my_processor|alu_3|Add0~42_combout )) # (!\my_processor|pc_counter1|pc_out~46_combout  & 
// ((\my_processor|alu_2|Add0~42_combout ))))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out~46_combout ))))

	.dataa(\my_processor|alu_3|Add0~42_combout ),
	.datab(\my_processor|alu_2|Add0~42_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out~46_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~47 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_counter1|pc_out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N31
dffeas \my_processor|pc_counter1|pc_out[21] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[21] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N12
cycloneive_lcell_comb \my_processor|alu_3|Add0~44 (
// Equation(s):
// \my_processor|alu_3|Add0~44_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|alu_2|Add0~44_combout  $ (!\my_processor|alu_3|Add0~43 )))) # (GND)
// \my_processor|alu_3|Add0~45  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|alu_2|Add0~44_combout ) # (!\my_processor|alu_3|Add0~43 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (\my_processor|alu_2|Add0~44_combout  & !\my_processor|alu_3|Add0~43 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|alu_2|Add0~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~43 ),
	.combout(\my_processor|alu_3|Add0~44_combout ),
	.cout(\my_processor|alu_3|Add0~45 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~44 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N24
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~48 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~48_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out[21]~59_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~59_combout  & (\my_processor|alu_2|Add0~44_combout )) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_regfile|start5[0].trb2|out[22]~766_combout )))))

	.dataa(\my_processor|alu_2|Add0~44_combout ),
	.datab(\my_regfile|start5[0].trb2|out[22]~766_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~48 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_counter1|pc_out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N26
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~49 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~49_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_processor|pc_counter1|pc_out~48_combout  & (\my_processor|alu_3|Add0~44_combout )) # (!\my_processor|pc_counter1|pc_out~48_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [22]))))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out~48_combout ))))

	.dataa(\my_processor|alu_3|Add0~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out~48_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~49 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_counter1|pc_out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N27
dffeas \my_processor|pc_counter1|pc_out[22] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[22] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N0
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~50 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~50_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [23]) # ((\my_processor|pc_counter1|pc_out[21]~59_combout )))) # 
// (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_regfile|start5[0].trb2|out[23]~767_combout  & !\my_processor|pc_counter1|pc_out[21]~59_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_regfile|start5[0].trb2|out[23]~767_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~50 .lut_mask = 16'hF0AC;
defparam \my_processor|pc_counter1|pc_out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N10
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~51 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~51_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|pc_counter1|pc_out~50_combout  & ((\my_processor|alu_3|Add0~46_combout ))) # (!\my_processor|pc_counter1|pc_out~50_combout  & 
// (\my_processor|alu_2|Add0~46_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out~50_combout ))))

	.dataa(\my_processor|alu_2|Add0~46_combout ),
	.datab(\my_processor|alu_3|Add0~46_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out~50_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~51 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_counter1|pc_out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N11
dffeas \my_processor|pc_counter1|pc_out[23] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[23] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~26 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~26_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~23_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~25_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu_1|ShiftLeft0~25_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|alu_1|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~26 .lut_mask = 16'h5404;
defparam \my_processor|alu_1|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~84 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftLeft0~71_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~83_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftLeft0~83_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~84 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \my_processor|mux32_8|start[23].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[23].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & ((\my_processor|mux32_8|start[19].mux0|or_1~4_combout ) # ((\my_processor|alu_1|ShiftLeft0~26_combout )))) # 
// (!\my_processor|mux32_8|start[19].mux0|or_1~3_combout  & (!\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & ((\my_processor|alu_1|ShiftLeft0~84_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~3_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~4_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~26_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[23].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[23].mux0|or_1~0 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_8|start[23].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~97 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|alu_1|ShiftRight0~96_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~97 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \my_processor|mux32_8|start[23].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[23].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[23].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~97_combout ))) # 
// (!\my_processor|mux32_8|start[23].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftLeft0~59_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~4_combout  & (((\my_processor|mux32_8|start[23].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~59_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~4_combout ),
	.datac(\my_processor|mux32_8|start[23].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[23].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[23].mux0|or_1~1 .lut_mask = 16'hF838;
defparam \my_processor|mux32_8|start[23].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneive_lcell_comb \my_processor|mux32_8|start[23].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[23].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector30~7_combout  & ((\my_processor|alu_1|Selector30~6_combout ) # ((\my_processor|mux32_8|start[23].mux0|or_1~1_combout )))) # (!\my_processor|alu_1|Selector30~7_combout  & 
// (!\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Add1~46_combout ))))

	.dataa(\my_processor|alu_1|Selector30~7_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_processor|mux32_8|start[23].mux0|or_1~1_combout ),
	.datad(\my_processor|alu_1|Add1~46_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[23].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[23].mux0|or_1~2 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_8|start[23].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneive_lcell_comb \my_processor|mux32_8|start[23].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[23].mux0|or_1~3_combout  = (\my_regfile|start4[0].trb1|out[23]~530_combout  & ((\my_processor|mux32_8|start[23].mux0|or_1~2_combout ) # ((\my_processor|alu_1|Selector30~6_combout  & 
// \my_processor|mux32_1|start[23].mux0|or_1~0_combout )))) # (!\my_regfile|start4[0].trb1|out[23]~530_combout  & (\my_processor|mux32_8|start[23].mux0|or_1~2_combout  & ((\my_processor|mux32_1|start[23].mux0|or_1~0_combout ) # 
// (!\my_processor|alu_1|Selector30~6_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[23]~530_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_processor|mux32_1|start[23].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[23].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[23].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[23].mux0|or_1~3 .lut_mask = 16'hFB80;
defparam \my_processor|mux32_8|start[23].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[23].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[23].mux0|or_1~4_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & (\my_processor|mux32_8|start[19].mux0|or_1~2_combout )) # (!\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & 
// ((\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_processor|mux32_8|start[19].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[23].mux0|or_1~3_combout )))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~13_combout ),
	.datab(\my_processor|mux32_8|start[19].mux0|or_1~2_combout ),
	.datac(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datad(\my_processor|mux32_8|start[23].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[23].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[23].mux0|or_1~4 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_8|start[23].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneive_lcell_comb \my_processor|mux32_8|start[23].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[23].mux0|or_1~5_combout  = (\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & ((\my_processor|mux32_8|start[23].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [23]))) # 
// (!\my_processor|mux32_8|start[23].mux0|or_1~4_combout  & (\my_processor|alu_1|Add0~46_combout )))) # (!\my_processor|mux32_8|start[19].mux0|or_1~13_combout  & (((\my_processor|mux32_8|start[23].mux0|or_1~4_combout ))))

	.dataa(\my_processor|mux32_8|start[19].mux0|or_1~13_combout ),
	.datab(\my_processor|alu_1|Add0~46_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_processor|mux32_8|start[23].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[23].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[23].mux0|or_1~5 .lut_mask = 16'hF588;
defparam \my_processor|mux32_8|start[23].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneive_lcell_comb \my_processor|mux32_8|start[23].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[23].mux0|or_1~6_combout  = (\my_processor|dec_1|d6|d1|and3~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [23]) # ((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// \my_processor|mux32_8|start[23].mux0|or_1~5_combout )))) # (!\my_processor|dec_1|d6|d1|and3~0_combout  & (((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & \my_processor|mux32_8|start[23].mux0|or_1~5_combout ))))

	.dataa(\my_processor|dec_1|d6|d1|and3~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[23].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[23].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[23].mux0|or_1~6 .lut_mask = 16'hF888;
defparam \my_processor|mux32_8|start[23].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneive_lcell_comb \my_processor|mux32_8|start[23].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[23].mux0|or_1~7_combout  = (\my_processor|mux32_8|start[23].mux0|or_1~6_combout ) # ((\my_processor|dec_1|d4|d2|and1~combout  & \my_processor|alu_2|Add0~46_combout ))

	.dataa(\my_processor|dec_1|d4|d2|and1~combout ),
	.datab(gnd),
	.datac(\my_processor|alu_2|Add0~46_combout ),
	.datad(\my_processor|mux32_8|start[23].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[23].mux0|or_1~7 .lut_mask = 16'hFFA0;
defparam \my_processor|mux32_8|start[23].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N23
dffeas \my_regfile|start2[3].reg32_2|start[23].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[23].mux0|or_1~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[23].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[23].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~510 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~510_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & (((\my_regfile|start2[3].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~510 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[23]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~511 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~511_combout  = (\my_regfile|decoder2|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and1~0_combout  & ((\my_regfile|start2[29].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~511 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[23]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~519 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~519_combout  = (\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[23].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_regfile|decoder2|d4|and6~3_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[23].dff1|q~q ),
	.datad(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~519 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[23]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~520 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~520_combout  = (\my_regfile|decoder2|d4|d1|and3~combout  & (\my_regfile|start2[5].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and3~combout  & (((\my_regfile|start2[4].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~520 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[23]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~521 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~521_combout  = (\my_regfile|start4[0].trb1|out[23]~519_combout  & (\my_regfile|start4[0].trb1|out[23]~520_combout  & ((\my_regfile|start2[2].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~519_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[23]~520_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~521 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[23]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~517 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~517_combout  = (\my_regfile|start2[25].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|start2[24].reg32_2|start[23].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~517 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[23]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~518 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~518_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[28].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start2[28].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~518 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[23]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~514 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~514_combout  = (\my_regfile|decoder2|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~0_combout  & (((\my_regfile|start2[16].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start2[16].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~514 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[23]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~512 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~512_combout  = (\my_regfile|start2[9].reg32_2|start[23].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[9].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~0_combout  & ((\my_regfile|start2[8].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~512 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[23]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~513 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~513_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~513 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[23]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~515 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~515_combout  = (\my_regfile|decoder2|d6|d1|and4~combout  & (\my_regfile|start2[20].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and4~combout  & (((\my_regfile|start2[18].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datab(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start2[20].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~515 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[23]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~516 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~516_combout  = (\my_regfile|start4[0].trb1|out[23]~514_combout  & (\my_regfile|start4[0].trb1|out[23]~512_combout  & (\my_regfile|start4[0].trb1|out[23]~513_combout  & \my_regfile|start4[0].trb1|out[23]~515_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[23]~514_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~512_combout ),
	.datac(\my_regfile|start4[0].trb1|out[23]~513_combout ),
	.datad(\my_regfile|start4[0].trb1|out[23]~515_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~516 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[23]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~522 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~522_combout  = (\my_regfile|start4[0].trb1|out[23]~521_combout  & (\my_regfile|start4[0].trb1|out[23]~517_combout  & (\my_regfile|start4[0].trb1|out[23]~518_combout  & \my_regfile|start4[0].trb1|out[23]~516_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[23]~521_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~517_combout ),
	.datac(\my_regfile|start4[0].trb1|out[23]~518_combout ),
	.datad(\my_regfile|start4[0].trb1|out[23]~516_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~522 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[23]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~528 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~528_combout  = (\my_regfile|start2[22].reg32_2|start[23].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[22].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~528 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[23]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~525 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~525_combout  = (\my_regfile|decoder2|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d1|and2~0_combout  & (((\my_regfile|start2[15].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start2[15].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~525 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[23]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~524 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~524_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~524 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[23]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~523 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~523_combout  = (\my_regfile|start2[6].reg32_2|start[23].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout ))) # 
// (!\my_regfile|start2[6].reg32_2|start[23].dff1|q~q  & (!\my_regfile|decoder2|d4|d1|and2~combout  & ((\my_regfile|start2[7].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[23].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datad(\my_regfile|start2[7].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~523 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[23]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~526 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~526_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[23].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[23].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[23].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~526 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[23]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~527 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~527_combout  = (\my_regfile|start4[0].trb1|out[23]~525_combout  & (\my_regfile|start4[0].trb1|out[23]~524_combout  & (\my_regfile|start4[0].trb1|out[23]~523_combout  & \my_regfile|start4[0].trb1|out[23]~526_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[23]~525_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~524_combout ),
	.datac(\my_regfile|start4[0].trb1|out[23]~523_combout ),
	.datad(\my_regfile|start4[0].trb1|out[23]~526_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~527 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[23]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~529 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~529_combout  = (\my_regfile|start4[0].trb1|out[23]~528_combout  & (\my_regfile|start4[0].trb1|out[23]~527_combout  & ((\my_regfile|start2[30].reg32_2|start[23].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~528_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[23].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[23]~527_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~529 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[23]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[23]~530 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[23]~530_combout  = (\my_regfile|start4[0].trb1|out[23]~510_combout  & (\my_regfile|start4[0].trb1|out[23]~511_combout  & (\my_regfile|start4[0].trb1|out[23]~522_combout  & \my_regfile|start4[0].trb1|out[23]~529_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[23]~510_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~511_combout ),
	.datac(\my_regfile|start4[0].trb1|out[23]~522_combout ),
	.datad(\my_regfile|start4[0].trb1|out[23]~529_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[23]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[23]~530 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[23]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~89 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[23]~530_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[24]~424_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|start4[0].trb1|out[23]~530_combout ),
	.datad(\my_regfile|start4[0].trb1|out[24]~424_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~89 .lut_mask = 16'hC480;
defparam \my_processor|alu_1|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftLeft0~91 (
// Equation(s):
// \my_processor|alu_1|ShiftLeft0~91_combout  = (\my_processor|alu_1|ShiftLeft0~89_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu_1|ShiftLeft0~90_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu_1|ShiftLeft0~89_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftLeft0~91 .lut_mask = 16'hF3F0;
defparam \my_processor|alu_1|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N30
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[29]~466_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[30]~488_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[29]~466_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~1 .lut_mask = 16'h5140;
defparam \my_processor|mux32_2|start[30].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N20
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|mux32_2|start[30].mux0|or_1~1_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// \my_processor|alu_1|ShiftLeft0~95_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|mux32_2|start[30].mux0|or_1~1_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~2 .lut_mask = 16'h5450;
defparam \my_processor|mux32_2|start[30].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N18
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~3_combout  = (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_processor|mux32_2|start[30].mux0|or_1~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// \my_processor|alu_1|ShiftLeft0~91_combout ))))

	.dataa(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftLeft0~91_combout ),
	.datad(\my_processor|mux32_2|start[30].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~3 .lut_mask = 16'h5540;
defparam \my_processor|mux32_2|start[30].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N12
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~4_combout  = (\my_processor|mux32_2|start[30].mux0|or_1~3_combout ) # ((\my_processor|mux5_01|start[0].m3|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[30]~488_combout  & 
// \my_processor|mux32_8|start[31].mux0|or_1~2_combout )))

	.dataa(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.datac(\my_processor|mux32_8|start[31].mux0|or_1~2_combout ),
	.datad(\my_processor|mux32_2|start[30].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~4 .lut_mask = 16'hFF80;
defparam \my_processor|mux32_2|start[30].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~6_combout  = (\my_regfile|start4[0].trb1|out[31]~445_combout  & ((\my_processor|mux32_2|start[30].mux0|or_1~5_combout ) # ((\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & 
// \my_processor|mux32_2|start[30].mux0|or_1~4_combout )))) # (!\my_regfile|start4[0].trb1|out[31]~445_combout  & (((\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & \my_processor|mux32_2|start[30].mux0|or_1~4_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~5_combout ),
	.datac(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_2|start[30].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~6 .lut_mask = 16'hF888;
defparam \my_processor|mux32_2|start[30].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N6
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|alu_1|ShiftLeft0~55_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|alu_1|ShiftLeft0~81_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|alu_1|ShiftLeft0~81_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~7 .lut_mask = 16'hEC20;
defparam \my_processor|mux32_2|start[30].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N24
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~8 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~8_combout  = (\my_processor|mux32_8|start[27].mux0|or_1~2_combout  & ((\my_processor|mux32_2|start[30].mux0|or_1~6_combout ) # ((!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & 
// \my_processor|mux32_2|start[30].mux0|or_1~7_combout ))))

	.dataa(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datab(\my_processor|mux32_8|start[27].mux0|or_1~2_combout ),
	.datac(\my_processor|mux32_2|start[30].mux0|or_1~6_combout ),
	.datad(\my_processor|mux32_2|start[30].mux0|or_1~7_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~8 .lut_mask = 16'hC4C0;
defparam \my_processor|mux32_2|start[30].mux0|or_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[31]~775_combout ,\my_regfile|start5[0].trb2|out[30]~774_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N22
cycloneive_lcell_comb \my_processor|mux32_1|start[30].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[30].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[30]~689_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[30]~689_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[30].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[30].mux0|or_1~0 .lut_mask = 16'hDD8D;
defparam \my_processor|mux32_1|start[30].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \my_processor|alu_1|Add0~60 (
// Equation(s):
// \my_processor|alu_1|Add0~60_combout  = ((\my_processor|mux32_1|start[30].mux0|or_1~0_combout  $ (\my_regfile|start4[0].trb1|out[30]~488_combout  $ (!\my_processor|alu_1|Add0~59 )))) # (GND)
// \my_processor|alu_1|Add0~61  = CARRY((\my_processor|mux32_1|start[30].mux0|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[30]~488_combout ) # (!\my_processor|alu_1|Add0~59 ))) # (!\my_processor|mux32_1|start[30].mux0|or_1~0_combout  & 
// (\my_regfile|start4[0].trb1|out[30]~488_combout  & !\my_processor|alu_1|Add0~59 )))

	.dataa(\my_processor|mux32_1|start[30].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add0~59 ),
	.combout(\my_processor|alu_1|Add0~60_combout ),
	.cout(\my_processor|alu_1|Add0~61 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add0~60 .lut_mask = 16'h698E;
defparam \my_processor|alu_1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector1~0 (
// Equation(s):
// \my_processor|alu_1|Selector1~0_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout  & (((\my_regfile|start4[0].trb1|out[30]~488_combout ) # (\my_processor|mux32_1|start[30].mux0|or_1~0_combout )) # 
// (!\my_processor|mux5_01|start[1].m3|and_1~combout ))) # (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & (\my_processor|mux5_01|start[1].m3|and_1~combout  & (\my_regfile|start4[0].trb1|out[30]~488_combout  & 
// \my_processor|mux32_1|start[30].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datab(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.datac(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.datad(\my_processor|mux32_1|start[30].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector1~0 .lut_mask = 16'hEAA2;
defparam \my_processor|alu_1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \my_processor|alu_1|Add1~60 (
// Equation(s):
// \my_processor|alu_1|Add1~60_combout  = ((\my_regfile|start4[0].trb1|out[30]~488_combout  $ (\my_processor|mux32_1|start[30].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add1~59 )))) # (GND)
// \my_processor|alu_1|Add1~61  = CARRY((\my_regfile|start4[0].trb1|out[30]~488_combout  & ((!\my_processor|alu_1|Add1~59 ) # (!\my_processor|mux32_1|start[30].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[30]~488_combout  & 
// (!\my_processor|mux32_1|start[30].mux0|or_1~0_combout  & !\my_processor|alu_1|Add1~59 )))

	.dataa(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.datab(\my_processor|mux32_1|start[30].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|Add1~59 ),
	.combout(\my_processor|alu_1|Add1~60_combout ),
	.cout(\my_processor|alu_1|Add1~61 ));
// synopsys translate_off
defparam \my_processor|alu_1|Add1~60 .lut_mask = 16'h962B;
defparam \my_processor|alu_1|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N10
cycloneive_lcell_comb \my_processor|alu_1|Selector1~1 (
// Equation(s):
// \my_processor|alu_1|Selector1~1_combout  = (\my_processor|alu_1|Selector1~0_combout  & ((\my_processor|mux5_01|start[1].m3|and_1~combout ) # ((\my_processor|alu_1|Add1~60_combout )))) # (!\my_processor|alu_1|Selector1~0_combout  & 
// (!\my_processor|mux5_01|start[1].m3|and_1~combout  & (\my_processor|alu_1|Add0~60_combout )))

	.dataa(\my_processor|alu_1|Selector1~0_combout ),
	.datab(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.datac(\my_processor|alu_1|Add0~60_combout ),
	.datad(\my_processor|alu_1|Add1~60_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector1~1 .lut_mask = 16'hBA98;
defparam \my_processor|alu_1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N24
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~9 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~9_combout  = (\my_processor|mux32_8|start[27].mux0|or_1~8_combout  & (\my_processor|mux32_8|start[27].mux0|or_1~12_combout  & ((\my_processor|alu_1|Selector1~1_combout )))) # 
// (!\my_processor|mux32_8|start[27].mux0|or_1~8_combout  & ((\my_processor|alu_1|Add0~60_combout ) # ((\my_processor|mux32_8|start[27].mux0|or_1~12_combout  & \my_processor|alu_1|Selector1~1_combout ))))

	.dataa(\my_processor|mux32_8|start[27].mux0|or_1~8_combout ),
	.datab(\my_processor|mux32_8|start[27].mux0|or_1~12_combout ),
	.datac(\my_processor|alu_1|Add0~60_combout ),
	.datad(\my_processor|alu_1|Selector1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~9 .lut_mask = 16'hDC50;
defparam \my_processor|mux32_2|start[30].mux0|or_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N6
cycloneive_lcell_comb \my_processor|mux32_2|start[30].mux0|or_1~10 (
// Equation(s):
// \my_processor|mux32_2|start[30].mux0|or_1~10_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [30])))) # (!\my_processor|dec_1|d5|d2|and4~combout  & 
// ((\my_processor|mux32_2|start[30].mux0|or_1~8_combout ) # ((\my_processor|mux32_2|start[30].mux0|or_1~9_combout ))))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~8_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|mux32_2|start[30].mux0|or_1~9_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_2|start[30].mux0|or_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_2|start[30].mux0|or_1~10 .lut_mask = 16'hF5E4;
defparam \my_processor|mux32_2|start[30].mux0|or_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneive_lcell_comb \my_processor|mux32_8|start[30].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[30].mux0|or_1~1_combout  = (\my_processor|dec_1|d4|d2|and1~combout  & ((\my_processor|alu_2|Add0~60_combout ) # ((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & \my_processor|mux32_2|start[30].mux0|or_1~10_combout )))) 
// # (!\my_processor|dec_1|d4|d2|and1~combout  & (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_processor|mux32_2|start[30].mux0|or_1~10_combout ))))

	.dataa(\my_processor|dec_1|d4|d2|and1~combout ),
	.datab(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_2|Add0~60_combout ),
	.datad(\my_processor|mux32_2|start[30].mux0|or_1~10_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[30].mux0|or_1~1 .lut_mask = 16'hECA0;
defparam \my_processor|mux32_8|start[30].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[30].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[30].dff1|q~feeder_combout  = \my_processor|mux32_8|start[30].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[30].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[30].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[25].reg32_2|start[30].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N5
dffeas \my_regfile|start2[25].reg32_2|start[30].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[30].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[30].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[30].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[30].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~669 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~669_combout  = (\my_regfile|start2[25].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~669 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[30]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~671 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~671_combout  = (\my_regfile|start2[4].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|start2[4].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~671 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[30]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~670 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~670_combout  = (\my_regfile|start2[1].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[2].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[1].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and3~5_combout  & ((\my_regfile|start2[2].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~670 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[30]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~675 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~675_combout  = (\my_regfile|start2[12].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~675 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[30]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~674 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~674_combout  = (\my_regfile|start2[10].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and2~5_combout  & ((\my_regfile|start2[11].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datac(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datad(\my_regfile|start2[11].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~674 .lut_mask = 16'hBB0B;
defparam \my_regfile|start5[0].trb2|out[30]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~673 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~673_combout  = (\my_regfile|start2[8].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|start2[8].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~673 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[30]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~672 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~672_combout  = (\my_regfile|start2[6].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~672 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[30]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~676 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~676_combout  = (\my_regfile|start5[0].trb2|out[30]~675_combout  & (\my_regfile|start5[0].trb2|out[30]~674_combout  & (\my_regfile|start5[0].trb2|out[30]~673_combout  & \my_regfile|start5[0].trb2|out[30]~672_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[30]~675_combout ),
	.datab(\my_regfile|start5[0].trb2|out[30]~674_combout ),
	.datac(\my_regfile|start5[0].trb2|out[30]~673_combout ),
	.datad(\my_regfile|start5[0].trb2|out[30]~672_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~676 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[30]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~677 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~677_combout  = (\my_regfile|start5[0].trb2|out[30]~669_combout  & (\my_regfile|start5[0].trb2|out[30]~671_combout  & (\my_regfile|start5[0].trb2|out[30]~670_combout  & \my_regfile|start5[0].trb2|out[30]~676_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[30]~669_combout ),
	.datab(\my_regfile|start5[0].trb2|out[30]~671_combout ),
	.datac(\my_regfile|start5[0].trb2|out[30]~670_combout ),
	.datad(\my_regfile|start5[0].trb2|out[30]~676_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~677 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[30]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~682 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~682_combout  = (\my_regfile|start2[21].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[30].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[21].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[20].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|start2[20].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~682 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[30]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~681 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~681_combout  = (\my_regfile|start2[18].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[30].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~681 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[30]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~679 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~679_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~679 .lut_mask = 16'hD5FF;
defparam \my_regfile|start5[0].trb2|out[30]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~678 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~678_combout  = (\my_regfile|start2[14].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~678 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[30]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~680 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~680_combout  = (\my_regfile|start5[0].trb2|out[30]~679_combout  & (\my_regfile|start5[0].trb2|out[30]~678_combout  & ((\my_regfile|start2[17].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[30]~679_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[30]~678_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~680 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[30]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~685 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~685_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[30].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[30].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~685 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[30]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~686 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~686_combout  = (\my_regfile|start2[30].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[30].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~686 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[30]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~684 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~684_combout  = (\my_regfile|decoder3|d7|d2|and2~4_combout  & (\my_regfile|start2[26].reg32_2|start[30].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~4_combout  & (((\my_regfile|start2[24].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))

	.dataa(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datab(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start2[26].reg32_2|start[30].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~684 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[30]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~683 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~683_combout  = (\my_regfile|start2[22].reg32_2|start[30].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[30].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[30].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[30].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~683 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[30]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~687 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~687_combout  = (\my_regfile|start5[0].trb2|out[30]~685_combout  & (\my_regfile|start5[0].trb2|out[30]~686_combout  & (\my_regfile|start5[0].trb2|out[30]~684_combout  & \my_regfile|start5[0].trb2|out[30]~683_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[30]~685_combout ),
	.datab(\my_regfile|start5[0].trb2|out[30]~686_combout ),
	.datac(\my_regfile|start5[0].trb2|out[30]~684_combout ),
	.datad(\my_regfile|start5[0].trb2|out[30]~683_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~687 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[30]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~688 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~688_combout  = (\my_regfile|start5[0].trb2|out[30]~682_combout  & (\my_regfile|start5[0].trb2|out[30]~681_combout  & (\my_regfile|start5[0].trb2|out[30]~680_combout  & \my_regfile|start5[0].trb2|out[30]~687_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[30]~682_combout ),
	.datab(\my_regfile|start5[0].trb2|out[30]~681_combout ),
	.datac(\my_regfile|start5[0].trb2|out[30]~680_combout ),
	.datad(\my_regfile|start5[0].trb2|out[30]~687_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~688 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[30]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~689 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~689_combout  = (\my_regfile|start5[0].trb2|out[30]~677_combout  & (\my_regfile|start5[0].trb2|out[30]~688_combout  & ((\my_regfile|start2[31].reg32_2|start[30].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[30]~677_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[30].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[30]~688_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~689 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[30]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[30]~774 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[30]~774_combout  = (\my_regfile|start5[0].trb2|out[30]~689_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[30]~689_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[30]~774_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[30]~774 .lut_mask = 16'hFF55;
defparam \my_regfile|start5[0].trb2|out[30]~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N28
cycloneive_lcell_comb \my_processor|alu_3|Add0~60 (
// Equation(s):
// \my_processor|alu_3|Add0~60_combout  = ((\my_processor|alu_2|Add0~60_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [16] $ (!\my_processor|alu_3|Add0~59 )))) # (GND)
// \my_processor|alu_3|Add0~61  = CARRY((\my_processor|alu_2|Add0~60_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]) # (!\my_processor|alu_3|Add0~59 ))) # (!\my_processor|alu_2|Add0~60_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|alu_3|Add0~59 )))

	.dataa(\my_processor|alu_2|Add0~60_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_3|Add0~59 ),
	.combout(\my_processor|alu_3|Add0~60_combout ),
	.cout(\my_processor|alu_3|Add0~61 ));
// synopsys translate_off
defparam \my_processor|alu_3|Add0~60 .lut_mask = 16'h698E;
defparam \my_processor|alu_3|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N28
cycloneive_lcell_comb \my_processor|mux32_6|start[30].mux0|and_1~0 (
// Equation(s):
// \my_processor|mux32_6|start[30].mux0|and_1~0_combout  = (\my_processor|dec_1|d4|d1|and4~combout  & ((\my_processor|pc_counter1|pc_out[21]~58_combout  & ((\my_processor|alu_3|Add0~60_combout ))) # (!\my_processor|pc_counter1|pc_out[21]~58_combout  & 
// (\my_processor|alu_2|Add0~60_combout ))))

	.dataa(\my_processor|alu_2|Add0~60_combout ),
	.datab(\my_processor|dec_1|d4|d1|and4~combout ),
	.datac(\my_processor|alu_3|Add0~60_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_6|start[30].mux0|and_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_6|start[30].mux0|and_1~0 .lut_mask = 16'hC088;
defparam \my_processor|mux32_6|start[30].mux0|and_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N24
cycloneive_lcell_comb \my_processor|mux32_6|start[30].mux0|and_1~1 (
// Equation(s):
// \my_processor|mux32_6|start[30].mux0|and_1~1_combout  = (\my_processor|mux32_6|start[27].mux0|and_1~0_combout  & ((\my_processor|mux32_6|start[30].mux0|and_1~0_combout ) # ((!\my_processor|dec_1|d4|d1|and4~combout  & 
// \my_regfile|start5[0].trb2|out[30]~774_combout ))))

	.dataa(\my_processor|dec_1|d4|d1|and4~combout ),
	.datab(\my_regfile|start5[0].trb2|out[30]~774_combout ),
	.datac(\my_processor|mux32_6|start[27].mux0|and_1~0_combout ),
	.datad(\my_processor|mux32_6|start[30].mux0|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_6|start[30].mux0|and_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_6|start[30].mux0|and_1~1 .lut_mask = 16'hF040;
defparam \my_processor|mux32_6|start[30].mux0|and_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N25
dffeas \my_processor|pc_counter1|pc_out[30] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_6|start[30].mux0|and_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[30] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N28
cycloneive_lcell_comb \my_processor|alu_2|Add0~60 (
// Equation(s):
// \my_processor|alu_2|Add0~60_combout  = (\my_processor|pc_counter1|pc_out [30] & (\my_processor|alu_2|Add0~59  $ (GND))) # (!\my_processor|pc_counter1|pc_out [30] & (!\my_processor|alu_2|Add0~59  & VCC))
// \my_processor|alu_2|Add0~61  = CARRY((\my_processor|pc_counter1|pc_out [30] & !\my_processor|alu_2|Add0~59 ))

	.dataa(\my_processor|pc_counter1|pc_out [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_2|Add0~59 ),
	.combout(\my_processor|alu_2|Add0~60_combout ),
	.cout(\my_processor|alu_2|Add0~61 ));
// synopsys translate_off
defparam \my_processor|alu_2|Add0~60 .lut_mask = 16'hA50A;
defparam \my_processor|alu_2|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y21_N30
cycloneive_lcell_comb \my_processor|alu_3|Add0~62 (
// Equation(s):
// \my_processor|alu_3|Add0~62_combout  = \my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|alu_3|Add0~61  $ (\my_processor|alu_2|Add0~62_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|alu_2|Add0~62_combout ),
	.cin(\my_processor|alu_3|Add0~61 ),
	.combout(\my_processor|alu_3|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_3|Add0~62 .lut_mask = 16'hA55A;
defparam \my_processor|alu_3|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N6
cycloneive_lcell_comb \my_processor|mux32_6|start[31].mux0|and_1~0 (
// Equation(s):
// \my_processor|mux32_6|start[31].mux0|and_1~0_combout  = (\my_processor|dec_1|d4|d1|and4~combout  & ((\my_processor|pc_counter1|pc_out[21]~58_combout  & ((\my_processor|alu_3|Add0~62_combout ))) # (!\my_processor|pc_counter1|pc_out[21]~58_combout  & 
// (\my_processor|alu_2|Add0~62_combout ))))

	.dataa(\my_processor|dec_1|d4|d1|and4~combout ),
	.datab(\my_processor|alu_2|Add0~62_combout ),
	.datac(\my_processor|alu_3|Add0~62_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_6|start[31].mux0|and_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_6|start[31].mux0|and_1~0 .lut_mask = 16'hA088;
defparam \my_processor|mux32_6|start[31].mux0|and_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N14
cycloneive_lcell_comb \my_processor|mux32_6|start[31].mux0|and_1~1 (
// Equation(s):
// \my_processor|mux32_6|start[31].mux0|and_1~1_combout  = (\my_processor|mux32_6|start[27].mux0|and_1~0_combout  & ((\my_processor|mux32_6|start[31].mux0|and_1~0_combout ) # ((\my_regfile|start5[0].trb2|out[31]~775_combout  & 
// !\my_processor|dec_1|d4|d1|and4~combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[31]~775_combout ),
	.datab(\my_processor|dec_1|d4|d1|and4~combout ),
	.datac(\my_processor|mux32_6|start[27].mux0|and_1~0_combout ),
	.datad(\my_processor|mux32_6|start[31].mux0|and_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_6|start[31].mux0|and_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_6|start[31].mux0|and_1~1 .lut_mask = 16'hF020;
defparam \my_processor|mux32_6|start[31].mux0|and_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N15
dffeas \my_processor|pc_counter1|pc_out[31] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|mux32_6|start[31].mux0|and_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[31] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y21_N30
cycloneive_lcell_comb \my_processor|alu_2|Add0~62 (
// Equation(s):
// \my_processor|alu_2|Add0~62_combout  = \my_processor|alu_2|Add0~61  $ (\my_processor|pc_counter1|pc_out [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|pc_counter1|pc_out [31]),
	.cin(\my_processor|alu_2|Add0~61 ),
	.combout(\my_processor|alu_2|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_2|Add0~62 .lut_mask = 16'h0FF0;
defparam \my_processor|alu_2|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N14
cycloneive_lcell_comb \my_processor|mux32_8|start[31].mux0|or_1~11 (
// Equation(s):
// \my_processor|mux32_8|start[31].mux0|or_1~11_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout ) # ((\my_processor|mux32_8|start[31].mux0|or_1~2_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datab(\my_processor|mux32_8|start[31].mux0|or_1~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[31].mux0|or_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[31].mux0|or_1~11 .lut_mask = 16'hAAAE;
defparam \my_processor|mux32_8|start[31].mux0|or_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N12
cycloneive_lcell_comb \my_processor|mux32_8|start[31].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[31].mux0|or_1~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|alu_1|ShiftLeft0~96_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[30]~488_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|alu_1|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[31].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[31].mux0|or_1~3 .lut_mask = 16'hF808;
defparam \my_processor|mux32_8|start[31].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[31].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[31].mux0|or_1~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftLeft0~94_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|mux32_8|start[31].mux0|or_1~3_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|alu_1|ShiftLeft0~94_combout ),
	.datad(\my_processor|mux32_8|start[31].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[31].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[31].mux0|or_1~4 .lut_mask = 16'h3120;
defparam \my_processor|mux32_8|start[31].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
cycloneive_lcell_comb \my_processor|mux32_8|start[31].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[31].mux0|or_1~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|mux32_8|start[31].mux0|or_1~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// \my_processor|alu_1|ShiftLeft0~84_combout ))))

	.dataa(\my_processor|mux32_8|start[31].mux0|or_1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|alu_1|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[31].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[31].mux0|or_1~5 .lut_mask = 16'h3222;
defparam \my_processor|mux32_8|start[31].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N18
cycloneive_lcell_comb \my_processor|mux32_8|start[31].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[31].mux0|or_1~6_combout  = (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_processor|mux32_8|start[31].mux0|or_1~5_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// \my_processor|alu_1|ShiftLeft0~60_combout ))))

	.dataa(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|alu_1|ShiftLeft0~60_combout ),
	.datad(\my_processor|mux32_8|start[31].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[31].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[31].mux0|or_1~6 .lut_mask = 16'h5540;
defparam \my_processor|mux32_8|start[31].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N8
cycloneive_lcell_comb \my_processor|mux32_8|start[31].mux0|or_1~7 (
// Equation(s):
// \my_processor|mux32_8|start[31].mux0|or_1~7_combout  = (\my_processor|mux32_8|start[27].mux0|or_1~2_combout  & ((\my_processor|mux32_8|start[31].mux0|or_1~6_combout ) # ((\my_regfile|start4[0].trb1|out[31]~445_combout  & 
// \my_processor|mux32_8|start[31].mux0|or_1~11_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datab(\my_processor|mux32_8|start[31].mux0|or_1~11_combout ),
	.datac(\my_processor|mux32_8|start[27].mux0|or_1~2_combout ),
	.datad(\my_processor|mux32_8|start[31].mux0|or_1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[31].mux0|or_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[31].mux0|or_1~7 .lut_mask = 16'hF080;
defparam \my_processor|mux32_8|start[31].mux0|or_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \my_processor|alu_1|Add0~62 (
// Equation(s):
// \my_processor|alu_1|Add0~62_combout  = \my_regfile|start4[0].trb1|out[31]~445_combout  $ (\my_processor|mux32_1|start[31].mux0|or_1~0_combout  $ (\my_processor|alu_1|Add0~61 ))

	.dataa(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datab(\my_processor|mux32_1|start[31].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|alu_1|Add0~61 ),
	.combout(\my_processor|alu_1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Add0~62 .lut_mask = 16'h9696;
defparam \my_processor|alu_1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N2
cycloneive_lcell_comb \my_processor|alu_1|Selector0~0 (
// Equation(s):
// \my_processor|alu_1|Selector0~0_combout  = (\my_processor|mux5_01|start[0].m3|or_1~0_combout  & ((\my_regfile|start4[0].trb1|out[31]~445_combout ) # ((\my_processor|mux32_1|start[31].mux0|or_1~0_combout ) # 
// (!\my_processor|mux5_01|start[1].m3|and_1~combout )))) # (!\my_processor|mux5_01|start[0].m3|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[31]~445_combout  & (\my_processor|mux5_01|start[1].m3|and_1~combout  & 
// \my_processor|mux32_1|start[31].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datac(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.datad(\my_processor|mux32_1|start[31].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector0~0 .lut_mask = 16'hEA8A;
defparam \my_processor|alu_1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \my_processor|alu_1|Add1~62 (
// Equation(s):
// \my_processor|alu_1|Add1~62_combout  = \my_regfile|start4[0].trb1|out[31]~445_combout  $ (\my_processor|alu_1|Add1~61  $ (!\my_processor|mux32_1|start[31].mux0|or_1~0_combout ))

	.dataa(gnd),
	.datab(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datac(gnd),
	.datad(\my_processor|mux32_1|start[31].mux0|or_1~0_combout ),
	.cin(\my_processor|alu_1|Add1~61 ),
	.combout(\my_processor|alu_1|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Add1~62 .lut_mask = 16'h3CC3;
defparam \my_processor|alu_1|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector0~1 (
// Equation(s):
// \my_processor|alu_1|Selector0~1_combout  = (\my_processor|mux5_01|start[1].m3|and_1~combout  & (\my_processor|alu_1|Selector0~0_combout )) # (!\my_processor|mux5_01|start[1].m3|and_1~combout  & ((\my_processor|alu_1|Selector0~0_combout  & 
// ((\my_processor|alu_1|Add1~62_combout ))) # (!\my_processor|alu_1|Selector0~0_combout  & (\my_processor|alu_1|Add0~62_combout ))))

	.dataa(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.datab(\my_processor|alu_1|Selector0~0_combout ),
	.datac(\my_processor|alu_1|Add0~62_combout ),
	.datad(\my_processor|alu_1|Add1~62_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector0~1 .lut_mask = 16'hDC98;
defparam \my_processor|alu_1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[31].mux0|or_1~8 (
// Equation(s):
// \my_processor|mux32_8|start[31].mux0|or_1~8_combout  = (\my_processor|mux32_8|start[27].mux0|or_1~8_combout  & (\my_processor|mux32_8|start[27].mux0|or_1~12_combout  & ((\my_processor|alu_1|Selector0~1_combout )))) # 
// (!\my_processor|mux32_8|start[27].mux0|or_1~8_combout  & ((\my_processor|alu_1|Add0~62_combout ) # ((\my_processor|mux32_8|start[27].mux0|or_1~12_combout  & \my_processor|alu_1|Selector0~1_combout ))))

	.dataa(\my_processor|mux32_8|start[27].mux0|or_1~8_combout ),
	.datab(\my_processor|mux32_8|start[27].mux0|or_1~12_combout ),
	.datac(\my_processor|alu_1|Add0~62_combout ),
	.datad(\my_processor|alu_1|Selector0~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[31].mux0|or_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[31].mux0|or_1~8 .lut_mask = 16'hDC50;
defparam \my_processor|mux32_8|start[31].mux0|or_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N20
cycloneive_lcell_comb \my_processor|mux32_8|start[31].mux0|or_1~9 (
// Equation(s):
// \my_processor|mux32_8|start[31].mux0|or_1~9_combout  = (\my_processor|dec_1|d5|d2|and4~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [31])))) # (!\my_processor|dec_1|d5|d2|and4~combout  & 
// ((\my_processor|mux32_8|start[31].mux0|or_1~7_combout ) # ((\my_processor|mux32_8|start[31].mux0|or_1~8_combout ))))

	.dataa(\my_processor|dec_1|d5|d2|and4~combout ),
	.datab(\my_processor|mux32_8|start[31].mux0|or_1~7_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_processor|mux32_8|start[31].mux0|or_1~8_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[31].mux0|or_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[31].mux0|or_1~9 .lut_mask = 16'hF5E4;
defparam \my_processor|mux32_8|start[31].mux0|or_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N6
cycloneive_lcell_comb \my_processor|mux32_8|start[31].mux0|or_1~10 (
// Equation(s):
// \my_processor|mux32_8|start[31].mux0|or_1~10_combout  = (\my_processor|dec_1|d4|d2|and1~combout  & ((\my_processor|alu_2|Add0~62_combout ) # ((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & \my_processor|mux32_8|start[31].mux0|or_1~9_combout )))) 
// # (!\my_processor|dec_1|d4|d2|and1~combout  & (((\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & \my_processor|mux32_8|start[31].mux0|or_1~9_combout ))))

	.dataa(\my_processor|dec_1|d4|d2|and1~combout ),
	.datab(\my_processor|alu_2|Add0~62_combout ),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[31].mux0|or_1~9_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[31].mux0|or_1~10 .lut_mask = 16'hF888;
defparam \my_processor|mux32_8|start[31].mux0|or_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N29
dffeas \my_regfile|start2[27].reg32_2|start[31].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[31].mux0|or_1~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[31].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[31].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[31].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~706 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~706_combout  = (\my_regfile|decoder3|d7|d1|and4~0_combout  & (\my_regfile|start2[28].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~706_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~706 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[31]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~707 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~707_combout  = (\my_regfile|decoder3|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d1|and2~4_combout  & (((\my_regfile|start2[29].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[29].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~707_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~707 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[31]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~704 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~704_combout  = (\my_regfile|start2[23].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[23].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and1~4_combout  & ((\my_regfile|start2[22].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datac(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datad(\my_regfile|start2[22].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~704_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~704 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[31]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~705 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~705_combout  = (\my_regfile|decoder3|d7|d2|and2~4_combout  & (\my_regfile|start2[26].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d7|d2|and2~4_combout  & (((\my_regfile|start2[24].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~705_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~705 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[31]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~708 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~708_combout  = (\my_regfile|start5[0].trb2|out[31]~706_combout  & (\my_regfile|start5[0].trb2|out[31]~707_combout  & (\my_regfile|start5[0].trb2|out[31]~704_combout  & \my_regfile|start5[0].trb2|out[31]~705_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[31]~706_combout ),
	.datab(\my_regfile|start5[0].trb2|out[31]~707_combout ),
	.datac(\my_regfile|start5[0].trb2|out[31]~704_combout ),
	.datad(\my_regfile|start5[0].trb2|out[31]~705_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~708_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~708 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[31]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~703 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~703_combout  = (\my_regfile|decoder3|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) 
// # (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[20].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datad(\my_regfile|start2[21].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~703 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[31]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~700 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~700_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datad(\my_regfile|start2[16].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~700 .lut_mask = 16'hBF3F;
defparam \my_regfile|start5[0].trb2|out[31]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~699 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~699_combout  = (\my_regfile|start2[14].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~699 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[31]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~701 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~701_combout  = (\my_regfile|start5[0].trb2|out[31]~700_combout  & (\my_regfile|start5[0].trb2|out[31]~699_combout  & ((\my_regfile|start2[17].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout 
// ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[31]~700_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[31]~699_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~701 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[31]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~702 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~702_combout  = (\my_regfile|decoder3|d6|d2|and1~5_combout  & (\my_regfile|start2[19].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout )))) 
// # (!\my_regfile|decoder3|d6|d2|and1~5_combout  & ((\my_regfile|start2[18].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~702 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[31]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~709 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~709_combout  = (\my_regfile|start5[0].trb2|out[31]~708_combout  & (\my_regfile|start5[0].trb2|out[31]~703_combout  & (\my_regfile|start5[0].trb2|out[31]~701_combout  & \my_regfile|start5[0].trb2|out[31]~702_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[31]~708_combout ),
	.datab(\my_regfile|start5[0].trb2|out[31]~703_combout ),
	.datac(\my_regfile|start5[0].trb2|out[31]~701_combout ),
	.datad(\my_regfile|start5[0].trb2|out[31]~702_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~709_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~709 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[31]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~691 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~691_combout  = (\my_regfile|start2[1].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[2].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[1].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and3~5_combout  & ((\my_regfile|start2[2].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|start2[2].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~691 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[31]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~694 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~694_combout  = (\my_regfile|decoder3|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and4~0_combout  & (((\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~694 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[31]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~695 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~695_combout  = (\my_regfile|start2[10].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[31].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and2~5_combout  & ((\my_regfile|start2[11].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|start2[11].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datad(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~695 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[31]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~696 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~696_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder3|d5|d1|and4~0_combout  & (((\my_regfile|start2[13].reg32_2|start[31].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[31].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~696 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[31]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~693 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~693_combout  = (\my_regfile|start2[6].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[6].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~693 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[31]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~697 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~697_combout  = (\my_regfile|start5[0].trb2|out[31]~694_combout  & (\my_regfile|start5[0].trb2|out[31]~695_combout  & (\my_regfile|start5[0].trb2|out[31]~696_combout  & \my_regfile|start5[0].trb2|out[31]~693_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[31]~694_combout ),
	.datab(\my_regfile|start5[0].trb2|out[31]~695_combout ),
	.datac(\my_regfile|start5[0].trb2|out[31]~696_combout ),
	.datad(\my_regfile|start5[0].trb2|out[31]~693_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~697 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[31]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~692 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~692_combout  = (\my_regfile|start2[3].reg32_2|start[31].dff1|q~q  & (((\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[3].reg32_2|start[31].dff1|q~q  & (!\my_regfile|decoder3|d4|d2|and1~6_combout  & ((\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[31].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~692 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[31]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~690 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~690_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[31].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & (((\my_regfile|start2[25].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[31].dff1|q~q ),
	.datac(\my_regfile|start2[25].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~690 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[31]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~698 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~698_combout  = (\my_regfile|start5[0].trb2|out[31]~691_combout  & (\my_regfile|start5[0].trb2|out[31]~697_combout  & (\my_regfile|start5[0].trb2|out[31]~692_combout  & \my_regfile|start5[0].trb2|out[31]~690_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[31]~691_combout ),
	.datab(\my_regfile|start5[0].trb2|out[31]~697_combout ),
	.datac(\my_regfile|start5[0].trb2|out[31]~692_combout ),
	.datad(\my_regfile|start5[0].trb2|out[31]~690_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~698 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[31]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[31]~710 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[31]~710_combout  = (\my_regfile|start5[0].trb2|out[31]~709_combout  & (\my_regfile|start5[0].trb2|out[31]~698_combout  & ((\my_regfile|start2[31].reg32_2|start[31].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and1~4_combout 
// ))))

	.dataa(\my_regfile|start5[0].trb2|out[31]~709_combout ),
	.datab(\my_regfile|decoder3|d7|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[31].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[31]~698_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[31]~710_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[31]~710 .lut_mask = 16'hA200;
defparam \my_regfile|start5[0].trb2|out[31]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneive_lcell_comb \my_processor|mux32_1|start[31].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[31].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[31]~710_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[31]~710_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[31].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[31].mux0|or_1~0 .lut_mask = 16'hDD8D;
defparam \my_processor|mux32_1|start[31].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N0
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~1 (
// Equation(s):
// \my_processor|alu_1|LessThan0~1_cout  = CARRY((\my_processor|mux32_1|start[0].mux0|or_1~0_combout  & !\my_regfile|start4[0].trb1|out[0]~20_combout ))

	.dataa(\my_processor|mux32_1|start[0].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~1_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~1 .lut_mask = 16'h0022;
defparam \my_processor|alu_1|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N2
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~3 (
// Equation(s):
// \my_processor|alu_1|LessThan0~3_cout  = CARRY((\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & (\my_regfile|start4[0].trb1|out[1]~42_combout  & !\my_processor|alu_1|LessThan0~1_cout )) # (!\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & 
// ((\my_regfile|start4[0].trb1|out[1]~42_combout ) # (!\my_processor|alu_1|LessThan0~1_cout ))))

	.dataa(\my_processor|mux32_1|start[1].mux0|or_1~1_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~1_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~3_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~3 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N4
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~5 (
// Equation(s):
// \my_processor|alu_1|LessThan0~5_cout  = CARRY((\my_regfile|start4[0].trb1|out[2]~85_combout  & (\my_processor|mux32_1|start[2].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~3_cout )) # (!\my_regfile|start4[0].trb1|out[2]~85_combout  & 
// ((\my_processor|mux32_1|start[2].mux0|or_1~0_combout ) # (!\my_processor|alu_1|LessThan0~3_cout ))))

	.dataa(\my_regfile|start4[0].trb1|out[2]~85_combout ),
	.datab(\my_processor|mux32_1|start[2].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~3_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~5_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~5 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N6
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~7 (
// Equation(s):
// \my_processor|alu_1|LessThan0~7_cout  = CARRY((\my_regfile|start4[0].trb1|out[3]~64_combout  & ((!\my_processor|alu_1|LessThan0~5_cout ) # (!\my_processor|mux32_1|start[3].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[3]~64_combout  & 
// (!\my_processor|mux32_1|start[3].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~5_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[3]~64_combout ),
	.datab(\my_processor|mux32_1|start[3].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~5_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~7_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~7 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N8
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~9 (
// Equation(s):
// \my_processor|alu_1|LessThan0~9_cout  = CARRY((\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~7_cout ) # (!\my_regfile|start4[0].trb1|out[4]~172_combout ))) # (!\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & 
// (!\my_regfile|start4[0].trb1|out[4]~172_combout  & !\my_processor|alu_1|LessThan0~7_cout )))

	.dataa(\my_processor|mux32_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~172_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~7_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~9_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~9 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N10
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~11 (
// Equation(s):
// \my_processor|alu_1|LessThan0~11_cout  = CARRY((\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[5]~150_combout  & !\my_processor|alu_1|LessThan0~9_cout )) # (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[5]~150_combout ) # (!\my_processor|alu_1|LessThan0~9_cout ))))

	.dataa(\my_processor|mux32_1|start[5].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[5]~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~9_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~11_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~11 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N12
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~13 (
// Equation(s):
// \my_processor|alu_1|LessThan0~13_cout  = CARRY((\my_processor|mux32_1|start[6].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~11_cout ) # (!\my_regfile|start4[0].trb1|out[6]~129_combout ))) # (!\my_processor|mux32_1|start[6].mux0|or_1~0_combout  
// & (!\my_regfile|start4[0].trb1|out[6]~129_combout  & !\my_processor|alu_1|LessThan0~11_cout )))

	.dataa(\my_processor|mux32_1|start[6].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[6]~129_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~11_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~13_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~13 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N14
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~15 (
// Equation(s):
// \my_processor|alu_1|LessThan0~15_cout  = CARRY((\my_regfile|start4[0].trb1|out[7]~107_combout  & ((!\my_processor|alu_1|LessThan0~13_cout ) # (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[7]~107_combout  & 
// (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~13_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[7]~107_combout ),
	.datab(\my_processor|mux32_1|start[7].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~13_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~15_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~15 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N16
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~17 (
// Equation(s):
// \my_processor|alu_1|LessThan0~17_cout  = CARRY((\my_regfile|start4[0].trb1|out[8]~340_combout  & (\my_processor|mux32_1|start[8].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~15_cout )) # (!\my_regfile|start4[0].trb1|out[8]~340_combout  & 
// ((\my_processor|mux32_1|start[8].mux0|or_1~0_combout ) # (!\my_processor|alu_1|LessThan0~15_cout ))))

	.dataa(\my_regfile|start4[0].trb1|out[8]~340_combout ),
	.datab(\my_processor|mux32_1|start[8].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~15_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~17_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~17 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N18
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~19 (
// Equation(s):
// \my_processor|alu_1|LessThan0~19_cout  = CARRY((\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[9]~298_combout  & !\my_processor|alu_1|LessThan0~17_cout )) # (!\my_processor|mux32_1|start[9].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[9]~298_combout ) # (!\my_processor|alu_1|LessThan0~17_cout ))))

	.dataa(\my_processor|mux32_1|start[9].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[9]~298_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~17_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~19_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~19 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N20
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~21 (
// Equation(s):
// \my_processor|alu_1|LessThan0~21_cout  = CARRY((\my_processor|mux32_1|start[10].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~19_cout ) # (!\my_regfile|start4[0].trb1|out[10]~319_combout ))) # 
// (!\my_processor|mux32_1|start[10].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[10]~319_combout  & !\my_processor|alu_1|LessThan0~19_cout )))

	.dataa(\my_processor|mux32_1|start[10].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[10]~319_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~19_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~21_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~21 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N22
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~23 (
// Equation(s):
// \my_processor|alu_1|LessThan0~23_cout  = CARRY((\my_regfile|start4[0].trb1|out[11]~277_combout  & ((!\my_processor|alu_1|LessThan0~21_cout ) # (!\my_processor|mux32_1|start[11].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[11]~277_combout  & 
// (!\my_processor|mux32_1|start[11].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~21_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[11]~277_combout ),
	.datab(\my_processor|mux32_1|start[11].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~21_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~23_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~23 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N24
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~25 (
// Equation(s):
// \my_processor|alu_1|LessThan0~25_cout  = CARRY((\my_processor|mux32_1|start[12].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~23_cout ) # (!\my_regfile|start4[0].trb1|out[12]~256_combout ))) # 
// (!\my_processor|mux32_1|start[12].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[12]~256_combout  & !\my_processor|alu_1|LessThan0~23_cout )))

	.dataa(\my_processor|mux32_1|start[12].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[12]~256_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~23_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~25_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~25 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N26
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~27 (
// Equation(s):
// \my_processor|alu_1|LessThan0~27_cout  = CARRY((\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[13]~214_combout  & !\my_processor|alu_1|LessThan0~25_cout )) # (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[13]~214_combout ) # (!\my_processor|alu_1|LessThan0~25_cout ))))

	.dataa(\my_processor|mux32_1|start[13].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[13]~214_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~25_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~27_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~27 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N28
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~29 (
// Equation(s):
// \my_processor|alu_1|LessThan0~29_cout  = CARRY((\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~27_cout ) # (!\my_regfile|start4[0].trb1|out[14]~235_combout ))) # 
// (!\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[14]~235_combout  & !\my_processor|alu_1|LessThan0~27_cout )))

	.dataa(\my_processor|mux32_1|start[14].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~235_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~27_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~29_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~29 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N30
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~31 (
// Equation(s):
// \my_processor|alu_1|LessThan0~31_cout  = CARRY((\my_regfile|start4[0].trb1|out[15]~193_combout  & ((!\my_processor|alu_1|LessThan0~29_cout ) # (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[15]~193_combout  & 
// (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~29_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[15]~193_combout ),
	.datab(\my_processor|mux32_1|start[15].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~29_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~31_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~31 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N0
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~33 (
// Equation(s):
// \my_processor|alu_1|LessThan0~33_cout  = CARRY((\my_regfile|start4[0].trb1|out[16]~677_combout  & (\my_processor|mux32_1|start[16].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~31_cout )) # (!\my_regfile|start4[0].trb1|out[16]~677_combout  & 
// ((\my_processor|mux32_1|start[16].mux0|or_1~0_combout ) # (!\my_processor|alu_1|LessThan0~31_cout ))))

	.dataa(\my_regfile|start4[0].trb1|out[16]~677_combout ),
	.datab(\my_processor|mux32_1|start[16].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~31_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~33_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~33 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N2
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~35 (
// Equation(s):
// \my_processor|alu_1|LessThan0~35_cout  = CARRY((\my_regfile|start4[0].trb1|out[17]~635_combout  & ((!\my_processor|alu_1|LessThan0~33_cout ) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[17]~635_combout  & 
// (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~33_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[17]~635_combout ),
	.datab(\my_processor|mux32_1|start[17].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~33_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~35_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~35 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N4
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~37 (
// Equation(s):
// \my_processor|alu_1|LessThan0~37_cout  = CARRY((\my_regfile|start4[0].trb1|out[18]~678_combout  & (\my_processor|mux32_1|start[18].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~35_cout )) # (!\my_regfile|start4[0].trb1|out[18]~678_combout  & 
// ((\my_processor|mux32_1|start[18].mux0|or_1~0_combout ) # (!\my_processor|alu_1|LessThan0~35_cout ))))

	.dataa(\my_regfile|start4[0].trb1|out[18]~678_combout ),
	.datab(\my_processor|mux32_1|start[18].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~35_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~37_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~37 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N6
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~39 (
// Equation(s):
// \my_processor|alu_1|LessThan0~39_cout  = CARRY((\my_regfile|start4[0].trb1|out[19]~614_combout  & ((!\my_processor|alu_1|LessThan0~37_cout ) # (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[19]~614_combout  & 
// (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~37_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[19]~614_combout ),
	.datab(\my_processor|mux32_1|start[19].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~37_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~39_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~39 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N8
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~41 (
// Equation(s):
// \my_processor|alu_1|LessThan0~41_cout  = CARRY((\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~39_cout ) # (!\my_regfile|start4[0].trb1|out[20]~593_combout ))) # 
// (!\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[20]~593_combout  & !\my_processor|alu_1|LessThan0~39_cout )))

	.dataa(\my_processor|mux32_1|start[20].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[20]~593_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~39_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~41_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~41 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N10
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~43 (
// Equation(s):
// \my_processor|alu_1|LessThan0~43_cout  = CARRY((\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[21]~551_combout  & !\my_processor|alu_1|LessThan0~41_cout )) # (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[21]~551_combout ) # (!\my_processor|alu_1|LessThan0~41_cout ))))

	.dataa(\my_processor|mux32_1|start[21].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~551_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~41_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~43_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~43 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N12
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~45 (
// Equation(s):
// \my_processor|alu_1|LessThan0~45_cout  = CARRY((\my_regfile|start4[0].trb1|out[22]~572_combout  & (\my_processor|mux32_1|start[22].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~43_cout )) # (!\my_regfile|start4[0].trb1|out[22]~572_combout  & 
// ((\my_processor|mux32_1|start[22].mux0|or_1~0_combout ) # (!\my_processor|alu_1|LessThan0~43_cout ))))

	.dataa(\my_regfile|start4[0].trb1|out[22]~572_combout ),
	.datab(\my_processor|mux32_1|start[22].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~43_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~45_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~45 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N14
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~47 (
// Equation(s):
// \my_processor|alu_1|LessThan0~47_cout  = CARRY((\my_regfile|start4[0].trb1|out[23]~530_combout  & ((!\my_processor|alu_1|LessThan0~45_cout ) # (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[23]~530_combout  & 
// (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~45_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[23]~530_combout ),
	.datab(\my_processor|mux32_1|start[23].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~45_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~47_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~47 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N16
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~49 (
// Equation(s):
// \my_processor|alu_1|LessThan0~49_cout  = CARRY((\my_processor|mux32_1|start[24].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~47_cout ) # (!\my_regfile|start4[0].trb1|out[24]~424_combout ))) # 
// (!\my_processor|mux32_1|start[24].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[24]~424_combout  & !\my_processor|alu_1|LessThan0~47_cout )))

	.dataa(\my_processor|mux32_1|start[24].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[24]~424_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~47_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~49_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~49 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N18
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~51 (
// Equation(s):
// \my_processor|alu_1|LessThan0~51_cout  = CARRY((\my_regfile|start4[0].trb1|out[25]~382_combout  & ((!\my_processor|alu_1|LessThan0~49_cout ) # (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout ))) # (!\my_regfile|start4[0].trb1|out[25]~382_combout  & 
// (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~49_cout )))

	.dataa(\my_regfile|start4[0].trb1|out[25]~382_combout ),
	.datab(\my_processor|mux32_1|start[25].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~49_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~51_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~51 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N20
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~53 (
// Equation(s):
// \my_processor|alu_1|LessThan0~53_cout  = CARRY((\my_processor|mux32_1|start[26].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~51_cout ) # (!\my_regfile|start4[0].trb1|out[26]~403_combout ))) # 
// (!\my_processor|mux32_1|start[26].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[26]~403_combout  & !\my_processor|alu_1|LessThan0~51_cout )))

	.dataa(\my_processor|mux32_1|start[26].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~403_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~51_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~53_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~53 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N22
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~55 (
// Equation(s):
// \my_processor|alu_1|LessThan0~55_cout  = CARRY((\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[27]~361_combout  & !\my_processor|alu_1|LessThan0~53_cout )) # (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[27]~361_combout ) # (!\my_processor|alu_1|LessThan0~53_cout ))))

	.dataa(\my_processor|mux32_1|start[27].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[27]~361_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~53_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~55_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~55 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N24
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~57 (
// Equation(s):
// \my_processor|alu_1|LessThan0~57_cout  = CARRY((\my_processor|mux32_1|start[28].mux0|or_1~0_combout  & ((!\my_processor|alu_1|LessThan0~55_cout ) # (!\my_regfile|start4[0].trb1|out[28]~509_combout ))) # 
// (!\my_processor|mux32_1|start[28].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[28]~509_combout  & !\my_processor|alu_1|LessThan0~55_cout )))

	.dataa(\my_processor|mux32_1|start[28].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[28]~509_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~55_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~57_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~57 .lut_mask = 16'h002B;
defparam \my_processor|alu_1|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N26
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~59 (
// Equation(s):
// \my_processor|alu_1|LessThan0~59_cout  = CARRY((\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[29]~466_combout  & !\my_processor|alu_1|LessThan0~57_cout )) # (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & 
// ((\my_regfile|start4[0].trb1|out[29]~466_combout ) # (!\my_processor|alu_1|LessThan0~57_cout ))))

	.dataa(\my_processor|mux32_1|start[29].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[29]~466_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~57_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~59_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~59 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N28
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~61 (
// Equation(s):
// \my_processor|alu_1|LessThan0~61_cout  = CARRY((\my_regfile|start4[0].trb1|out[30]~488_combout  & (\my_processor|mux32_1|start[30].mux0|or_1~0_combout  & !\my_processor|alu_1|LessThan0~59_cout )) # (!\my_regfile|start4[0].trb1|out[30]~488_combout  & 
// ((\my_processor|mux32_1|start[30].mux0|or_1~0_combout ) # (!\my_processor|alu_1|LessThan0~59_cout ))))

	.dataa(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.datab(\my_processor|mux32_1|start[30].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|alu_1|LessThan0~59_cout ),
	.combout(),
	.cout(\my_processor|alu_1|LessThan0~61_cout ));
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~61 .lut_mask = 16'h004D;
defparam \my_processor|alu_1|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N30
cycloneive_lcell_comb \my_processor|alu_1|LessThan0~62 (
// Equation(s):
// \my_processor|alu_1|LessThan0~62_combout  = (\my_processor|mux32_1|start[31].mux0|or_1~0_combout  & (\my_processor|alu_1|LessThan0~61_cout  & \my_regfile|start4[0].trb1|out[31]~445_combout )) # (!\my_processor|mux32_1|start[31].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|LessThan0~61_cout ) # (\my_regfile|start4[0].trb1|out[31]~445_combout )))

	.dataa(gnd),
	.datab(\my_processor|mux32_1|start[31].mux0|or_1~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.cin(\my_processor|alu_1|LessThan0~61_cout ),
	.combout(\my_processor|alu_1|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|LessThan0~62 .lut_mask = 16'hF330;
defparam \my_processor|alu_1|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N30
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[21]~3 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[21]~3_combout  = (\my_processor|or_~1_combout ) # ((\my_processor|pc_counter1|pc_out[21]~2_combout  & ((\my_processor|and_1~0_combout ) # (!\my_processor|alu_1|LessThan0~62_combout ))))

	.dataa(\my_processor|or_~1_combout ),
	.datab(\my_processor|and_1~0_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~2_combout ),
	.datad(\my_processor|alu_1|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[21]~3 .lut_mask = 16'hEAFA;
defparam \my_processor|pc_counter1|pc_out[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N12
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~28 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~28_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out[21]~59_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~59_combout  & (\my_processor|alu_2|Add0~24_combout )) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_regfile|start5[0].trb2|out[12]~756_combout )))))

	.dataa(\my_processor|alu_2|Add0~24_combout ),
	.datab(\my_regfile|start5[0].trb2|out[12]~756_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~28 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_counter1|pc_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N30
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~29 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~29_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_processor|pc_counter1|pc_out~28_combout  & ((\my_processor|alu_3|Add0~24_combout ))) # (!\my_processor|pc_counter1|pc_out~28_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [12])))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out~28_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_processor|alu_3|Add0~24_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out~28_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~29 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_counter1|pc_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N31
dffeas \my_processor|pc_counter1|pc_out[12] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[12] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N20
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~30 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~30_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13]))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (\my_regfile|start5[0].trb2|out[13]~757_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datab(\my_regfile|start5[0].trb2|out[13]~757_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~30 .lut_mask = 16'hFA44;
defparam \my_processor|pc_counter1|pc_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N30
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~31 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~31_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|pc_counter1|pc_out~30_combout  & (\my_processor|alu_3|Add0~26_combout )) # (!\my_processor|pc_counter1|pc_out~30_combout  & 
// ((\my_processor|alu_2|Add0~26_combout ))))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out~30_combout ))))

	.dataa(\my_processor|alu_3|Add0~26_combout ),
	.datab(\my_processor|alu_2|Add0~26_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out~30_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~31 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_counter1|pc_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N31
dffeas \my_processor|pc_counter1|pc_out[13] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[13] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~87 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~40_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|alu_1|ShiftRight0~52_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~87 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneive_lcell_comb \my_processor|mux32_8|start[13].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[13].mux0|or_1~0_combout  = (\my_processor|alu_1|Selector30~17_combout  & (\my_processor|alu_1|Selector30~5_combout )) # (!\my_processor|alu_1|Selector30~17_combout  & ((\my_processor|alu_1|Selector30~5_combout  & 
// (\my_processor|alu_1|ShiftRight0~102_combout )) # (!\my_processor|alu_1|Selector30~5_combout  & ((\my_processor|alu_1|ShiftLeft0~50_combout )))))

	.dataa(\my_processor|alu_1|Selector30~17_combout ),
	.datab(\my_processor|alu_1|Selector30~5_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~102_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[13].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[13].mux0|or_1~0 .lut_mask = 16'hD9C8;
defparam \my_processor|mux32_8|start[13].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneive_lcell_comb \my_processor|mux32_8|start[13].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[13].mux0|or_1~1_combout  = (\my_processor|alu_1|Selector30~4_combout  & (((\my_processor|mux32_8|start[13].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector30~4_combout  & 
// ((\my_processor|mux32_8|start[13].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftRight0~89_combout )) # (!\my_processor|mux32_8|start[13].mux0|or_1~0_combout  & ((\my_processor|alu_1|ShiftRight0~87_combout )))))

	.dataa(\my_processor|alu_1|ShiftRight0~89_combout ),
	.datab(\my_processor|alu_1|Selector30~4_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~87_combout ),
	.datad(\my_processor|mux32_8|start[13].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[13].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[13].mux0|or_1~1 .lut_mask = 16'hEE30;
defparam \my_processor|mux32_8|start[13].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[13].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[13].mux0|or_1~2_combout  = (\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Selector30~7_combout )) # (!\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector30~7_combout  & 
// ((\my_processor|mux32_8|start[13].mux0|or_1~1_combout ))) # (!\my_processor|alu_1|Selector30~7_combout  & (\my_processor|alu_1|Add1~26_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_processor|alu_1|Add1~26_combout ),
	.datad(\my_processor|mux32_8|start[13].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[13].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[13].mux0|or_1~2 .lut_mask = 16'hDC98;
defparam \my_processor|mux32_8|start[13].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneive_lcell_comb \my_processor|mux32_8|start[13].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[13].mux0|or_1~3_combout  = (\my_regfile|start4[0].trb1|out[13]~214_combout  & ((\my_processor|mux32_8|start[13].mux0|or_1~2_combout ) # ((\my_processor|alu_1|Selector30~6_combout  & 
// \my_processor|mux32_1|start[13].mux0|or_1~0_combout )))) # (!\my_regfile|start4[0].trb1|out[13]~214_combout  & (\my_processor|mux32_8|start[13].mux0|or_1~2_combout  & ((\my_processor|mux32_1|start[13].mux0|or_1~0_combout ) # 
// (!\my_processor|alu_1|Selector30~6_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[13]~214_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_processor|mux32_1|start[13].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[13].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[13].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[13].mux0|or_1~3 .lut_mask = 16'hFB80;
defparam \my_processor|mux32_8|start[13].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[13].mux0|or_1~4 (
// Equation(s):
// \my_processor|mux32_8|start[13].mux0|or_1~4_combout  = (\my_processor|mux32_8|start[14].mux0|or_1~13_combout  & ((\my_processor|mux32_8|start[14].mux0|or_1~14_combout ) # ((\my_dmem|altsyncram_component|auto_generated|q_a [13])))) # 
// (!\my_processor|mux32_8|start[14].mux0|or_1~13_combout  & (!\my_processor|mux32_8|start[14].mux0|or_1~14_combout  & ((\my_processor|mux32_8|start[13].mux0|or_1~3_combout ))))

	.dataa(\my_processor|mux32_8|start[14].mux0|or_1~13_combout ),
	.datab(\my_processor|mux32_8|start[14].mux0|or_1~14_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\my_processor|mux32_8|start[13].mux0|or_1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[13].mux0|or_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[13].mux0|or_1~4 .lut_mask = 16'hB9A8;
defparam \my_processor|mux32_8|start[13].mux0|or_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneive_lcell_comb \my_processor|mux32_8|start[13].mux0|or_1~5 (
// Equation(s):
// \my_processor|mux32_8|start[13].mux0|or_1~5_combout  = (\my_processor|mux32_8|start[14].mux0|or_1~14_combout  & ((\my_processor|mux32_8|start[13].mux0|or_1~4_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13]))) # 
// (!\my_processor|mux32_8|start[13].mux0|or_1~4_combout  & (\my_processor|alu_1|Add0~26_combout )))) # (!\my_processor|mux32_8|start[14].mux0|or_1~14_combout  & (((\my_processor|mux32_8|start[13].mux0|or_1~4_combout ))))

	.dataa(\my_processor|alu_1|Add0~26_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_processor|mux32_8|start[14].mux0|or_1~14_combout ),
	.datad(\my_processor|mux32_8|start[13].mux0|or_1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[13].mux0|or_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[13].mux0|or_1~5 .lut_mask = 16'hCFA0;
defparam \my_processor|mux32_8|start[13].mux0|or_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneive_lcell_comb \my_processor|mux32_8|start[13].mux0|or_1~6 (
// Equation(s):
// \my_processor|mux32_8|start[13].mux0|or_1~6_combout  = (\my_processor|dec_1|d4|d2|and1~combout  & (\my_processor|alu_2|Add0~26_combout )) # (!\my_processor|dec_1|d4|d2|and1~combout  & ((\my_processor|mux32_8|start[13].mux0|or_1~5_combout )))

	.dataa(\my_processor|dec_1|d4|d2|and1~combout ),
	.datab(\my_processor|alu_2|Add0~26_combout ),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[13].mux0|or_1~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[13].mux0|or_1~6 .lut_mask = 16'hDD88;
defparam \my_processor|mux32_8|start[13].mux0|or_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N3
dffeas \my_regfile|start2[6].reg32_2|start[13].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[13].mux0|or_1~6_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[13].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[13].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[13].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~206 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~206_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start2[7].reg32_2|start[13].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~206 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[13]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~209 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~209_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[13].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~209 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[13]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~208 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~208_combout  = (\my_regfile|start2[14].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and1~0_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and2~0_combout  & ((\my_regfile|start2[15].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|start2[15].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~208 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[13]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~207 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~207_combout  = (\my_regfile|start2[13].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[13].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~0_combout  & ((\my_regfile|start2[11].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~207 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[13]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~210 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~210_combout  = (\my_regfile|start4[0].trb1|out[13]~206_combout  & (\my_regfile|start4[0].trb1|out[13]~209_combout  & (\my_regfile|start4[0].trb1|out[13]~208_combout  & \my_regfile|start4[0].trb1|out[13]~207_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[13]~206_combout ),
	.datab(\my_regfile|start4[0].trb1|out[13]~209_combout ),
	.datac(\my_regfile|start4[0].trb1|out[13]~208_combout ),
	.datad(\my_regfile|start4[0].trb1|out[13]~207_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~210 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[13]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~212 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~212_combout  = (\my_regfile|decoder2|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout )))) 
// # (!\my_regfile|decoder2|d7|d2|and1~0_combout  & (((\my_regfile|start2[29].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[29].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~212 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[13]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~211 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~211_combout  = (\my_regfile|start2[23].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and1~0_combout  & ((\my_regfile|start2[22].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datad(\my_regfile|start2[22].reg32_2|start[13].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~211 .lut_mask = 16'hBB0B;
defparam \my_regfile|start4[0].trb1|out[13]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~213 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~213_combout  = (\my_regfile|start4[0].trb1|out[13]~212_combout  & (\my_regfile|start4[0].trb1|out[13]~211_combout  & ((\my_regfile|start2[30].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout 
// ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[13]~212_combout ),
	.datad(\my_regfile|start4[0].trb1|out[13]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~213 .lut_mask = 16'hB000;
defparam \my_regfile|start4[0].trb1|out[13]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~194 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~194_combout  = (\my_regfile|start2[31].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[31].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~0_combout  & ((\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~194 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[13]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~202 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~202_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[13].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~202 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[13]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~203 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~203_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & ((\my_regfile|start2[5].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~203 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[13]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~204 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~204_combout  = (\my_regfile|start4[0].trb1|out[13]~202_combout  & (\my_regfile|start4[0].trb1|out[13]~203_combout  & ((\my_regfile|start2[2].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[13]~202_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[13]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~204 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[13]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~201 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~201_combout  = (\my_regfile|decoder2|d7|d1|and4~combout  & (\my_regfile|start2[28].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and4~combout  & (((\my_regfile|start2[26].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~201 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[13]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~200 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~200_combout  = (\my_regfile|start2[24].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[25].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))) # 
// (!\my_regfile|start2[24].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~0_combout  & ((\my_regfile|start2[25].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~200 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[13]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~195 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~195_combout  = (\my_regfile|start2[8].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[8].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and4~0_combout  & ((\my_regfile|start2[9].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|start2[9].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~195 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[13]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~196 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~196_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[13].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[13].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~196 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[13]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~197 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~197_combout  = (\my_regfile|decoder2|d6|d2|and3~0_combout  & (\my_regfile|start2[17].reg32_2|start[13].dff1|q~q  & ((\my_regfile|start2[16].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and4~0_combout )))) 
// # (!\my_regfile|decoder2|d6|d2|and3~0_combout  & ((\my_regfile|start2[16].reg32_2|start[13].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[13].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~197 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[13]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~198 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~198_combout  = (\my_regfile|start2[18].reg32_2|start[13].dff1|q~q  & (((\my_regfile|start2[20].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[13].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and2~0_combout  & ((\my_regfile|start2[20].reg32_2|start[13].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[13].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[13].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~198 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[13]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~199 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~199_combout  = (\my_regfile|start4[0].trb1|out[13]~195_combout  & (\my_regfile|start4[0].trb1|out[13]~196_combout  & (\my_regfile|start4[0].trb1|out[13]~197_combout  & \my_regfile|start4[0].trb1|out[13]~198_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[13]~195_combout ),
	.datab(\my_regfile|start4[0].trb1|out[13]~196_combout ),
	.datac(\my_regfile|start4[0].trb1|out[13]~197_combout ),
	.datad(\my_regfile|start4[0].trb1|out[13]~198_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~199 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[13]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~205 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~205_combout  = (\my_regfile|start4[0].trb1|out[13]~204_combout  & (\my_regfile|start4[0].trb1|out[13]~201_combout  & (\my_regfile|start4[0].trb1|out[13]~200_combout  & \my_regfile|start4[0].trb1|out[13]~199_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[13]~204_combout ),
	.datab(\my_regfile|start4[0].trb1|out[13]~201_combout ),
	.datac(\my_regfile|start4[0].trb1|out[13]~200_combout ),
	.datad(\my_regfile|start4[0].trb1|out[13]~199_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~205 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[13]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[13]~214 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[13]~214_combout  = (\my_regfile|start4[0].trb1|out[13]~210_combout  & (\my_regfile|start4[0].trb1|out[13]~213_combout  & (\my_regfile|start4[0].trb1|out[13]~194_combout  & \my_regfile|start4[0].trb1|out[13]~205_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[13]~210_combout ),
	.datab(\my_regfile|start4[0].trb1|out[13]~213_combout ),
	.datac(\my_regfile|start4[0].trb1|out[13]~194_combout ),
	.datad(\my_regfile|start4[0].trb1|out[13]~205_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[13]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[13]~214 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[13]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~16 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[15]~193_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[13]~214_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[13]~214_combout ),
	.datad(\my_regfile|start4[0].trb1|out[15]~193_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~16 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~18 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~16_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~17_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~16_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~18 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_1|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~20 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[10]~319_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[8]~340_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[8]~340_combout ),
	.datad(\my_regfile|start4[0].trb1|out[10]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~20 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~21 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~19_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~20_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|alu_1|ShiftRight0~19_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~21 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_1|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~22 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|alu_1|ShiftRight0~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|alu_1|ShiftRight0~21_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|alu_1|ShiftRight0~18_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~22 .lut_mask = 16'hDD88;
defparam \my_processor|alu_1|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \my_processor|alu_1|Selector23~0 (
// Equation(s):
// \my_processor|alu_1|Selector23~0_combout  = (\my_processor|alu_1|Selector30~17_combout  & (\my_processor|alu_1|Selector30~5_combout )) # (!\my_processor|alu_1|Selector30~17_combout  & ((\my_processor|alu_1|Selector30~5_combout  & 
// ((\my_processor|alu_1|ShiftRight0~98_combout ))) # (!\my_processor|alu_1|Selector30~5_combout  & (\my_processor|alu_1|ShiftLeft0~30_combout ))))

	.dataa(\my_processor|alu_1|Selector30~17_combout ),
	.datab(\my_processor|alu_1|Selector30~5_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~30_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~98_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector23~0 .lut_mask = 16'hDC98;
defparam \my_processor|alu_1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \my_processor|alu_1|Selector23~1 (
// Equation(s):
// \my_processor|alu_1|Selector23~1_combout  = (\my_processor|alu_1|Selector30~4_combout  & (((\my_processor|alu_1|Selector23~0_combout )))) # (!\my_processor|alu_1|Selector30~4_combout  & ((\my_processor|alu_1|Selector23~0_combout  & 
// ((\my_processor|alu_1|ShiftRight0~35_combout ))) # (!\my_processor|alu_1|Selector23~0_combout  & (\my_processor|alu_1|ShiftRight0~22_combout ))))

	.dataa(\my_processor|alu_1|Selector30~4_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~22_combout ),
	.datac(\my_processor|alu_1|Selector23~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector23~1 .lut_mask = 16'hF4A4;
defparam \my_processor|alu_1|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \my_processor|alu_1|Selector23~3 (
// Equation(s):
// \my_processor|alu_1|Selector23~3_combout  = (\my_processor|alu_1|Selector30~6_combout  & (((\my_processor|alu_1|Selector23~2_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector23~2_combout  & 
// ((\my_processor|alu_1|Selector23~1_combout ))) # (!\my_processor|alu_1|Selector23~2_combout  & (\my_processor|alu_1|Add1~16_combout ))))

	.dataa(\my_processor|alu_1|Add1~16_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_processor|alu_1|Selector23~2_combout ),
	.datad(\my_processor|alu_1|Selector23~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector23~3 .lut_mask = 16'hF2C2;
defparam \my_processor|alu_1|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \my_processor|alu_1|Selector23~4 (
// Equation(s):
// \my_processor|alu_1|Selector23~4_combout  = (\my_processor|alu_1|Selector30~9_combout  & ((\my_processor|alu_1|Selector23~3_combout ))) # (!\my_processor|alu_1|Selector30~9_combout  & (\my_processor|alu_1|Add0~16_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|Selector30~9_combout ),
	.datac(\my_processor|alu_1|Add0~16_combout ),
	.datad(\my_processor|alu_1|Selector23~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector23~4 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[7]~751 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[7]~751_combout  = (\my_regfile|start5[0].trb2|out[7]~174_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[7]~174_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[7]~751_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[7]~751 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[7]~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[7]~751_combout ,\my_regfile|start5[0].trb2|out[6]~750_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \my_processor|mux32_8|start[7].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[7].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[7].mux0|or_1~0_combout  & (\my_processor|alu_2|Add0~14_combout )) # 
// (!\my_processor|mux32_8|start[7].mux0|or_1~0_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [7]))))) # (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (((\my_processor|mux32_8|start[7].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_2|Add0~14_combout ),
	.datab(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datac(\my_processor|mux32_8|start[7].mux0|or_1~0_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[7].mux0|or_1~1 .lut_mask = 16'hBCB0;
defparam \my_processor|mux32_8|start[7].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[7].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[7].dff1|q~feeder_combout  = \my_processor|mux32_8|start[7].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[7].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[7].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[7].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[25].reg32_2|start[7].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \my_regfile|start2[25].reg32_2|start[7].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[7].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[7].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[7].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[7].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~91 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~91_combout  = (\my_regfile|start2[25].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and3~0_combout  & ((\my_regfile|start2[24].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|start2[24].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~91 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[7]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~93 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~93_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[7].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~93 .lut_mask = 16'hFFEA;
defparam \my_regfile|start4[0].trb1|out[7]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~94 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~94_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & ((\my_regfile|start2[5].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[4].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and3~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~94 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[7]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~95 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~95_combout  = (\my_regfile|start4[0].trb1|out[7]~93_combout  & (\my_regfile|start4[0].trb1|out[7]~94_combout  & ((\my_regfile|start2[2].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[7]~93_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[7]~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~95 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[7]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~88 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~88_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and4~0_combout  & (((\my_regfile|start2[17].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|start2[17].reg32_2|start[7].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~88 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[7]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~86 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~86_combout  = (\my_regfile|decoder2|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and4~0_combout  & ((\my_regfile|start2[9].reg32_2|start[7].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~86 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[7]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~89 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~89_combout  = (\my_regfile|decoder2|d6|d1|and4~combout  & (\my_regfile|start2[20].reg32_2|start[7].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and4~combout  & (((\my_regfile|start2[18].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[7].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~89 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[7]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~87 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~87_combout  = (\my_regfile|start2[12].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[12].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and4~combout  & ((\my_regfile|start2[10].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~87 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[7]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~90 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~90_combout  = (\my_regfile|start4[0].trb1|out[7]~88_combout  & (\my_regfile|start4[0].trb1|out[7]~86_combout  & (\my_regfile|start4[0].trb1|out[7]~89_combout  & \my_regfile|start4[0].trb1|out[7]~87_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[7]~88_combout ),
	.datab(\my_regfile|start4[0].trb1|out[7]~86_combout ),
	.datac(\my_regfile|start4[0].trb1|out[7]~89_combout ),
	.datad(\my_regfile|start4[0].trb1|out[7]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~90 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[7]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~92 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~92_combout  = (\my_regfile|start2[28].reg32_2|start[7].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[7].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))) # 
// (!\my_regfile|start2[28].reg32_2|start[7].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and4~combout  & ((\my_regfile|start2[26].reg32_2|start[7].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[7].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[7].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~92 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[7]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~96 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~96_combout  = (\my_regfile|start4[0].trb1|out[7]~91_combout  & (\my_regfile|start4[0].trb1|out[7]~95_combout  & (\my_regfile|start4[0].trb1|out[7]~90_combout  & \my_regfile|start4[0].trb1|out[7]~92_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[7]~91_combout ),
	.datab(\my_regfile|start4[0].trb1|out[7]~95_combout ),
	.datac(\my_regfile|start4[0].trb1|out[7]~90_combout ),
	.datad(\my_regfile|start4[0].trb1|out[7]~92_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~96 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[7]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[7]~107 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[7]~107_combout  = (\my_regfile|start4[0].trb1|out[7]~96_combout  & \my_regfile|start4[0].trb1|out[7]~106_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[7]~96_combout ),
	.datad(\my_regfile|start4[0].trb1|out[7]~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[7]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[7]~107 .lut_mask = 16'hF000;
defparam \my_regfile|start4[0].trb1|out[7]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N6
cycloneive_lcell_comb \my_processor|alu_1|Selector24~1 (
// Equation(s):
// \my_processor|alu_1|Selector24~1_combout  = (\my_processor|mux5_01|start[2].m3|and_1~combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|mux5_01|start[2].m3|and_1~combout  & 
// ((!\my_processor|mux5_01|start[1].m3|and_1~combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|mux5_01|start[2].m3|and_1~combout ),
	.datad(\my_processor|mux5_01|start[1].m3|and_1~combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~1 .lut_mask = 16'h303F;
defparam \my_processor|alu_1|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \my_processor|alu_1|Selector24~4 (
// Equation(s):
// \my_processor|alu_1|Selector24~4_combout  = (\my_processor|alu_1|Selector30~7_combout  & (\my_processor|alu_1|ShiftLeft0~26_combout  & ((\my_processor|alu_1|Selector24~1_combout )))) # (!\my_processor|alu_1|Selector30~7_combout  & 
// (((\my_processor|alu_1|Add1~14_combout ) # (!\my_processor|alu_1|Selector24~1_combout ))))

	.dataa(\my_processor|alu_1|Selector30~7_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~26_combout ),
	.datac(\my_processor|alu_1|Add1~14_combout ),
	.datad(\my_processor|alu_1|Selector24~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~4 .lut_mask = 16'hD855;
defparam \my_processor|alu_1|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneive_lcell_comb \my_processor|alu_1|Selector24~5 (
// Equation(s):
// \my_processor|alu_1|Selector24~5_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_regfile|start4[0].trb1|out[7]~107_combout  & ((\my_processor|mux32_1|start[7].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Selector24~4_combout ))) # 
// (!\my_regfile|start4[0].trb1|out[7]~107_combout  & (\my_processor|mux32_1|start[7].mux0|or_1~0_combout  & !\my_processor|alu_1|Selector24~4_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & (((\my_processor|alu_1|Selector24~4_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[7]~107_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_processor|mux32_1|start[7].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|Selector24~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~5 .lut_mask = 16'hB3C8;
defparam \my_processor|alu_1|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~108 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~108_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_regfile|start4[0].trb1|out[9]~298_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|start4[0].trb1|out[7]~96_combout  & (\my_regfile|start4[0].trb1|out[7]~106_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[7]~96_combout ),
	.datac(\my_regfile|start4[0].trb1|out[7]~106_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~298_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~108 .lut_mask = 16'hEA40;
defparam \my_processor|alu_1|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~79 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|alu_1|ShiftRight0~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|alu_1|ShiftRight0~108_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~108_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~79 .lut_mask = 16'hFA50;
defparam \my_processor|alu_1|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneive_lcell_comb \my_processor|alu_1|Selector24~2 (
// Equation(s):
// \my_processor|alu_1|Selector24~2_combout  = (\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & (!\my_processor|alu_1|Selector24~0_combout  & ((\my_processor|alu_1|ShiftRight0~79_combout )))) # (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|Selector24~0_combout ) # ((\my_processor|alu_1|ShiftRight0~95_combout ))))

	.dataa(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datab(\my_processor|alu_1|Selector24~0_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~95_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~2 .lut_mask = 16'h7654;
defparam \my_processor|alu_1|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneive_lcell_comb \my_processor|alu_1|Selector24~3 (
// Equation(s):
// \my_processor|alu_1|Selector24~3_combout  = (\my_processor|alu_1|Selector24~0_combout  & ((\my_processor|alu_1|Selector24~2_combout  & ((\my_processor|alu_1|ShiftRight0~97_combout ))) # (!\my_processor|alu_1|Selector24~2_combout  & 
// (\my_processor|alu_1|ShiftRight0~81_combout )))) # (!\my_processor|alu_1|Selector24~0_combout  & (((\my_processor|alu_1|Selector24~2_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~81_combout ),
	.datab(\my_processor|alu_1|Selector24~0_combout ),
	.datac(\my_processor|alu_1|Selector24~2_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~3 .lut_mask = 16'hF838;
defparam \my_processor|alu_1|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \my_processor|alu_1|Selector24~6 (
// Equation(s):
// \my_processor|alu_1|Selector24~6_combout  = (\my_processor|alu_1|Selector30~9_combout  & ((\my_processor|alu_1|Selector29~4_combout  & ((\my_processor|alu_1|Selector24~3_combout ))) # (!\my_processor|alu_1|Selector29~4_combout  & 
// (\my_processor|alu_1|Selector24~5_combout ))))

	.dataa(\my_processor|alu_1|Selector30~9_combout ),
	.datab(\my_processor|alu_1|Selector29~4_combout ),
	.datac(\my_processor|alu_1|Selector24~5_combout ),
	.datad(\my_processor|alu_1|Selector24~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~6 .lut_mask = 16'hA820;
defparam \my_processor|alu_1|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneive_lcell_comb \my_processor|alu_1|Selector24~7 (
// Equation(s):
// \my_processor|alu_1|Selector24~7_combout  = (\my_processor|alu_1|Selector24~6_combout ) # ((\my_processor|alu_1|Add0~14_combout  & !\my_processor|alu_1|Selector30~9_combout ))

	.dataa(\my_processor|alu_1|Add0~14_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_1|Selector30~9_combout ),
	.datad(\my_processor|alu_1|Selector24~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector24~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector24~7 .lut_mask = 16'hFF0A;
defparam \my_processor|alu_1|Selector24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N18
cycloneive_lcell_comb \my_processor|mux32_8|start[6].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[6].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [6]))) # 
// (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (\my_processor|alu_1|Selector25~5_combout )))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|mux32_8|start[8].mux0|or_1~4_combout ))))

	.dataa(\my_processor|alu_1|Selector25~5_combout ),
	.datab(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[6].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[6].mux0|or_1~0 .lut_mask = 16'hF838;
defparam \my_processor|mux32_8|start[6].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
cycloneive_lcell_comb \my_processor|mux32_8|start[6].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[6].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|mux32_8|start[6].mux0|or_1~0_combout )))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// ((\my_processor|mux32_8|start[6].mux0|or_1~0_combout  & ((\my_processor|alu_2|Add0~12_combout ))) # (!\my_processor|mux32_8|start[6].mux0|or_1~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|alu_2|Add0~12_combout ),
	.datad(\my_processor|mux32_8|start[6].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[6].mux0|or_1~1 .lut_mask = 16'hFA44;
defparam \my_processor|mux32_8|start[6].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \my_regfile|start2[31].reg32_2|start[6].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[6].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[6].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[6].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[6].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \my_regfile|start5[31].trb2|out[6]~4 (
// Equation(s):
// \my_regfile|start5[31].trb2|out[6]~4_combout  = (((\my_regfile|start2[31].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~4_combout )) # (!\my_regfile|decoder3|d5|d1|and1~4_combout )) # (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout )

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[31].trb2|out[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[31].trb2|out[6]~4 .lut_mask = 16'hF7FF;
defparam \my_regfile|start5[31].trb2|out[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~139 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~139_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and1~4_combout  & (((\my_regfile|start2[10].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[11].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datad(\my_regfile|start2[10].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~139 .lut_mask = 16'hDD0D;
defparam \my_regfile|start5[0].trb2|out[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~138 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~138_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~138 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~137 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~137_combout  = (\my_regfile|start2[6].reg32_2|start[6].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[6].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~137 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~140 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~140_combout  = (\my_regfile|decoder3|d5|d1|and3~0_combout  & (\my_regfile|start2[13].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and3~0_combout  & ((\my_regfile|start2[12].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~140 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~141 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~141_combout  = (\my_regfile|start5[0].trb2|out[6]~139_combout  & (\my_regfile|start5[0].trb2|out[6]~138_combout  & (\my_regfile|start5[0].trb2|out[6]~137_combout  & \my_regfile|start5[0].trb2|out[6]~140_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[6]~139_combout ),
	.datab(\my_regfile|start5[0].trb2|out[6]~138_combout ),
	.datac(\my_regfile|start5[0].trb2|out[6]~137_combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~140_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~141 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~133 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~133_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & ((\my_regfile|start2[25].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~133 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~135 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~135_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & (((\my_regfile|start2[3].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[3].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~135 .lut_mask = 16'hF531;
defparam \my_regfile|start5[0].trb2|out[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~134 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~134_combout  = (\my_regfile|decoder3|d4|d2|and2~5_combout  & (\my_regfile|start2[2].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and2~5_combout  & (((\my_regfile|start2[1].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))

	.dataa(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start2[2].reg32_2|start[6].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~134 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~136 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~136_combout  = (\my_regfile|start5[0].trb2|out[6]~133_combout  & (\my_regfile|start5[0].trb2|out[6]~135_combout  & \my_regfile|start5[0].trb2|out[6]~134_combout ))

	.dataa(\my_regfile|start5[0].trb2|out[6]~133_combout ),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[6]~135_combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~134_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~136 .lut_mask = 16'hA000;
defparam \my_regfile|start5[0].trb2|out[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~145 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~145_combout  = (\my_regfile|start2[18].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~145 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~143 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~143_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~143 .lut_mask = 16'h8FFF;
defparam \my_regfile|start5[0].trb2|out[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~142 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~142_combout  = (\my_regfile|start2[14].reg32_2|start[6].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))) # 
// (!\my_regfile|start2[14].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~142 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~144 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~144_combout  = (\my_regfile|start5[0].trb2|out[6]~143_combout  & (\my_regfile|start5[0].trb2|out[6]~142_combout  & ((\my_regfile|start2[17].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and3~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[6]~143_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[6]~142_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~144 .lut_mask = 16'hC400;
defparam \my_regfile|start5[0].trb2|out[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~146 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~146_combout  = (\my_regfile|decoder3|d6|d1|and3~0_combout  & (\my_regfile|start2[21].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and3~0_combout  & ((\my_regfile|start2[20].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~146 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~149 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~149_combout  = (\my_regfile|start2[27].reg32_2|start[6].dff1|q~q  & (((\my_regfile|start2[28].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))) # 
// (!\my_regfile|start2[27].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and1~4_combout  & ((\my_regfile|start2[28].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~149 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[6]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~147 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~147_combout  = (\my_regfile|start2[22].reg32_2|start[6].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[6].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~147 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[6]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~148 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~148_combout  = (\my_regfile|start2[26].reg32_2|start[6].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[26].reg32_2|start[6].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and2~4_combout  & ((\my_regfile|start2[24].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[6].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~148 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[6]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~150 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~150_combout  = (\my_regfile|decoder3|d7|d1|and3~0_combout  & (\my_regfile|start2[29].reg32_2|start[6].dff1|q~q  & ((\my_regfile|start2[30].reg32_2|start[6].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and2~4_combout )))) # 
// (!\my_regfile|decoder3|d7|d1|and3~0_combout  & ((\my_regfile|start2[30].reg32_2|start[6].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[6].dff1|q~q ),
	.datac(\my_regfile|start2[29].reg32_2|start[6].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~150 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[6]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~151 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~151_combout  = (\my_regfile|start5[0].trb2|out[6]~149_combout  & (\my_regfile|start5[0].trb2|out[6]~147_combout  & (\my_regfile|start5[0].trb2|out[6]~148_combout  & \my_regfile|start5[0].trb2|out[6]~150_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[6]~149_combout ),
	.datab(\my_regfile|start5[0].trb2|out[6]~147_combout ),
	.datac(\my_regfile|start5[0].trb2|out[6]~148_combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~150_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~151 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[6]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~152 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~152_combout  = (\my_regfile|start5[0].trb2|out[6]~145_combout  & (\my_regfile|start5[0].trb2|out[6]~144_combout  & (\my_regfile|start5[0].trb2|out[6]~146_combout  & \my_regfile|start5[0].trb2|out[6]~151_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[6]~145_combout ),
	.datab(\my_regfile|start5[0].trb2|out[6]~144_combout ),
	.datac(\my_regfile|start5[0].trb2|out[6]~146_combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~151_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~152 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[6]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[6]~153 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[6]~153_combout  = (\my_regfile|start5[31].trb2|out[6]~4_combout  & (\my_regfile|start5[0].trb2|out[6]~141_combout  & (\my_regfile|start5[0].trb2|out[6]~136_combout  & \my_regfile|start5[0].trb2|out[6]~152_combout )))

	.dataa(\my_regfile|start5[31].trb2|out[6]~4_combout ),
	.datab(\my_regfile|start5[0].trb2|out[6]~141_combout ),
	.datac(\my_regfile|start5[0].trb2|out[6]~136_combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~152_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[6]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[6]~153 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[6]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \my_processor|mux32_1|start[6].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[6].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [6])))) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[6]~153_combout )) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|or_3~2_combout ),
	.datad(\my_regfile|start5[0].trb2|out[6]~153_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[6].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[6].mux0|or_1~0 .lut_mask = 16'hCFC5;
defparam \my_processor|mux32_1|start[6].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~65 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~65_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|start4[0].trb1|out[8]~340_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|start4[0].trb1|out[6]~129_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[8]~340_combout ),
	.datac(\my_regfile|start4[0].trb1|out[6]~129_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~65 .lut_mask = 16'h00D8;
defparam \my_processor|alu_1|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~66 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~66_combout  = (\my_processor|alu_1|ShiftRight0~65_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|alu_1|ShiftRight0~108_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|alu_1|ShiftRight0~108_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~66 .lut_mask = 16'hFFA0;
defparam \my_processor|alu_1|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N14
cycloneive_lcell_comb \my_processor|alu_1|Selector25~0 (
// Equation(s):
// \my_processor|alu_1|Selector25~0_combout  = (\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & ((\my_processor|alu_1|Selector24~0_combout  & (\my_processor|alu_1|ShiftRight0~70_combout )) # (!\my_processor|alu_1|Selector24~0_combout  & 
// ((\my_processor|alu_1|ShiftRight0~66_combout ))))) # (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & (((\my_processor|alu_1|Selector24~0_combout ))))

	.dataa(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~70_combout ),
	.datac(\my_processor|alu_1|Selector24~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector25~0 .lut_mask = 16'hDAD0;
defparam \my_processor|alu_1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N14
cycloneive_lcell_comb \my_processor|alu_1|Selector25~1 (
// Equation(s):
// \my_processor|alu_1|Selector25~1_combout  = (\my_processor|alu_1|Selector25~0_combout  & ((\my_processor|mux32_2|start[30].mux0|or_1~0_combout ) # ((\my_processor|alu_1|ShiftRight0~94_combout )))) # (!\my_processor|alu_1|Selector25~0_combout  & 
// (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftRight0~91_combout )))

	.dataa(\my_processor|alu_1|Selector25~0_combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~91_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector25~1 .lut_mask = 16'hBA98;
defparam \my_processor|alu_1|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N22
cycloneive_lcell_comb \my_processor|alu_1|Selector25~2 (
// Equation(s):
// \my_processor|alu_1|Selector25~2_combout  = (\my_processor|alu_1|Selector30~7_combout  & (\my_processor|alu_1|Selector24~1_combout  & (\my_processor|alu_1|ShiftLeft0~22_combout ))) # (!\my_processor|alu_1|Selector30~7_combout  & 
// (((\my_processor|alu_1|Add1~12_combout )) # (!\my_processor|alu_1|Selector24~1_combout )))

	.dataa(\my_processor|alu_1|Selector30~7_combout ),
	.datab(\my_processor|alu_1|Selector24~1_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~22_combout ),
	.datad(\my_processor|alu_1|Add1~12_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector25~2 .lut_mask = 16'hD591;
defparam \my_processor|alu_1|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector25~3 (
// Equation(s):
// \my_processor|alu_1|Selector25~3_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_regfile|start4[0].trb1|out[6]~129_combout  & ((\my_processor|mux32_1|start[6].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Selector25~2_combout ))) # 
// (!\my_regfile|start4[0].trb1|out[6]~129_combout  & (!\my_processor|alu_1|Selector25~2_combout  & \my_processor|mux32_1|start[6].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & (((\my_processor|alu_1|Selector25~2_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_regfile|start4[0].trb1|out[6]~129_combout ),
	.datac(\my_processor|alu_1|Selector25~2_combout ),
	.datad(\my_processor|mux32_1|start[6].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector25~3 .lut_mask = 16'hDA58;
defparam \my_processor|alu_1|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N2
cycloneive_lcell_comb \my_processor|alu_1|Selector25~4 (
// Equation(s):
// \my_processor|alu_1|Selector25~4_combout  = (\my_processor|alu_1|Selector30~9_combout  & ((\my_processor|alu_1|Selector29~4_combout  & (\my_processor|alu_1|Selector25~1_combout )) # (!\my_processor|alu_1|Selector29~4_combout  & 
// ((\my_processor|alu_1|Selector25~3_combout )))))

	.dataa(\my_processor|alu_1|Selector30~9_combout ),
	.datab(\my_processor|alu_1|Selector29~4_combout ),
	.datac(\my_processor|alu_1|Selector25~1_combout ),
	.datad(\my_processor|alu_1|Selector25~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector25~4 .lut_mask = 16'hA280;
defparam \my_processor|alu_1|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector25~5 (
// Equation(s):
// \my_processor|alu_1|Selector25~5_combout  = (\my_processor|alu_1|Selector25~4_combout ) # ((\my_processor|alu_1|Add0~12_combout  & !\my_processor|alu_1|Selector30~9_combout ))

	.dataa(\my_processor|alu_1|Add0~12_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_1|Selector30~9_combout ),
	.datad(\my_processor|alu_1|Selector25~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector25~5 .lut_mask = 16'hFF0A;
defparam \my_processor|alu_1|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[5]~749 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[5]~749_combout  = (\my_regfile|start5[0].trb2|out[5]~132_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[5]~132_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[5]~749_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[5]~749 .lut_mask = 16'hFF33;
defparam \my_regfile|start5[0].trb2|out[5]~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[5]~749_combout ,\my_regfile|start5[0].trb2|out[4]~748_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneive_lcell_comb \my_processor|mux32_8|start[5].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[5].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[5].mux0|or_1~0_combout  & (\my_processor|alu_2|Add0~10_combout )) # 
// (!\my_processor|mux32_8|start[5].mux0|or_1~0_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [5]))))) # (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (\my_processor|mux32_8|start[5].mux0|or_1~0_combout ))

	.dataa(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datab(\my_processor|mux32_8|start[5].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_2|Add0~10_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[5].mux0|or_1~1 .lut_mask = 16'hE6C4;
defparam \my_processor|mux32_8|start[5].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N23
dffeas \my_regfile|start2[9].reg32_2|start[5].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[5].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[5].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[5].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[5].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~130 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~130_combout  = (\my_regfile|start2[9].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[9].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and3~0_combout  & ((\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[9].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[8].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~130 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[5]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~132 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~132_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and4~0_combout  & (((\my_regfile|start2[17].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start2[17].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~132 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[5]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~131 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~131_combout  = (\my_regfile|start2[10].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|start2[10].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and2~0_combout  & ((\my_regfile|start2[12].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout ))))

	.dataa(\my_regfile|start2[10].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|start2[12].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~131 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[5]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~133 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~133_combout  = (\my_regfile|decoder2|d6|d2|and2~0_combout  & (\my_regfile|start2[18].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and2~0_combout  & (((\my_regfile|start2[20].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~133 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[5]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~134 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~134_combout  = (\my_regfile|start4[0].trb1|out[5]~130_combout  & (\my_regfile|start4[0].trb1|out[5]~132_combout  & (\my_regfile|start4[0].trb1|out[5]~131_combout  & \my_regfile|start4[0].trb1|out[5]~133_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[5]~130_combout ),
	.datab(\my_regfile|start4[0].trb1|out[5]~132_combout ),
	.datac(\my_regfile|start4[0].trb1|out[5]~131_combout ),
	.datad(\my_regfile|start4[0].trb1|out[5]~133_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~134 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[5]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~137 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~137_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[5].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~137 .lut_mask = 16'hFFEA;
defparam \my_regfile|start4[0].trb1|out[5]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~138 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~138_combout  = (\my_regfile|decoder2|d4|d1|and4~combout  & (\my_regfile|start2[4].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and4~combout  & (((\my_regfile|start2[5].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datad(\my_regfile|start2[5].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~138 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[5]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~139 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~139_combout  = (\my_regfile|start4[0].trb1|out[5]~137_combout  & (\my_regfile|start4[0].trb1|out[5]~138_combout  & ((\my_regfile|start2[2].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[5]~137_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[5]~138_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~139 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[5]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneive_lcell_comb \my_regfile|start4[25].trb1|out[5]~1 (
// Equation(s):
// \my_regfile|start4[25].trb1|out[5]~1_combout  = (\my_regfile|start2[25].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datad(\my_regfile|start2[25].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[25].trb1|out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[25].trb1|out[5]~1 .lut_mask = 16'hFF0F;
defparam \my_regfile|start4[25].trb1|out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~135 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~135_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & (((\my_regfile|start2[28].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datad(\my_regfile|start2[28].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~135 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[5]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~136 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~136_combout  = (\my_regfile|start4[25].trb1|out[5]~1_combout  & (\my_regfile|start4[0].trb1|out[5]~135_combout  & ((\my_regfile|start2[24].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start4[25].trb1|out[5]~1_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[5]~135_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~136 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[5]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~145 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~145_combout  = (\my_regfile|decoder2|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and1~0_combout  & (((\my_regfile|start2[22].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start2[23].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~145 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[5]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~146 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~146_combout  = (\my_regfile|start2[29].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[29].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and3~0_combout  & ((\my_regfile|start2[27].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~146 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[5]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~147 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~147_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & (((\my_regfile|start2[3].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start2[31].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~147 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[5]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~148 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~148_combout  = (\my_regfile|start4[0].trb1|out[5]~147_combout  & ((\my_regfile|start2[30].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[5].dff1|q~q ),
	.datac(gnd),
	.datad(\my_regfile|start4[0].trb1|out[5]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~148 .lut_mask = 16'hDD00;
defparam \my_regfile|start4[0].trb1|out[5]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~140 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~140_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start2[7].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~140 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[5]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~141 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~141_combout  = (\my_regfile|start2[13].reg32_2|start[5].dff1|q~q  & (((\my_regfile|start2[11].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[13].reg32_2|start[5].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and3~0_combout  & ((\my_regfile|start2[11].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[13].reg32_2|start[5].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~141 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[5]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~142 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~142_combout  = (\my_regfile|decoder2|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and2~0_combout  & ((\my_regfile|start2[15].reg32_2|start[5].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[5].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~142 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[5]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~143 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~143_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[5].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[5].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[5].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[5].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[5].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~143 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[5]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~144 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~144_combout  = (\my_regfile|start4[0].trb1|out[5]~140_combout  & (\my_regfile|start4[0].trb1|out[5]~141_combout  & (\my_regfile|start4[0].trb1|out[5]~142_combout  & \my_regfile|start4[0].trb1|out[5]~143_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[5]~140_combout ),
	.datab(\my_regfile|start4[0].trb1|out[5]~141_combout ),
	.datac(\my_regfile|start4[0].trb1|out[5]~142_combout ),
	.datad(\my_regfile|start4[0].trb1|out[5]~143_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~144 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[5]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~149 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~149_combout  = (\my_regfile|start4[0].trb1|out[5]~145_combout  & (\my_regfile|start4[0].trb1|out[5]~146_combout  & (\my_regfile|start4[0].trb1|out[5]~148_combout  & \my_regfile|start4[0].trb1|out[5]~144_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[5]~145_combout ),
	.datab(\my_regfile|start4[0].trb1|out[5]~146_combout ),
	.datac(\my_regfile|start4[0].trb1|out[5]~148_combout ),
	.datad(\my_regfile|start4[0].trb1|out[5]~144_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~149 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[5]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[5]~150 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[5]~150_combout  = (\my_regfile|start4[0].trb1|out[5]~134_combout  & (\my_regfile|start4[0].trb1|out[5]~139_combout  & (\my_regfile|start4[0].trb1|out[5]~136_combout  & \my_regfile|start4[0].trb1|out[5]~149_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[5]~134_combout ),
	.datab(\my_regfile|start4[0].trb1|out[5]~139_combout ),
	.datac(\my_regfile|start4[0].trb1|out[5]~136_combout ),
	.datad(\my_regfile|start4[0].trb1|out[5]~149_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[5]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[5]~150 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[5]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector26~2 (
// Equation(s):
// \my_processor|alu_1|Selector26~2_combout  = (\my_processor|alu_1|Selector30~7_combout  & (\my_processor|alu_1|Selector24~1_combout  & ((\my_processor|alu_1|ShiftLeft0~19_combout )))) # (!\my_processor|alu_1|Selector30~7_combout  & 
// (((\my_processor|alu_1|Add1~10_combout )) # (!\my_processor|alu_1|Selector24~1_combout )))

	.dataa(\my_processor|alu_1|Selector30~7_combout ),
	.datab(\my_processor|alu_1|Selector24~1_combout ),
	.datac(\my_processor|alu_1|Add1~10_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector26~2 .lut_mask = 16'hD951;
defparam \my_processor|alu_1|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneive_lcell_comb \my_processor|alu_1|Selector26~3 (
// Equation(s):
// \my_processor|alu_1|Selector26~3_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_regfile|start4[0].trb1|out[5]~150_combout  & ((\my_processor|mux32_1|start[5].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Selector26~2_combout ))) # 
// (!\my_regfile|start4[0].trb1|out[5]~150_combout  & (\my_processor|mux32_1|start[5].mux0|or_1~0_combout  & !\my_processor|alu_1|Selector26~2_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & (((\my_processor|alu_1|Selector26~2_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_regfile|start4[0].trb1|out[5]~150_combout ),
	.datac(\my_processor|mux32_1|start[5].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|Selector26~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector26~3 .lut_mask = 16'hD5A8;
defparam \my_processor|alu_1|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~37 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[8]~340_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[7]~107_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|start4[0].trb1|out[8]~340_combout ),
	.datac(\my_regfile|start4[0].trb1|out[7]~107_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~37 .lut_mask = 16'h88A0;
defparam \my_processor|alu_1|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~107 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~107_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[6]~118_combout  & (\my_regfile|start4[0].trb1|out[6]~128_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_regfile|start4[0].trb1|out[5]~150_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|start4[0].trb1|out[6]~118_combout ),
	.datac(\my_regfile|start4[0].trb1|out[6]~128_combout ),
	.datad(\my_regfile|start4[0].trb1|out[5]~150_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~107 .lut_mask = 16'hD580;
defparam \my_processor|alu_1|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~38 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~38_combout  = (\my_processor|alu_1|ShiftRight0~37_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu_1|ShiftRight0~107_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|ShiftRight0~37_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|alu_1|ShiftRight0~107_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~38 .lut_mask = 16'hCFCC;
defparam \my_processor|alu_1|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
cycloneive_lcell_comb \my_processor|alu_1|Selector26~0 (
// Equation(s):
// \my_processor|alu_1|Selector26~0_combout  = (\my_processor|alu_1|Selector24~0_combout  & (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout )) # (!\my_processor|alu_1|Selector24~0_combout  & ((\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & 
// ((\my_processor|alu_1|ShiftRight0~38_combout ))) # (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftRight0~87_combout ))))

	.dataa(\my_processor|alu_1|Selector24~0_combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~87_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector26~0 .lut_mask = 16'h7632;
defparam \my_processor|alu_1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N2
cycloneive_lcell_comb \my_processor|alu_1|Selector26~1 (
// Equation(s):
// \my_processor|alu_1|Selector26~1_combout  = (\my_processor|alu_1|Selector24~0_combout  & ((\my_processor|alu_1|Selector26~0_combout  & ((\my_processor|alu_1|ShiftRight0~90_combout ))) # (!\my_processor|alu_1|Selector26~0_combout  & 
// (\my_processor|alu_1|ShiftRight0~42_combout )))) # (!\my_processor|alu_1|Selector24~0_combout  & (((\my_processor|alu_1|Selector26~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~42_combout ),
	.datab(\my_processor|alu_1|Selector24~0_combout ),
	.datac(\my_processor|alu_1|Selector26~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector26~1 .lut_mask = 16'hF838;
defparam \my_processor|alu_1|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneive_lcell_comb \my_processor|alu_1|Selector26~4 (
// Equation(s):
// \my_processor|alu_1|Selector26~4_combout  = (\my_processor|alu_1|Selector30~9_combout  & ((\my_processor|alu_1|Selector29~4_combout  & ((\my_processor|alu_1|Selector26~1_combout ))) # (!\my_processor|alu_1|Selector29~4_combout  & 
// (\my_processor|alu_1|Selector26~3_combout ))))

	.dataa(\my_processor|alu_1|Selector30~9_combout ),
	.datab(\my_processor|alu_1|Selector29~4_combout ),
	.datac(\my_processor|alu_1|Selector26~3_combout ),
	.datad(\my_processor|alu_1|Selector26~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector26~4 .lut_mask = 16'hA820;
defparam \my_processor|alu_1|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneive_lcell_comb \my_processor|alu_1|Selector26~5 (
// Equation(s):
// \my_processor|alu_1|Selector26~5_combout  = (\my_processor|alu_1|Selector26~4_combout ) # ((\my_processor|alu_1|Add0~10_combout  & !\my_processor|alu_1|Selector30~9_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|Add0~10_combout ),
	.datac(\my_processor|alu_1|Selector30~9_combout ),
	.datad(\my_processor|alu_1|Selector26~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector26~5 .lut_mask = 16'hFF0C;
defparam \my_processor|alu_1|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneive_lcell_comb \my_processor|mux32_8|start[4].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[4].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [4])) # 
// (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & ((\my_processor|alu_1|Selector27~5_combout ))))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (\my_processor|mux32_8|start[8].mux0|or_1~4_combout ))

	.dataa(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datab(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|alu_1|Selector27~5_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[4].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[4].mux0|or_1~0 .lut_mask = 16'hE6C4;
defparam \my_processor|mux32_8|start[4].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
cycloneive_lcell_comb \my_processor|mux32_8|start[4].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[4].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|mux32_8|start[4].mux0|or_1~0_combout )))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// ((\my_processor|mux32_8|start[4].mux0|or_1~0_combout  & ((\my_processor|alu_2|Add0~8_combout ))) # (!\my_processor|mux32_8|start[4].mux0|or_1~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|alu_2|Add0~8_combout ),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[4].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[4].mux0|or_1~1 .lut_mask = 16'hFC0A;
defparam \my_processor|mux32_8|start[4].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N11
dffeas \my_regfile|start2[29].reg32_2|start[4].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[4].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[4].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[4].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[4].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~168 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~168_combout  = (\my_regfile|start2[29].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[29].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and3~0_combout  & ((\my_regfile|start2[27].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~168 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[4]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~165 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~165_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~0_combout  & (((\my_regfile|start2[21].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[21].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~165 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[4]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~164 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~164_combout  = (\my_regfile|decoder2|d5|d1|and1~0_combout  & (\my_regfile|start2[15].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and1~0_combout  & (((\my_regfile|start2[14].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[15].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~164 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[4]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~163 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~163_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~163 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[4]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~162 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~162_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start2[7].reg32_2|start[4].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~162 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[4]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~166 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~166_combout  = (\my_regfile|start4[0].trb1|out[4]~165_combout  & (\my_regfile|start4[0].trb1|out[4]~164_combout  & (\my_regfile|start4[0].trb1|out[4]~163_combout  & \my_regfile|start4[0].trb1|out[4]~162_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[4]~165_combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~164_combout ),
	.datac(\my_regfile|start4[0].trb1|out[4]~163_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~162_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~166 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[4]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~167 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~167_combout  = (\my_regfile|decoder2|d6|d1|and1~0_combout  & (\my_regfile|start2[23].reg32_2|start[4].dff1|q~q  & ((\my_regfile|start2[22].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and1~0_combout  & (((\my_regfile|start2[22].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[4].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~167 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[4]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~169 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~169_combout  = (\my_regfile|start2[31].reg32_2|start[4].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[4].dff1|q~q )) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[31].reg32_2|start[4].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and1~0_combout  & ((\my_regfile|start2[3].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[31].reg32_2|start[4].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~169 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[4]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~170 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~170_combout  = (\my_regfile|start4[0].trb1|out[4]~169_combout  & ((\my_regfile|start2[30].reg32_2|start[4].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(gnd),
	.datac(\my_regfile|start2[30].reg32_2|start[4].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[4]~169_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~170 .lut_mask = 16'hF500;
defparam \my_regfile|start4[0].trb1|out[4]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~171 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~171_combout  = (\my_regfile|start4[0].trb1|out[4]~168_combout  & (\my_regfile|start4[0].trb1|out[4]~166_combout  & (\my_regfile|start4[0].trb1|out[4]~167_combout  & \my_regfile|start4[0].trb1|out[4]~170_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[4]~168_combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~166_combout ),
	.datac(\my_regfile|start4[0].trb1|out[4]~167_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~170_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~171 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[4]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[4]~172 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[4]~172_combout  = (\my_regfile|start4[0].trb1|out[4]~171_combout  & \my_regfile|start4[0].trb1|out[4]~161_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start4[0].trb1|out[4]~171_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~161_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[4]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[4]~172 .lut_mask = 16'hF000;
defparam \my_regfile|start4[0].trb1|out[4]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \my_processor|alu_1|Selector27~2 (
// Equation(s):
// \my_processor|alu_1|Selector27~2_combout  = (\my_processor|alu_1|Selector30~7_combout  & (\my_processor|alu_1|ShiftLeft0~15_combout  & (\my_processor|alu_1|Selector24~1_combout ))) # (!\my_processor|alu_1|Selector30~7_combout  & 
// (((\my_processor|alu_1|Add1~8_combout ) # (!\my_processor|alu_1|Selector24~1_combout ))))

	.dataa(\my_processor|alu_1|ShiftLeft0~15_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_processor|alu_1|Selector24~1_combout ),
	.datad(\my_processor|alu_1|Add1~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector27~2 .lut_mask = 16'hB383;
defparam \my_processor|alu_1|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \my_processor|alu_1|Selector27~3 (
// Equation(s):
// \my_processor|alu_1|Selector27~3_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_regfile|start4[0].trb1|out[4]~172_combout  & ((\my_processor|mux32_1|start[4].mux0|or_1~0_combout ) # (!\my_processor|alu_1|Selector27~2_combout ))) # 
// (!\my_regfile|start4[0].trb1|out[4]~172_combout  & (\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & !\my_processor|alu_1|Selector27~2_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & (((\my_processor|alu_1|Selector27~2_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[4]~172_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_processor|mux32_1|start[4].mux0|or_1~0_combout ),
	.datad(\my_processor|alu_1|Selector27~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector27~3 .lut_mask = 16'hB3C8;
defparam \my_processor|alu_1|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~14 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[7]~107_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|start4[0].trb1|out[6]~129_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[7]~107_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~129_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~14 .lut_mask = 16'hA280;
defparam \my_processor|alu_1|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~105 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~105_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_regfile|start4[0].trb1|out[5]~150_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_regfile|start4[0].trb1|out[4]~161_combout  & ((\my_regfile|start4[0].trb1|out[4]~171_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[4]~161_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[5]~150_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~171_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~105 .lut_mask = 16'hE2C0;
defparam \my_processor|alu_1|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~15 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~15_combout  = (\my_processor|alu_1|ShiftRight0~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|alu_1|ShiftRight0~105_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|alu_1|ShiftRight0~14_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|ShiftRight0~105_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~15 .lut_mask = 16'hDDCC;
defparam \my_processor|alu_1|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector27~0 (
// Equation(s):
// \my_processor|alu_1|Selector27~0_combout  = (\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & ((\my_processor|alu_1|Selector24~0_combout  & ((\my_processor|alu_1|ShiftRight0~21_combout ))) # (!\my_processor|alu_1|Selector24~0_combout  & 
// (\my_processor|alu_1|ShiftRight0~15_combout )))) # (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & (((\my_processor|alu_1|Selector24~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~15_combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|Selector24~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector27~0 .lut_mask = 16'hF838;
defparam \my_processor|alu_1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \my_processor|alu_1|Selector27~1 (
// Equation(s):
// \my_processor|alu_1|Selector27~1_combout  = (\my_processor|alu_1|Selector27~0_combout  & ((\my_processor|mux32_2|start[30].mux0|or_1~0_combout ) # ((\my_processor|alu_1|ShiftRight0~86_combout )))) # (!\my_processor|alu_1|Selector27~0_combout  & 
// (!\my_processor|mux32_2|start[30].mux0|or_1~0_combout  & (\my_processor|alu_1|ShiftRight0~83_combout )))

	.dataa(\my_processor|alu_1|Selector27~0_combout ),
	.datab(\my_processor|mux32_2|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~83_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector27~1 .lut_mask = 16'hBA98;
defparam \my_processor|alu_1|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \my_processor|alu_1|Selector27~4 (
// Equation(s):
// \my_processor|alu_1|Selector27~4_combout  = (\my_processor|alu_1|Selector30~9_combout  & ((\my_processor|alu_1|Selector29~4_combout  & ((\my_processor|alu_1|Selector27~1_combout ))) # (!\my_processor|alu_1|Selector29~4_combout  & 
// (\my_processor|alu_1|Selector27~3_combout ))))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_processor|alu_1|Selector30~9_combout ),
	.datac(\my_processor|alu_1|Selector27~3_combout ),
	.datad(\my_processor|alu_1|Selector27~1_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector27~4 .lut_mask = 16'hC840;
defparam \my_processor|alu_1|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector27~5 (
// Equation(s):
// \my_processor|alu_1|Selector27~5_combout  = (\my_processor|alu_1|Selector27~4_combout ) # ((!\my_processor|alu_1|Selector30~9_combout  & \my_processor|alu_1|Add0~8_combout ))

	.dataa(\my_processor|alu_1|Selector30~9_combout ),
	.datab(\my_processor|alu_1|Add0~8_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_1|Selector27~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector27~5 .lut_mask = 16'hFF44;
defparam \my_processor|alu_1|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~747 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~747_combout  = (\my_regfile|start5[0].trb2|out[3]~90_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[3]~90_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~747_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~747 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[3]~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[3]~747_combout ,\my_regfile|start5[0].trb2|out[2]~746_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[3].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[3].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[3].mux0|or_1~0_combout  & (\my_processor|alu_2|Add0~6_combout )) # 
// (!\my_processor|mux32_8|start[3].mux0|or_1~0_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [3]))))) # (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (((\my_processor|mux32_8|start[3].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datab(\my_processor|alu_2|Add0~6_combout ),
	.datac(\my_processor|mux32_8|start[3].mux0|or_1~0_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[3].mux0|or_1~1 .lut_mask = 16'hDAD0;
defparam \my_processor|mux32_8|start[3].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \my_regfile|start2[31].reg32_2|start[3].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[31].reg32_2|start[3].dff1|q~feeder_combout  = \my_processor|mux32_8|start[3].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[3].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[31].reg32_2|start[3].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[3].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[31].reg32_2|start[3].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N13
dffeas \my_regfile|start2[31].reg32_2|start[3].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[31].reg32_2|start[3].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[3].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[3].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[3].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \my_regfile|start5[31].trb2|out[3]~2 (
// Equation(s):
// \my_regfile|start5[31].trb2|out[3]~2_combout  = (((\my_regfile|start2[31].reg32_2|start[3].dff1|q~q ) # (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout )) # (!\my_regfile|decoder3|d5|d1|and1~4_combout )) # (!\my_regfile|decoder3|d6|d2|and1~4_combout )

	.dataa(\my_regfile|decoder3|d6|d2|and1~4_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|start2[31].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[31].trb2|out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[31].trb2|out[3]~2 .lut_mask = 16'hFF7F;
defparam \my_regfile|start5[31].trb2|out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~85 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~85_combout  = (\my_regfile|start2[22].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~85 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~88 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~88_combout  = (\my_regfile|decoder3|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d1|and2~4_combout  & (((\my_regfile|start2[29].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[29].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~88 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~87 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~87_combout  = (\my_regfile|start2[27].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[28].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|start2[27].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and1~4_combout  & ((\my_regfile|start2[28].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|start2[27].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.datac(\my_regfile|start2[28].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~87 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~86 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~86_combout  = (\my_regfile|decoder3|d7|d2|and2~4_combout  & (\my_regfile|start2[26].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[24].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and2~4_combout  & (((\my_regfile|start2[24].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[24].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~86 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~89 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~89_combout  = (\my_regfile|start5[0].trb2|out[3]~85_combout  & (\my_regfile|start5[0].trb2|out[3]~88_combout  & (\my_regfile|start5[0].trb2|out[3]~87_combout  & \my_regfile|start5[0].trb2|out[3]~86_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[3]~85_combout ),
	.datab(\my_regfile|start5[0].trb2|out[3]~88_combout ),
	.datac(\my_regfile|start5[0].trb2|out[3]~87_combout ),
	.datad(\my_regfile|start5[0].trb2|out[3]~86_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~89 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[3]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~80 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~80_combout  = (((\my_regfile|start2[16].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )) # (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~80 .lut_mask = 16'hF7FF;
defparam \my_regfile|start5[0].trb2|out[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~79 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~79_combout  = (\my_regfile|start2[14].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[15].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout )))) # 
// (!\my_regfile|start2[14].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and2~4_combout  & ((\my_regfile|start2[15].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and1~5_combout ))))

	.dataa(\my_regfile|start2[14].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.datac(\my_regfile|start2[15].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~79 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~81 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~81_combout  = (\my_regfile|start2[17].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[17].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and3~4_combout  & ((\my_regfile|start2[21].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[17].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~81 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \my_regfile|decoder3|d4|d2|and4~4 (
// Equation(s):
// \my_regfile|decoder3|d4|d2|and4~4_combout  = (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[3].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[0].mux0|or_1~1_combout  & \my_regfile|decoder3|d4|d2|and3~4_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[3].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~1_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d4|d2|and4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d4|d2|and4~4 .lut_mask = 16'h0100;
defparam \my_regfile|decoder3|d4|d2|and4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~82 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~82_combout  = (\my_regfile|start2[18].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))) # 
// (!\my_regfile|start2[18].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datac(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.datad(\my_regfile|start2[19].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~82 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~83 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~83_combout  = (!\my_regfile|decoder3|d4|d2|and4~4_combout  & (\my_regfile|start5[0].trb2|out[3]~82_combout  & ((\my_regfile|start2[20].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and4~4_combout ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[20].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|start5[0].trb2|out[3]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~83 .lut_mask = 16'h5100;
defparam \my_regfile|start5[0].trb2|out[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~84 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~84_combout  = (\my_regfile|start5[0].trb2|out[3]~80_combout  & (\my_regfile|start5[0].trb2|out[3]~79_combout  & (\my_regfile|start5[0].trb2|out[3]~81_combout  & \my_regfile|start5[0].trb2|out[3]~83_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[3]~80_combout ),
	.datab(\my_regfile|start5[0].trb2|out[3]~79_combout ),
	.datac(\my_regfile|start5[0].trb2|out[3]~81_combout ),
	.datad(\my_regfile|start5[0].trb2|out[3]~83_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~84 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~70 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~70_combout  = (\my_regfile|start2[25].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[25].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and3~0_combout  & ((\my_regfile|start2[9].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[25].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~70 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~72 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~72_combout  = (\my_regfile|start2[4].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[3].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))) # (!\my_regfile|start2[4].reg32_2|start[3].dff1|q~q 
//  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.datac(\my_regfile|start2[3].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~72 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~71 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~71_combout  = (\my_regfile|start2[1].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[2].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and2~5_combout ))) # (!\my_regfile|start2[1].reg32_2|start[3].dff1|q~q 
//  & (!\my_regfile|decoder3|d4|d2|and3~5_combout  & ((\my_regfile|start2[2].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[1].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datad(\my_regfile|start2[2].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~71 .lut_mask = 16'hAF23;
defparam \my_regfile|start5[0].trb2|out[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~75 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~75_combout  = (\my_regfile|start2[11].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[10].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[3].dff1|q~q  & (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datac(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.datad(\my_regfile|start2[10].reg32_2|start[3].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~75 .lut_mask = 16'hBB0B;
defparam \my_regfile|start5[0].trb2|out[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~74 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~74_combout  = (\my_regfile|decoder3|d4|d1|and1~4_combout  & (\my_regfile|start2[7].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[8].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and1~4_combout  & ((\my_regfile|start2[8].reg32_2|start[3].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~74 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~76 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~76_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[3].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and4~0_combout  & (((\my_regfile|start2[13].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|start2[12].reg32_2|start[3].dff1|q~q ),
	.datac(\my_regfile|start2[13].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~76 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~73 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~73_combout  = (\my_regfile|start2[6].reg32_2|start[3].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[3].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))) # (!\my_regfile|start2[6].reg32_2|start[3].dff1|q~q 
//  & (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[3].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[6].reg32_2|start[3].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datac(\my_regfile|start2[5].reg32_2|start[3].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~73 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~77 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~77_combout  = (\my_regfile|start5[0].trb2|out[3]~75_combout  & (\my_regfile|start5[0].trb2|out[3]~74_combout  & (\my_regfile|start5[0].trb2|out[3]~76_combout  & \my_regfile|start5[0].trb2|out[3]~73_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[3]~75_combout ),
	.datab(\my_regfile|start5[0].trb2|out[3]~74_combout ),
	.datac(\my_regfile|start5[0].trb2|out[3]~76_combout ),
	.datad(\my_regfile|start5[0].trb2|out[3]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~77 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~78 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~78_combout  = (\my_regfile|start5[0].trb2|out[3]~70_combout  & (\my_regfile|start5[0].trb2|out[3]~72_combout  & (\my_regfile|start5[0].trb2|out[3]~71_combout  & \my_regfile|start5[0].trb2|out[3]~77_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[3]~70_combout ),
	.datab(\my_regfile|start5[0].trb2|out[3]~72_combout ),
	.datac(\my_regfile|start5[0].trb2|out[3]~71_combout ),
	.datad(\my_regfile|start5[0].trb2|out[3]~77_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~78 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[3]~90 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[3]~90_combout  = (\my_regfile|start5[31].trb2|out[3]~2_combout  & (\my_regfile|start5[0].trb2|out[3]~89_combout  & (\my_regfile|start5[0].trb2|out[3]~84_combout  & \my_regfile|start5[0].trb2|out[3]~78_combout )))

	.dataa(\my_regfile|start5[31].trb2|out[3]~2_combout ),
	.datab(\my_regfile|start5[0].trb2|out[3]~89_combout ),
	.datac(\my_regfile|start5[0].trb2|out[3]~84_combout ),
	.datad(\my_regfile|start5[0].trb2|out[3]~78_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[3]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[3]~90 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[3]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \my_processor|mux32_1|start[3].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[3].mux0|or_1~0_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3])) # (!\my_processor|or_3~2_combout  & (((\my_regfile|start5[0].trb2|out[3]~90_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|or_3~2_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[3]~90_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[3].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[3].mux0|or_1~0 .lut_mask = 16'hBB8B;
defparam \my_processor|mux32_1|start[3].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~106 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~106_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[4]~161_combout  & ((\my_regfile|start4[0].trb1|out[4]~171_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_regfile|start4[0].trb1|out[3]~64_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[4]~161_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|start4[0].trb1|out[3]~64_combout ),
	.datad(\my_regfile|start4[0].trb1|out[4]~171_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~106 .lut_mask = 16'hB830;
defparam \my_processor|alu_1|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \my_processor|alu_1|Selector28~0 (
// Equation(s):
// \my_processor|alu_1|Selector28~0_combout  = (\my_processor|alu_1|Selector29~1_combout  & (((\my_processor|alu_1|Selector29~0_combout ) # (\my_processor|alu_1|ShiftRight0~79_combout )))) # (!\my_processor|alu_1|Selector29~1_combout  & 
// (\my_processor|alu_1|ShiftRight0~106_combout  & (!\my_processor|alu_1|Selector29~0_combout )))

	.dataa(\my_processor|alu_1|Selector29~1_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~106_combout ),
	.datac(\my_processor|alu_1|Selector29~0_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector28~0 .lut_mask = 16'hAEA4;
defparam \my_processor|alu_1|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \my_processor|alu_1|Selector28~1 (
// Equation(s):
// \my_processor|alu_1|Selector28~1_combout  = (\my_processor|alu_1|Selector29~0_combout  & ((\my_processor|alu_1|Selector28~0_combout  & (\my_processor|alu_1|ShiftRight0~82_combout )) # (!\my_processor|alu_1|Selector28~0_combout  & 
// ((\my_processor|alu_1|ShiftRight0~107_combout ))))) # (!\my_processor|alu_1|Selector29~0_combout  & (((\my_processor|alu_1|Selector28~0_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~82_combout ),
	.datab(\my_processor|alu_1|Selector29~0_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~107_combout ),
	.datad(\my_processor|alu_1|Selector28~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector28~1 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_1|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N28
cycloneive_lcell_comb \my_processor|alu_1|Selector29~5 (
// Equation(s):
// \my_processor|alu_1|Selector29~5_combout  = ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & !\my_processor|mux5_01|start[0].m3|or_1~0_combout )) # (!\my_processor|mux5_01|start[2].m3|and_1~combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|mux5_01|start[2].m3|and_1~combout ),
	.datad(\my_processor|mux5_01|start[0].m3|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~5 .lut_mask = 16'h0F3F;
defparam \my_processor|alu_1|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \my_processor|alu_1|Selector28~2 (
// Equation(s):
// \my_processor|alu_1|Selector28~2_combout  = (\my_processor|alu_1|Selector29~6_combout  & (\my_processor|alu_1|ShiftLeft0~10_combout  & (\my_processor|alu_1|Selector29~5_combout ))) # (!\my_processor|alu_1|Selector29~6_combout  & 
// (((\my_processor|alu_1|Add1~6_combout ) # (!\my_processor|alu_1|Selector29~5_combout ))))

	.dataa(\my_processor|alu_1|Selector29~6_combout ),
	.datab(\my_processor|alu_1|ShiftLeft0~10_combout ),
	.datac(\my_processor|alu_1|Selector29~5_combout ),
	.datad(\my_processor|alu_1|Add1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector28~2 .lut_mask = 16'hD585;
defparam \my_processor|alu_1|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \my_processor|alu_1|Selector28~3 (
// Equation(s):
// \my_processor|alu_1|Selector28~3_combout  = (\my_processor|alu_1|Selector29~4_combout  & ((\my_processor|alu_1|Selector28~2_combout  & (\my_processor|alu_1|Selector28~1_combout )) # (!\my_processor|alu_1|Selector28~2_combout  & 
// ((\my_processor|alu_1|ShiftRight0~78_combout ))))) # (!\my_processor|alu_1|Selector29~4_combout  & (((\my_processor|alu_1|Selector28~2_combout ))))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_processor|alu_1|Selector28~1_combout ),
	.datac(\my_processor|alu_1|Selector28~2_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector28~3 .lut_mask = 16'hDAD0;
defparam \my_processor|alu_1|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \my_processor|alu_1|Selector28~4 (
// Equation(s):
// \my_processor|alu_1|Selector28~4_combout  = (\my_processor|alu_1|Selector29~10_combout  & ((\my_processor|alu_1|Selector29~9_combout ) # ((\my_processor|alu_1|Add0~6_combout )))) # (!\my_processor|alu_1|Selector29~10_combout  & 
// (!\my_processor|alu_1|Selector29~9_combout  & ((\my_processor|alu_1|Selector28~3_combout ))))

	.dataa(\my_processor|alu_1|Selector29~10_combout ),
	.datab(\my_processor|alu_1|Selector29~9_combout ),
	.datac(\my_processor|alu_1|Add0~6_combout ),
	.datad(\my_processor|alu_1|Selector28~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector28~4 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_1|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector28~5 (
// Equation(s):
// \my_processor|alu_1|Selector28~5_combout  = (\my_processor|mux32_1|start[3].mux0|or_1~0_combout  & ((\my_processor|alu_1|Selector28~4_combout ) # ((\my_regfile|start4[0].trb1|out[3]~64_combout  & \my_processor|alu_1|Selector29~9_combout )))) # 
// (!\my_processor|mux32_1|start[3].mux0|or_1~0_combout  & (\my_processor|alu_1|Selector28~4_combout  & ((\my_regfile|start4[0].trb1|out[3]~64_combout ) # (!\my_processor|alu_1|Selector29~9_combout ))))

	.dataa(\my_processor|mux32_1|start[3].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~64_combout ),
	.datac(\my_processor|alu_1|Selector29~9_combout ),
	.datad(\my_processor|alu_1|Selector28~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector28~5 .lut_mask = 16'hEF80;
defparam \my_processor|alu_1|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \my_processor|mux32_8|start[2].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[2].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [2]))) # 
// (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (\my_processor|alu_1|Selector29~12_combout )))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|mux32_8|start[8].mux0|or_1~4_combout ))))

	.dataa(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datab(\my_processor|alu_1|Selector29~12_combout ),
	.datac(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[2].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[2].mux0|or_1~0 .lut_mask = 16'hF858;
defparam \my_processor|mux32_8|start[2].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \my_processor|mux32_8|start[2].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[2].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|mux32_8|start[2].mux0|or_1~0_combout )))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// ((\my_processor|mux32_8|start[2].mux0|or_1~0_combout  & ((\my_processor|alu_2|Add0~4_combout ))) # (!\my_processor|mux32_8|start[2].mux0|or_1~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|alu_2|Add0~4_combout ),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[2].mux0|or_1~1 .lut_mask = 16'hFC0A;
defparam \my_processor|mux32_8|start[2].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \my_regfile|start2[8].reg32_2|start[2].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[8].reg32_2|start[2].dff1|q~feeder_combout  = \my_processor|mux32_8|start[2].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[2].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[8].reg32_2|start[2].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[2].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[8].reg32_2|start[2].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \my_regfile|start2[8].reg32_2|start[2].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[8].reg32_2|start[2].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[2].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[2].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[2].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~65 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~65_combout  = (\my_regfile|decoder2|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and4~0_combout  & (((\my_regfile|start2[9].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~65 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~68 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~68_combout  = (\my_regfile|decoder2|d6|d1|and4~combout  & (\my_regfile|start2[20].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and4~combout  & (((\my_regfile|start2[18].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~68 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~67 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~67_combout  = (\my_regfile|start2[16].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[17].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[16].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and4~0_combout  & ((\my_regfile|start2[17].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[16].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~67 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~66 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~66_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~66 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~69 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~69_combout  = (\my_regfile|start4[0].trb1|out[2]~65_combout  & (\my_regfile|start4[0].trb1|out[2]~68_combout  & (\my_regfile|start4[0].trb1|out[2]~67_combout  & \my_regfile|start4[0].trb1|out[2]~66_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[2]~65_combout ),
	.datab(\my_regfile|start4[0].trb1|out[2]~68_combout ),
	.datac(\my_regfile|start4[0].trb1|out[2]~67_combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~66_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~69 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \my_regfile|start4[25].trb1|out[2]~0 (
// Equation(s):
// \my_regfile|start4[25].trb1|out[2]~0_combout  = (\my_regfile|start2[25].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )

	.dataa(gnd),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[25].reg32_2|start[2].dff1|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start4[25].trb1|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[25].trb1|out[2]~0 .lut_mask = 16'hF3F3;
defparam \my_regfile|start4[25].trb1|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~70 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~70_combout  = (\my_regfile|start2[28].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[26].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))) # 
// (!\my_regfile|start2[28].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and4~combout  & ((\my_regfile|start2[26].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datac(\my_regfile|start2[26].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~70 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[2]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~71 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~71_combout  = (\my_regfile|start4[25].trb1|out[2]~0_combout  & (\my_regfile|start4[0].trb1|out[2]~70_combout  & ((\my_regfile|start2[24].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.datab(\my_regfile|start4[25].trb1|out[2]~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[2]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~71 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[2]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~72 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~72_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[2].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datab(\my_regfile|decoder2|d4|and6~3_combout ),
	.datac(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datad(\my_regfile|start2[1].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~72 .lut_mask = 16'hFEEE;
defparam \my_regfile|start4[0].trb1|out[2]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~73 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~73_combout  = (\my_regfile|decoder2|d4|d1|and3~combout  & (\my_regfile|start2[5].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and3~combout  & (((\my_regfile|start2[4].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datac(\my_regfile|start2[4].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|start2[5].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~73 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[2]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~74 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~74_combout  = (\my_regfile|start4[0].trb1|out[2]~72_combout  & (\my_regfile|start4[0].trb1|out[2]~73_combout  & ((\my_regfile|start2[2].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|start2[2].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|start4[0].trb1|out[2]~72_combout ),
	.datac(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~74 .lut_mask = 16'h8C00;
defparam \my_regfile|start4[0].trb1|out[2]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~80 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~80_combout  = (\my_regfile|decoder2|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~80 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~81 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~81_combout  = (\my_regfile|start2[29].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[27].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[29].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder2|d7|d1|and3~0_combout  & ((\my_regfile|start2[27].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[29].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datac(\my_regfile|start2[27].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~81 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~78 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~78_combout  = (\my_regfile|decoder2|d6|d2|and1~0_combout  & (\my_regfile|start2[19].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and1~0_combout  & ((\my_regfile|start2[21].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datab(\my_regfile|start2[21].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|start2[19].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~78 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~75 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~75_combout  = (\my_regfile|decoder2|d4|d1|and1~0_combout  & (\my_regfile|start2[7].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and1~0_combout  & ((\my_regfile|start2[6].reg32_2|start[2].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datab(\my_regfile|start2[6].reg32_2|start[2].dff1|q~q ),
	.datac(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datad(\my_regfile|start2[7].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~75 .lut_mask = 16'hCF45;
defparam \my_regfile|start4[0].trb1|out[2]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~76 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~76_combout  = (\my_regfile|decoder2|d5|d2|and1~0_combout  & (\my_regfile|start2[11].reg32_2|start[2].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and1~0_combout  & (((\my_regfile|start2[13].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[11].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|start2[13].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~76 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~77 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~77_combout  = (\my_regfile|start2[15].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))) # 
// (!\my_regfile|start2[15].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~0_combout  & ((\my_regfile|start2[14].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[2].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~77 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~79 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~79_combout  = (\my_regfile|start4[0].trb1|out[2]~78_combout  & (\my_regfile|start4[0].trb1|out[2]~75_combout  & (\my_regfile|start4[0].trb1|out[2]~76_combout  & \my_regfile|start4[0].trb1|out[2]~77_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[2]~78_combout ),
	.datab(\my_regfile|start4[0].trb1|out[2]~75_combout ),
	.datac(\my_regfile|start4[0].trb1|out[2]~76_combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~77_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~79 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~82 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~82_combout  = (\my_regfile|start2[3].reg32_2|start[2].dff1|q~q  & (((\my_regfile|start2[31].reg32_2|start[2].dff1|q~q )) # (!\my_regfile|decoder2|d7|d1|and1~0_combout ))) # 
// (!\my_regfile|start2[3].reg32_2|start[2].dff1|q~q  & (!\my_regfile|decoder2|d4|d2|and1~0_combout  & ((\my_regfile|start2[31].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout ))))

	.dataa(\my_regfile|start2[3].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datac(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datad(\my_regfile|start2[31].reg32_2|start[2].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~82 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~83 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~83_combout  = (\my_regfile|start4[0].trb1|out[2]~82_combout  & ((\my_regfile|start2[30].reg32_2|start[2].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout )))

	.dataa(\my_regfile|start2[30].reg32_2|start[2].dff1|q~q ),
	.datab(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|start4[0].trb1|out[2]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~83 .lut_mask = 16'hBB00;
defparam \my_regfile|start4[0].trb1|out[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~84 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~84_combout  = (\my_regfile|start4[0].trb1|out[2]~80_combout  & (\my_regfile|start4[0].trb1|out[2]~81_combout  & (\my_regfile|start4[0].trb1|out[2]~79_combout  & \my_regfile|start4[0].trb1|out[2]~83_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[2]~80_combout ),
	.datab(\my_regfile|start4[0].trb1|out[2]~81_combout ),
	.datac(\my_regfile|start4[0].trb1|out[2]~79_combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~83_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~84 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[2]~85 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[2]~85_combout  = (\my_regfile|start4[0].trb1|out[2]~69_combout  & (\my_regfile|start4[0].trb1|out[2]~71_combout  & (\my_regfile|start4[0].trb1|out[2]~74_combout  & \my_regfile|start4[0].trb1|out[2]~84_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[2]~69_combout ),
	.datab(\my_regfile|start4[0].trb1|out[2]~71_combout ),
	.datac(\my_regfile|start4[0].trb1|out[2]~74_combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~84_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[2]~85 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
cycloneive_lcell_comb \my_processor|alu_1|Selector29~11 (
// Equation(s):
// \my_processor|alu_1|Selector29~11_combout  = (\my_processor|alu_1|Selector29~9_combout  & ((\my_processor|alu_1|Selector29~10_combout  & ((\my_processor|mux32_1|start[2].mux0|or_1~0_combout ) # (\my_regfile|start4[0].trb1|out[2]~85_combout ))) # 
// (!\my_processor|alu_1|Selector29~10_combout  & (\my_processor|mux32_1|start[2].mux0|or_1~0_combout  & \my_regfile|start4[0].trb1|out[2]~85_combout )))) # (!\my_processor|alu_1|Selector29~9_combout  & (\my_processor|alu_1|Selector29~10_combout ))

	.dataa(\my_processor|alu_1|Selector29~9_combout ),
	.datab(\my_processor|alu_1|Selector29~10_combout ),
	.datac(\my_processor|mux32_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~11 .lut_mask = 16'hECC4;
defparam \my_processor|alu_1|Selector29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \my_processor|alu_1|Selector29~7 (
// Equation(s):
// \my_processor|alu_1|Selector29~7_combout  = (\my_processor|alu_1|Selector29~6_combout  & (\my_processor|alu_1|Selector29~5_combout  & ((\my_processor|alu_1|ShiftLeft0~98_combout )))) # (!\my_processor|alu_1|Selector29~6_combout  & 
// (((\my_processor|alu_1|Add1~4_combout )) # (!\my_processor|alu_1|Selector29~5_combout )))

	.dataa(\my_processor|alu_1|Selector29~6_combout ),
	.datab(\my_processor|alu_1|Selector29~5_combout ),
	.datac(\my_processor|alu_1|Add1~4_combout ),
	.datad(\my_processor|alu_1|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~7 .lut_mask = 16'hD951;
defparam \my_processor|alu_1|Selector29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N26
cycloneive_lcell_comb \my_processor|alu_1|ShiftRight0~104 (
// Equation(s):
// \my_processor|alu_1|ShiftRight0~104_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|start4[0].trb1|out[3]~63_combout  & (\my_regfile|start4[0].trb1|out[3]~53_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (((\my_regfile|start4[0].trb1|out[2]~85_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|start4[0].trb1|out[3]~63_combout ),
	.datac(\my_regfile|start4[0].trb1|out[3]~53_combout ),
	.datad(\my_regfile|start4[0].trb1|out[2]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|ShiftRight0~104 .lut_mask = 16'hD580;
defparam \my_processor|alu_1|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \my_processor|alu_1|Selector29~2 (
// Equation(s):
// \my_processor|alu_1|Selector29~2_combout  = (\my_processor|alu_1|Selector29~1_combout  & ((\my_processor|alu_1|Selector29~0_combout ) # ((\my_processor|alu_1|ShiftRight0~66_combout )))) # (!\my_processor|alu_1|Selector29~1_combout  & 
// (!\my_processor|alu_1|Selector29~0_combout  & (\my_processor|alu_1|ShiftRight0~104_combout )))

	.dataa(\my_processor|alu_1|Selector29~1_combout ),
	.datab(\my_processor|alu_1|Selector29~0_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~104_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~2 .lut_mask = 16'hBA98;
defparam \my_processor|alu_1|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \my_processor|alu_1|Selector29~3 (
// Equation(s):
// \my_processor|alu_1|Selector29~3_combout  = (\my_processor|alu_1|Selector29~0_combout  & ((\my_processor|alu_1|Selector29~2_combout  & (\my_processor|alu_1|ShiftRight0~71_combout )) # (!\my_processor|alu_1|Selector29~2_combout  & 
// ((\my_processor|alu_1|ShiftRight0~105_combout ))))) # (!\my_processor|alu_1|Selector29~0_combout  & (((\my_processor|alu_1|Selector29~2_combout ))))

	.dataa(\my_processor|alu_1|Selector29~0_combout ),
	.datab(\my_processor|alu_1|ShiftRight0~71_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~105_combout ),
	.datad(\my_processor|alu_1|Selector29~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~3 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_1|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \my_processor|alu_1|Selector29~8 (
// Equation(s):
// \my_processor|alu_1|Selector29~8_combout  = (\my_processor|alu_1|Selector29~4_combout  & ((\my_processor|alu_1|Selector29~7_combout  & (\my_processor|alu_1|Selector29~3_combout )) # (!\my_processor|alu_1|Selector29~7_combout  & 
// ((\my_processor|alu_1|ShiftRight0~64_combout ))))) # (!\my_processor|alu_1|Selector29~4_combout  & (\my_processor|alu_1|Selector29~7_combout ))

	.dataa(\my_processor|alu_1|Selector29~4_combout ),
	.datab(\my_processor|alu_1|Selector29~7_combout ),
	.datac(\my_processor|alu_1|Selector29~3_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~8 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_1|Selector29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector29~12 (
// Equation(s):
// \my_processor|alu_1|Selector29~12_combout  = (\my_processor|alu_1|Selector29~9_combout  & (((\my_processor|alu_1|Selector29~11_combout )))) # (!\my_processor|alu_1|Selector29~9_combout  & ((\my_processor|alu_1|Selector29~11_combout  & 
// (\my_processor|alu_1|Add0~4_combout )) # (!\my_processor|alu_1|Selector29~11_combout  & ((\my_processor|alu_1|Selector29~8_combout )))))

	.dataa(\my_processor|alu_1|Add0~4_combout ),
	.datab(\my_processor|alu_1|Selector29~9_combout ),
	.datac(\my_processor|alu_1|Selector29~11_combout ),
	.datad(\my_processor|alu_1|Selector29~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector29~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector29~12 .lut_mask = 16'hE3E0;
defparam \my_processor|alu_1|Selector29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~34 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~34_combout  = (\my_regfile|decoder3|d4|d1|and2~0_combout  & (\my_regfile|start2[6].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[5].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and2~0_combout  & ((\my_regfile|start2[5].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.datab(\my_regfile|start2[5].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[6].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~34 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~36 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~36_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~36 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~37 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~37_combout  = (\my_regfile|decoder3|d5|d1|and4~0_combout  & (\my_regfile|start2[12].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d1|and4~0_combout  & (((\my_regfile|start2[13].reg32_2|start[1].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~0_combout )))

	.dataa(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[1].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~37 .lut_mask = 16'hF351;
defparam \my_regfile|start5[0].trb2|out[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~35 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~35_combout  = (\my_regfile|start2[8].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[7].reg32_2|start[1].dff1|q~q )) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))) # (!\my_regfile|start2[8].reg32_2|start[1].dff1|q~q 
//  & (!\my_regfile|decoder3|d5|d2|and4~0_combout  & ((\my_regfile|start2[7].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.datac(\my_regfile|start2[7].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~35 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~38 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~38_combout  = (\my_regfile|start5[0].trb2|out[1]~34_combout  & (\my_regfile|start5[0].trb2|out[1]~36_combout  & (\my_regfile|start5[0].trb2|out[1]~37_combout  & \my_regfile|start5[0].trb2|out[1]~35_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[1]~34_combout ),
	.datab(\my_regfile|start5[0].trb2|out[1]~36_combout ),
	.datac(\my_regfile|start5[0].trb2|out[1]~37_combout ),
	.datad(\my_regfile|start5[0].trb2|out[1]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~38 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~39 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~39_combout  = (((\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & \my_regfile|start2[16].reg32_2|start[1].dff1|q~q )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_regfile|decoder3|d4|d2|and2~4_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datac(\my_regfile|start2[16].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~39 .lut_mask = 16'hB3FF;
defparam \my_regfile|start5[0].trb2|out[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \my_regfile|start5[17].trb2|out[1]~0 (
// Equation(s):
// \my_regfile|start5[17].trb2|out[1]~0_combout  = (((\my_regfile|start2[17].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~5_combout )) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout )

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datac(\my_regfile|start2[17].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[17].trb2|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[17].trb2|out[1]~0 .lut_mask = 16'hF7FF;
defparam \my_regfile|start5[17].trb2|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \my_regfile|start5[14].trb2|out[1]~0 (
// Equation(s):
// \my_regfile|start5[14].trb2|out[1]~0_combout  = (((\my_regfile|start2[14].reg32_2|start[1].dff1|q~q ) # (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout )) # (!\my_regfile|decoder3|d4|d2|and1~4_combout )) # (!\my_regfile|decoder3|d5|d2|and2~4_combout )

	.dataa(\my_regfile|decoder3|d5|d2|and2~4_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[1].dff1|q~q ),
	.datad(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[14].trb2|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[14].trb2|out[1]~0 .lut_mask = 16'hF7FF;
defparam \my_regfile|start5[14].trb2|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneive_lcell_comb \my_regfile|start5[15].trb2|out[1]~0 (
// Equation(s):
// \my_regfile|start5[15].trb2|out[1]~0_combout  = ((\my_regfile|start2[15].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~4_combout ) # (!\my_regfile|decoder3|d5|d1|and1~4_combout ))) # (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout )

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[15].trb2|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[15].trb2|out[1]~0 .lut_mask = 16'hDFFF;
defparam \my_regfile|start5[15].trb2|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~40 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~40_combout  = (\my_regfile|start5[0].trb2|out[1]~39_combout  & (\my_regfile|start5[17].trb2|out[1]~0_combout  & (\my_regfile|start5[14].trb2|out[1]~0_combout  & \my_regfile|start5[15].trb2|out[1]~0_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[1]~39_combout ),
	.datab(\my_regfile|start5[17].trb2|out[1]~0_combout ),
	.datac(\my_regfile|start5[14].trb2|out[1]~0_combout ),
	.datad(\my_regfile|start5[15].trb2|out[1]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~40 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~42 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~42_combout  = (\my_regfile|decoder3|d6|d1|and4~0_combout  & (\my_regfile|start2[20].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[21].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and4~0_combout  & (((\my_regfile|start2[21].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datab(\my_regfile|start2[20].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[21].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~42 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~41 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~41_combout  = (\my_regfile|start2[18].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d6|d2|and1~5_combout )))) # 
// (!\my_regfile|start2[18].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder3|d6|d2|and2~4_combout  & ((\my_regfile|start2[19].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~5_combout ))))

	.dataa(\my_regfile|start2[18].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~41 .lut_mask = 16'h8ACF;
defparam \my_regfile|start5[0].trb2|out[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~44 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~44_combout  = (\my_regfile|start2[26].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[26].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and2~4_combout  & ((\my_regfile|start2[24].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~44 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~45 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~45_combout  = (\my_regfile|start2[28].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and1~4_combout )))) # 
// (!\my_regfile|start2[28].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and4~0_combout  & ((\my_regfile|start2[27].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and1~4_combout ))))

	.dataa(\my_regfile|start2[28].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|start2[27].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~45 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~43 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~43_combout  = (\my_regfile|start2[22].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[23].reg32_2|start[1].dff1|q~q )) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))) # 
// (!\my_regfile|start2[22].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|start2[22].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.datac(\my_regfile|start2[23].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~43 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~46 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~46_combout  = (\my_regfile|start2[30].reg32_2|start[1].dff1|q~q  & (((\my_regfile|start2[29].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[30].reg32_2|start[1].dff1|q~q  & (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[30].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datac(\my_regfile|start2[29].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~46 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~47 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~47_combout  = (\my_regfile|start5[0].trb2|out[1]~44_combout  & (\my_regfile|start5[0].trb2|out[1]~45_combout  & (\my_regfile|start5[0].trb2|out[1]~43_combout  & \my_regfile|start5[0].trb2|out[1]~46_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[1]~44_combout ),
	.datab(\my_regfile|start5[0].trb2|out[1]~45_combout ),
	.datac(\my_regfile|start5[0].trb2|out[1]~43_combout ),
	.datad(\my_regfile|start5[0].trb2|out[1]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~47 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~48 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~48_combout  = (\my_regfile|start5[0].trb2|out[1]~40_combout  & (\my_regfile|start5[0].trb2|out[1]~42_combout  & (\my_regfile|start5[0].trb2|out[1]~41_combout  & \my_regfile|start5[0].trb2|out[1]~47_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[1]~40_combout ),
	.datab(\my_regfile|start5[0].trb2|out[1]~42_combout ),
	.datac(\my_regfile|start5[0].trb2|out[1]~41_combout ),
	.datad(\my_regfile|start5[0].trb2|out[1]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~48 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \my_regfile|start5[31].trb2|out[1]~1 (
// Equation(s):
// \my_regfile|start5[31].trb2|out[1]~1_combout  = (((\my_regfile|start2[31].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and1~4_combout )) # (!\my_regfile|decoder3|d5|d1|and1~4_combout )) # (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout )

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.datac(\my_regfile|start2[31].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[31].trb2|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[31].trb2|out[1]~1 .lut_mask = 16'hF7FF;
defparam \my_regfile|start5[31].trb2|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~744 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~744_combout  = (\my_regfile|start5[0].trb2|out[1]~33_combout  & (\my_regfile|start5[0].trb2|out[1]~38_combout  & (\my_regfile|start5[0].trb2|out[1]~48_combout  & \my_regfile|start5[31].trb2|out[1]~1_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[1]~33_combout ),
	.datab(\my_regfile|start5[0].trb2|out[1]~38_combout ),
	.datac(\my_regfile|start5[0].trb2|out[1]~48_combout ),
	.datad(\my_regfile|start5[31].trb2|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~744_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~744 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[1]~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~745 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~745_combout  = (\my_regfile|start5[0].trb2|out[1]~744_combout ) # (!\my_regfile|start5[0].trb2|out[0]~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_regfile|start5[0].trb2|out[1]~744_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~745_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~745 .lut_mask = 16'hFF0F;
defparam \my_regfile|start5[0].trb2|out[1]~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_processor|dec_1|d4|d1|and1~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\frediv_1|out_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|start5[0].trb2|out[1]~745_combout ,\my_regfile|start5[0].trb2|out[0]~743_combout }),
	.portaaddr({\my_processor|alu_1|Selector20~4_combout ,\my_processor|alu_1|Selector21~5_combout ,\my_processor|alu_1|Selector22~4_combout ,\my_processor|alu_1|Selector23~4_combout ,\my_processor|alu_1|Selector24~7_combout ,\my_processor|alu_1|Selector25~5_combout ,
\my_processor|alu_1|Selector26~5_combout ,\my_processor|alu_1|Selector27~5_combout ,\my_processor|alu_1|Selector28~5_combout ,\my_processor|alu_1|Selector29~12_combout ,\my_processor|alu_1|Selector30~16_combout ,\my_processor|alu_1|Selector31~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_m4i1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneive_lcell_comb \my_processor|mux32_8|start[1].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[1].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & ((\my_processor|mux32_8|start[1].mux0|or_1~0_combout  & (\my_processor|alu_2|Add0~2_combout )) # 
// (!\my_processor|mux32_8|start[1].mux0|or_1~0_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [1]))))) # (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (((\my_processor|mux32_8|start[1].mux0|or_1~0_combout ))))

	.dataa(\my_processor|alu_2|Add0~2_combout ),
	.datab(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datac(\my_processor|mux32_8|start[1].mux0|or_1~0_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[1].mux0|or_1~1 .lut_mask = 16'hBCB0;
defparam \my_processor|mux32_8|start[1].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N3
dffeas \my_regfile|start2[25].reg32_2|start[1].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[1].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[1].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[1].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[1].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~30 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~30_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & ((\my_regfile|start2[25].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[1].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~30 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~32 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~32_combout  = (\my_regfile|start2[4].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # (!\my_regfile|start2[4].reg32_2|start[1].dff1|q~q 
//  & (!\my_regfile|decoder3|d4|d1|and4~0_combout  & ((\my_regfile|start2[3].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[1].dff1|q~q ),
	.datab(\my_regfile|start2[3].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~32 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~31 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~31_combout  = (\my_regfile|decoder3|d4|d2|and2~5_combout  & (\my_regfile|start2[2].reg32_2|start[1].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[1].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[1].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datab(\my_regfile|start2[1].reg32_2|start[1].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.datad(\my_regfile|start2[2].reg32_2|start[1].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~31 .lut_mask = 16'hCF45;
defparam \my_regfile|start5[0].trb2|out[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[1]~33 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[1]~33_combout  = (\my_regfile|start5[0].trb2|out[1]~30_combout  & (\my_regfile|start5[0].trb2|out[1]~32_combout  & \my_regfile|start5[0].trb2|out[1]~31_combout ))

	.dataa(\my_regfile|start5[0].trb2|out[1]~30_combout ),
	.datab(gnd),
	.datac(\my_regfile|start5[0].trb2|out[1]~32_combout ),
	.datad(\my_regfile|start5[0].trb2|out[1]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[1]~33 .lut_mask = 16'hA000;
defparam \my_regfile|start5[0].trb2|out[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \my_processor|mux32_1|start[1].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_1|start[1].mux0|or_1~0_combout  = (\my_regfile|start5[0].trb2|out[1]~33_combout  & (\my_regfile|start5[31].trb2|out[1]~1_combout  & (\my_regfile|start5[0].trb2|out[1]~48_combout  & \my_regfile|start5[0].trb2|out[1]~38_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[1]~33_combout ),
	.datab(\my_regfile|start5[31].trb2|out[1]~1_combout ),
	.datac(\my_regfile|start5[0].trb2|out[1]~48_combout ),
	.datad(\my_regfile|start5[0].trb2|out[1]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[1].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[1].mux0|or_1~0 .lut_mask = 16'h8000;
defparam \my_processor|mux32_1|start[1].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \my_processor|mux32_1|start[1].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_1|start[1].mux0|or_1~1_combout  = (\my_processor|or_3~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|or_3~2_combout  & (((\my_processor|mux32_1|start[1].mux0|or_1~0_combout ) # 
// (!\my_regfile|start5[0].trb2|out[0]~29_combout ))))

	.dataa(\my_processor|or_3~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\my_regfile|start5[0].trb2|out[0]~29_combout ),
	.datad(\my_processor|mux32_1|start[1].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_1|start[1].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_1|start[1].mux0|or_1~1 .lut_mask = 16'hDD8D;
defparam \my_processor|mux32_1|start[1].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector30~2 (
// Equation(s):
// \my_processor|alu_1|Selector30~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~2 .lut_mask = 16'hF2F2;
defparam \my_processor|alu_1|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \my_processor|alu_1|Selector30~10 (
// Equation(s):
// \my_processor|alu_1|Selector30~10_combout  = (\my_processor|alu_1|Selector30~3_combout  & (((\my_processor|alu_1|Selector30~2_combout ) # (\my_processor|alu_1|ShiftRight0~106_combout )))) # (!\my_processor|alu_1|Selector30~3_combout  & 
// (\my_regfile|start4[0].trb1|out[1]~42_combout  & (!\my_processor|alu_1|Selector30~2_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[1]~42_combout ),
	.datab(\my_processor|alu_1|Selector30~3_combout ),
	.datac(\my_processor|alu_1|Selector30~2_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~106_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~10 .lut_mask = 16'hCEC2;
defparam \my_processor|alu_1|Selector30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \my_processor|alu_1|Selector30~11 (
// Equation(s):
// \my_processor|alu_1|Selector30~11_combout  = (\my_processor|alu_1|Selector30~2_combout  & ((\my_processor|alu_1|Selector30~10_combout  & ((\my_processor|alu_1|ShiftRight0~38_combout ))) # (!\my_processor|alu_1|Selector30~10_combout  & 
// (\my_regfile|start4[0].trb1|out[2]~85_combout )))) # (!\my_processor|alu_1|Selector30~2_combout  & (\my_processor|alu_1|Selector30~10_combout ))

	.dataa(\my_processor|alu_1|Selector30~2_combout ),
	.datab(\my_processor|alu_1|Selector30~10_combout ),
	.datac(\my_regfile|start4[0].trb1|out[2]~85_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~11 .lut_mask = 16'hEC64;
defparam \my_processor|alu_1|Selector30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneive_lcell_comb \my_processor|alu_1|Selector30~12 (
// Equation(s):
// \my_processor|alu_1|Selector30~12_combout  = (\my_processor|alu_1|Selector30~5_combout  & ((\my_processor|alu_1|Selector30~17_combout ) # ((\my_processor|alu_1|ShiftRight0~54_combout )))) # (!\my_processor|alu_1|Selector30~5_combout  & 
// (!\my_processor|alu_1|Selector30~17_combout  & (\my_processor|alu_1|ShiftLeft0~97_combout )))

	.dataa(\my_processor|alu_1|Selector30~5_combout ),
	.datab(\my_processor|alu_1|Selector30~17_combout ),
	.datac(\my_processor|alu_1|ShiftLeft0~97_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~12 .lut_mask = 16'hBA98;
defparam \my_processor|alu_1|Selector30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector30~13 (
// Equation(s):
// \my_processor|alu_1|Selector30~13_combout  = (\my_processor|alu_1|Selector30~4_combout  & (((\my_processor|alu_1|Selector30~12_combout )))) # (!\my_processor|alu_1|Selector30~4_combout  & ((\my_processor|alu_1|Selector30~12_combout  & 
// ((\my_processor|alu_1|ShiftRight0~43_combout ))) # (!\my_processor|alu_1|Selector30~12_combout  & (\my_processor|alu_1|Selector30~11_combout ))))

	.dataa(\my_processor|alu_1|Selector30~11_combout ),
	.datab(\my_processor|alu_1|Selector30~4_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~43_combout ),
	.datad(\my_processor|alu_1|Selector30~12_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~13 .lut_mask = 16'hFC22;
defparam \my_processor|alu_1|Selector30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneive_lcell_comb \my_processor|alu_1|Selector30~14 (
// Equation(s):
// \my_processor|alu_1|Selector30~14_combout  = (\my_processor|alu_1|Selector30~7_combout  & ((\my_processor|alu_1|Selector30~6_combout ) # ((\my_processor|alu_1|Selector30~13_combout )))) # (!\my_processor|alu_1|Selector30~7_combout  & 
// (!\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Add1~2_combout )))

	.dataa(\my_processor|alu_1|Selector30~7_combout ),
	.datab(\my_processor|alu_1|Selector30~6_combout ),
	.datac(\my_processor|alu_1|Add1~2_combout ),
	.datad(\my_processor|alu_1|Selector30~13_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~14 .lut_mask = 16'hBA98;
defparam \my_processor|alu_1|Selector30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneive_lcell_comb \my_processor|alu_1|Selector30~15 (
// Equation(s):
// \my_processor|alu_1|Selector30~15_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_regfile|start4[0].trb1|out[1]~42_combout  & ((\my_processor|mux32_1|start[1].mux0|or_1~1_combout ) # (\my_processor|alu_1|Selector30~14_combout ))) # 
// (!\my_regfile|start4[0].trb1|out[1]~42_combout  & (\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & \my_processor|alu_1|Selector30~14_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & (((\my_processor|alu_1|Selector30~14_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_regfile|start4[0].trb1|out[1]~42_combout ),
	.datac(\my_processor|mux32_1|start[1].mux0|or_1~1_combout ),
	.datad(\my_processor|alu_1|Selector30~14_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~15 .lut_mask = 16'hFD80;
defparam \my_processor|alu_1|Selector30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
cycloneive_lcell_comb \my_processor|alu_1|Selector30~16 (
// Equation(s):
// \my_processor|alu_1|Selector30~16_combout  = (\my_processor|alu_1|Selector30~9_combout  & ((\my_processor|alu_1|Selector30~15_combout ))) # (!\my_processor|alu_1|Selector30~9_combout  & (\my_processor|alu_1|Add0~2_combout ))

	.dataa(\my_processor|alu_1|Add0~2_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_1|Selector30~9_combout ),
	.datad(\my_processor|alu_1|Selector30~15_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector30~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector30~16 .lut_mask = 16'hFA0A;
defparam \my_processor|alu_1|Selector30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneive_lcell_comb \my_processor|mux32_8|start[0].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux32_8|start[0].mux0|or_1~0_combout  = (\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout ))) # 
// (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (\my_processor|alu_1|Selector31~6_combout )))

	.dataa(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datab(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datac(\my_processor|alu_1|Selector31~6_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[0].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[0].mux0|or_1~0 .lut_mask = 16'hEA62;
defparam \my_processor|mux32_8|start[0].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneive_lcell_comb \my_processor|mux32_8|start[0].mux0|or_1~1 (
// Equation(s):
// \my_processor|mux32_8|start[0].mux0|or_1~1_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|mux32_8|start[0].mux0|or_1~0_combout )))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// ((\my_processor|mux32_8|start[0].mux0|or_1~0_combout  & (\my_processor|alu_2|Add0~0_combout )) # (!\my_processor|mux32_8|start[0].mux0|or_1~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\my_processor|alu_2|Add0~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_8|start[0].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[0].mux0|or_1~1 .lut_mask = 16'hFA0C;
defparam \my_processor|mux32_8|start[0].mux0|or_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N31
dffeas \my_regfile|start2[23].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[23].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[23].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[23].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[23].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N9
dffeas \my_regfile|start2[22].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[22].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[22].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[22].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[22].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~0 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~0_combout  = (\my_regfile|start2[23].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[22].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[23].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and1~0_combout  & ((\my_regfile|start2[22].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[23].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.datac(\my_regfile|start2[22].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~0 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N9
dffeas \my_regfile|start2[7].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[7].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[7].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[7].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[7].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \my_regfile|start2[6].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[6].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_8|start[0].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[6].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[6].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N21
dffeas \my_regfile|start2[6].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[6].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[6].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[6].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[6].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[6].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~12 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~12_combout  = (\my_regfile|start2[7].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[6].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and2~combout ))) # (!\my_regfile|start2[7].reg32_2|start[0].dff1|q~q  
// & (!\my_regfile|decoder2|d4|d1|and1~0_combout  & ((\my_regfile|start2[6].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and2~combout ))))

	.dataa(\my_regfile|start2[7].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datac(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datad(\my_regfile|start2[6].reg32_2|start[0].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~12 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N15
dffeas \my_regfile|start2[21].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[21].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[21].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[21].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[21].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \my_regfile|start2[19].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[19].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_8|start[0].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[19].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[19].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N17
dffeas \my_regfile|start2[19].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[19].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[19].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[19].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[19].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[19].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~15 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~15_combout  = (\my_regfile|start2[21].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[19].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d2|and1~0_combout )))) # 
// (!\my_regfile|start2[21].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and3~0_combout  & ((\my_regfile|start2[19].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|start2[19].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datad(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~15 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N30
cycloneive_lcell_comb \my_regfile|start2[15].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[15].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_8|start[0].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[15].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[15].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y25_N31
dffeas \my_regfile|start2[15].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[15].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[15].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[15].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[15].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[15].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N4
cycloneive_lcell_comb \my_regfile|start2[14].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[14].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_8|start[0].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[14].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[14].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y25_N5
dffeas \my_regfile|start2[14].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[14].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[14].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[14].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[14].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[14].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~14 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~14_combout  = (\my_regfile|start2[15].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[14].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d5|d1|and1~0_combout  & ((\my_regfile|start2[14].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.datac(\my_regfile|start2[14].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~14 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N21
dffeas \my_regfile|start2[13].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[13].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[13].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[13].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[13].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N29
dffeas \my_regfile|start2[11].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[11].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[11].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[11].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[11].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~13 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~13_combout  = (\my_regfile|decoder2|d5|d1|and3~0_combout  & (\my_regfile|start2[13].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[11].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and3~0_combout  & (((\my_regfile|start2[11].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.datab(\my_regfile|start2[13].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datad(\my_regfile|start2[11].reg32_2|start[0].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~13 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~16 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~16_combout  = (\my_regfile|start4[0].trb1|out[0]~12_combout  & (\my_regfile|start4[0].trb1|out[0]~15_combout  & (\my_regfile|start4[0].trb1|out[0]~14_combout  & \my_regfile|start4[0].trb1|out[0]~13_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[0]~12_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~15_combout ),
	.datac(\my_regfile|start4[0].trb1|out[0]~14_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~16 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneive_lcell_comb \my_regfile|start2[26].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[26].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_8|start[0].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[26].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[26].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N29
dffeas \my_regfile|start2[26].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[26].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[26].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[26].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[26].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[26].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N2
cycloneive_lcell_comb \my_regfile|start2[28].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[28].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_8|start[0].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[28].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[28].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N3
dffeas \my_regfile|start2[28].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[28].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[28].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[28].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[28].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[28].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~7 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~7_combout  = (\my_regfile|decoder2|d7|d1|and4~combout  & (\my_regfile|start2[28].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[26].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and2~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and4~combout  & ((\my_regfile|start2[26].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and4~combout ),
	.datab(\my_regfile|start2[26].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[28].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~7 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N15
dffeas \my_regfile|start2[2].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[2].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[2].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[2].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[2].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N12
cycloneive_lcell_comb \my_regfile|start2[4].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[4].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_8|start[0].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[4].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[4].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N13
dffeas \my_regfile|start2[4].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[4].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[4].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[4].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[4].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[4].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N3
dffeas \my_regfile|start2[5].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[5].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[5].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[5].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[5].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~9 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~9_combout  = (\my_regfile|decoder2|d4|d1|and3~combout  & (\my_regfile|start2[5].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[4].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and3~combout  & ((\my_regfile|start2[4].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[5].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~9 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N9
dffeas \my_regfile|start2[1].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[1].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[1].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[1].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[1].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~8 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~8_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[0].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~8 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~10 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~10_combout  = (\my_regfile|start4[0].trb1|out[0]~9_combout  & (\my_regfile|start4[0].trb1|out[0]~8_combout  & ((\my_regfile|start2[2].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start2[2].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[0]~9_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~10 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_8|start[0].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N15
dffeas \my_regfile|start2[24].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[24].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[24].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[24].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[24].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[24].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \my_regfile|start2[25].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[25].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_8|start[0].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[25].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[25].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N25
dffeas \my_regfile|start2[25].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[25].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[25].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[25].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[25].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[25].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~6 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~6_combout  = (\my_regfile|start2[24].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|start2[24].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d7|d2|and4~0_combout  & ((\my_regfile|start2[25].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[24].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|start2[25].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datad(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~6 .lut_mask = 16'h8ACF;
defparam \my_regfile|start4[0].trb1|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N1
dffeas \my_regfile|start2[10].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[10].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[10].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[10].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[10].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N10
cycloneive_lcell_comb \my_regfile|start2[12].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[12].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_8|start[0].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[12].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[12].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N11
dffeas \my_regfile|start2[12].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[12].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[12].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[12].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[12].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[12].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~2 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~2_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[10].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|start2[12].reg32_2|start[0].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~2 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneive_lcell_comb \my_regfile|start2[20].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[20].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_8|start[0].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[20].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[20].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N15
dffeas \my_regfile|start2[20].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[20].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[20].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[20].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[20].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[20].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N9
dffeas \my_regfile|start2[18].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[18].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[18].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[18].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[18].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~4 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~4_combout  = (\my_regfile|start2[20].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[18].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout )))) # 
// (!\my_regfile|start2[20].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and4~combout  & ((\my_regfile|start2[18].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and2~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d1|and4~combout ),
	.datac(\my_regfile|start2[18].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~4 .lut_mask = 16'hB0BB;
defparam \my_regfile|start4[0].trb1|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N3
dffeas \my_regfile|start2[16].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[16].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[16].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[16].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[16].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N21
dffeas \my_regfile|start2[17].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[17].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[17].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[17].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[17].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N20
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~3 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~3_combout  = (\my_regfile|decoder2|d6|d2|and4~0_combout  & (\my_regfile|start2[16].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[17].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and4~0_combout  & (((\my_regfile|start2[17].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datab(\my_regfile|start2[16].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[17].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~3 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneive_lcell_comb \my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_8|start[0].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N13
dffeas \my_regfile|start2[8].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[8].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[8].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[8].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[8].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[8].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N13
dffeas \my_regfile|start2[9].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[9].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[9].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[9].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[9].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~1 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~1_combout  = (\my_regfile|start2[8].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[9].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder2|d5|d2|and3~0_combout ))) # (!\my_regfile|start2[8].reg32_2|start[0].dff1|q~q  
// & (!\my_regfile|decoder2|d5|d2|and4~0_combout  & ((\my_regfile|start2[9].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[8].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.datac(\my_regfile|start2[9].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~1 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~5 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~5_combout  = (\my_regfile|start4[0].trb1|out[0]~2_combout  & (\my_regfile|start4[0].trb1|out[0]~4_combout  & (\my_regfile|start4[0].trb1|out[0]~3_combout  & \my_regfile|start4[0].trb1|out[0]~1_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[0]~2_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~4_combout ),
	.datac(\my_regfile|start4[0].trb1|out[0]~3_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~5 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~11 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~11_combout  = (\my_regfile|start4[0].trb1|out[0]~7_combout  & (\my_regfile|start4[0].trb1|out[0]~10_combout  & (\my_regfile|start4[0].trb1|out[0]~6_combout  & \my_regfile|start4[0].trb1|out[0]~5_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[0]~7_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~10_combout ),
	.datac(\my_regfile|start4[0].trb1|out[0]~6_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~11 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N1
dffeas \my_regfile|start2[30].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[30].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[30].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[30].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[30].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N1
dffeas \my_regfile|start2[3].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N3
dffeas \my_regfile|start2[31].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[31].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[31].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[31].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[31].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~18 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~18_combout  = (\my_regfile|decoder2|d4|d2|and1~0_combout  & (\my_regfile|start2[3].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[31].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d2|and1~0_combout  & (((\my_regfile|start2[31].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~18 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N29
dffeas \my_regfile|start2[27].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[27].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[27].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[27].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[27].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneive_lcell_comb \my_regfile|start2[29].reg32_2|start[0].dff1|q~feeder (
// Equation(s):
// \my_regfile|start2[29].reg32_2|start[0].dff1|q~feeder_combout  = \my_processor|mux32_8|start[0].mux0|or_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|mux32_8|start[0].mux0|or_1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|start2[29].reg32_2|start[0].dff1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[0].dff1|q~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|start2[29].reg32_2|start[0].dff1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N3
dffeas \my_regfile|start2[29].reg32_2|start[0].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_regfile|start2[29].reg32_2|start[0].dff1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|start1[29].and1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[29].reg32_2|start[0].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[29].reg32_2|start[0].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[29].reg32_2|start[0].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~17 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~17_combout  = (\my_regfile|decoder2|d7|d2|and1~0_combout  & (\my_regfile|start2[27].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and1~0_combout  & (((\my_regfile|start2[29].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datad(\my_regfile|start2[29].reg32_2|start[0].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~17 .lut_mask = 16'hDD0D;
defparam \my_regfile|start4[0].trb1|out[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~19 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~19_combout  = (\my_regfile|start4[0].trb1|out[0]~18_combout  & (\my_regfile|start4[0].trb1|out[0]~17_combout  & ((\my_regfile|start2[30].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datab(\my_regfile|start2[30].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start4[0].trb1|out[0]~18_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~19 .lut_mask = 16'hD000;
defparam \my_regfile|start4[0].trb1|out[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[0]~20 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[0]~20_combout  = (\my_regfile|start4[0].trb1|out[0]~0_combout  & (\my_regfile|start4[0].trb1|out[0]~16_combout  & (\my_regfile|start4[0].trb1|out[0]~11_combout  & \my_regfile|start4[0].trb1|out[0]~19_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[0]~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~16_combout ),
	.datac(\my_regfile|start4[0].trb1|out[0]~11_combout ),
	.datad(\my_regfile|start4[0].trb1|out[0]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[0]~20 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \my_processor|alu_1|Selector31~4 (
// Equation(s):
// \my_processor|alu_1|Selector31~4_combout  = (\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector30~7_combout  & ((\my_regfile|start4[0].trb1|out[0]~20_combout ) # (\my_processor|mux32_1|start[0].mux0|or_1~0_combout ))) # 
// (!\my_processor|alu_1|Selector30~7_combout  & (\my_regfile|start4[0].trb1|out[0]~20_combout  & \my_processor|mux32_1|start[0].mux0|or_1~0_combout )))) # (!\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Selector30~7_combout ))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|alu_1|Selector30~7_combout ),
	.datac(\my_regfile|start4[0].trb1|out[0]~20_combout ),
	.datad(\my_processor|mux32_1|start[0].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~4 .lut_mask = 16'hECC4;
defparam \my_processor|alu_1|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneive_lcell_comb \my_processor|alu_1|Selector31~0 (
// Equation(s):
// \my_processor|alu_1|Selector31~0_combout  = (\my_processor|alu_1|Selector30~3_combout  & ((\my_processor|alu_1|ShiftRight0~104_combout ) # ((\my_processor|alu_1|Selector30~2_combout )))) # (!\my_processor|alu_1|Selector30~3_combout  & 
// (((\my_regfile|start4[0].trb1|out[0]~20_combout  & !\my_processor|alu_1|Selector30~2_combout ))))

	.dataa(\my_processor|alu_1|ShiftRight0~104_combout ),
	.datab(\my_processor|alu_1|Selector30~3_combout ),
	.datac(\my_regfile|start4[0].trb1|out[0]~20_combout ),
	.datad(\my_processor|alu_1|Selector30~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~0 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_1|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N30
cycloneive_lcell_comb \my_processor|alu_1|Selector31~1 (
// Equation(s):
// \my_processor|alu_1|Selector31~1_combout  = (\my_processor|alu_1|Selector31~0_combout  & (((\my_processor|alu_1|ShiftRight0~15_combout ) # (!\my_processor|alu_1|Selector30~2_combout )))) # (!\my_processor|alu_1|Selector31~0_combout  & 
// (\my_regfile|start4[0].trb1|out[1]~42_combout  & (\my_processor|alu_1|Selector30~2_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[1]~42_combout ),
	.datab(\my_processor|alu_1|Selector31~0_combout ),
	.datac(\my_processor|alu_1|Selector30~2_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~1 .lut_mask = 16'hEC2C;
defparam \my_processor|alu_1|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
cycloneive_lcell_comb \my_processor|alu_1|Selector31~2 (
// Equation(s):
// \my_processor|alu_1|Selector31~2_combout  = (\my_processor|alu_1|Selector30~5_combout  & (((\my_processor|alu_1|Selector30~17_combout ) # (\my_processor|alu_1|ShiftRight0~36_combout )))) # (!\my_processor|alu_1|Selector30~5_combout  & 
// (\my_processor|alu_1|ShiftLeft0~4_combout  & (!\my_processor|alu_1|Selector30~17_combout )))

	.dataa(\my_processor|alu_1|ShiftLeft0~4_combout ),
	.datab(\my_processor|alu_1|Selector30~5_combout ),
	.datac(\my_processor|alu_1|Selector30~17_combout ),
	.datad(\my_processor|alu_1|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~2 .lut_mask = 16'hCEC2;
defparam \my_processor|alu_1|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneive_lcell_comb \my_processor|alu_1|Selector31~3 (
// Equation(s):
// \my_processor|alu_1|Selector31~3_combout  = (\my_processor|alu_1|Selector30~4_combout  & (((\my_processor|alu_1|Selector31~2_combout )))) # (!\my_processor|alu_1|Selector30~4_combout  & ((\my_processor|alu_1|Selector31~2_combout  & 
// ((\my_processor|alu_1|ShiftRight0~22_combout ))) # (!\my_processor|alu_1|Selector31~2_combout  & (\my_processor|alu_1|Selector31~1_combout ))))

	.dataa(\my_processor|alu_1|Selector31~1_combout ),
	.datab(\my_processor|alu_1|Selector30~4_combout ),
	.datac(\my_processor|alu_1|ShiftRight0~22_combout ),
	.datad(\my_processor|alu_1|Selector31~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~3 .lut_mask = 16'hFC22;
defparam \my_processor|alu_1|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneive_lcell_comb \my_processor|alu_1|Selector31~5 (
// Equation(s):
// \my_processor|alu_1|Selector31~5_combout  = (\my_processor|alu_1|Selector30~6_combout  & (\my_processor|alu_1|Selector31~4_combout )) # (!\my_processor|alu_1|Selector30~6_combout  & ((\my_processor|alu_1|Selector31~4_combout  & 
// ((\my_processor|alu_1|Selector31~3_combout ))) # (!\my_processor|alu_1|Selector31~4_combout  & (\my_processor|alu_1|Add1~0_combout ))))

	.dataa(\my_processor|alu_1|Selector30~6_combout ),
	.datab(\my_processor|alu_1|Selector31~4_combout ),
	.datac(\my_processor|alu_1|Add1~0_combout ),
	.datad(\my_processor|alu_1|Selector31~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~5 .lut_mask = 16'hDC98;
defparam \my_processor|alu_1|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
cycloneive_lcell_comb \my_processor|alu_1|Selector31~6 (
// Equation(s):
// \my_processor|alu_1|Selector31~6_combout  = (\my_processor|alu_1|Selector30~9_combout  & ((\my_processor|alu_1|Selector31~5_combout ))) # (!\my_processor|alu_1|Selector30~9_combout  & (\my_processor|alu_1|Add0~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_1|Selector30~9_combout ),
	.datac(\my_processor|alu_1|Add0~0_combout ),
	.datad(\my_processor|alu_1|Selector31~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Selector31~6 .lut_mask = 16'hFC30;
defparam \my_processor|alu_1|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \my_processor|mux32_8|start[8].mux0|or_1~2 (
// Equation(s):
// \my_processor|mux32_8|start[8].mux0|or_1~2_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & ((\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [8])) # 
// (!\my_processor|mux32_8|start[8].mux0|or_1~4_combout  & ((\my_processor|alu_1|Selector23~4_combout ))))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (\my_processor|mux32_8|start[8].mux0|or_1~4_combout ))

	.dataa(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datab(\my_processor|mux32_8|start[8].mux0|or_1~4_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|alu_1|Selector23~4_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[8].mux0|or_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[8].mux0|or_1~2 .lut_mask = 16'hE6C4;
defparam \my_processor|mux32_8|start[8].mux0|or_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \my_processor|mux32_8|start[8].mux0|or_1~3 (
// Equation(s):
// \my_processor|mux32_8|start[8].mux0|or_1~3_combout  = (\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & (((\my_processor|mux32_8|start[8].mux0|or_1~2_combout )))) # (!\my_processor|mux32_8|start[30].mux0|or_1~0_combout  & 
// ((\my_processor|mux32_8|start[8].mux0|or_1~2_combout  & ((\my_processor|alu_2|Add0~16_combout ))) # (!\my_processor|mux32_8|start[8].mux0|or_1~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\my_processor|mux32_8|start[30].mux0|or_1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|alu_2|Add0~16_combout ),
	.datad(\my_processor|mux32_8|start[8].mux0|or_1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux32_8|start[8].mux0|or_1~3 .lut_mask = 16'hFA44;
defparam \my_processor|mux32_8|start[8].mux0|or_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N21
dffeas \my_regfile|start2[3].reg32_2|start[8].dff1|q (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|mux32_8|start[8].mux0|or_1~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|start1[3].and1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|start2[3].reg32_2|start[8].dff1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|start2[3].reg32_2|start[8].dff1|q .is_wysiwyg = "true";
defparam \my_regfile|start2[3].reg32_2|start[8].dff1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~320 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~320_combout  = (\my_regfile|decoder2|d7|d1|and1~0_combout  & (\my_regfile|start2[31].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and1~0_combout  & ((\my_regfile|start2[3].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder2|d4|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and1~0_combout ),
	.datab(\my_regfile|start2[3].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[31].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~320 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[8]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~337 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~337_combout  = (\my_regfile|decoder2|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d6|d1|and2~0_combout  & ((\my_regfile|start2[23].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder2|d6|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[23].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[22].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~337 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[8]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~338 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~338_combout  = (\my_regfile|decoder2|d7|d1|and3~0_combout  & (\my_regfile|start2[29].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[27].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d1|and3~0_combout  & ((\my_regfile|start2[27].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d2|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d7|d1|and3~0_combout ),
	.datab(\my_regfile|start2[27].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[29].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d2|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~338 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[8]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~339 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~339_combout  = (\my_regfile|start4[0].trb1|out[8]~337_combout  & (\my_regfile|start4[0].trb1|out[8]~338_combout  & ((\my_regfile|start2[30].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and2~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[8]~337_combout ),
	.datab(\my_regfile|decoder2|d7|d1|and2~0_combout ),
	.datac(\my_regfile|start2[30].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[8]~338_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~339 .lut_mask = 16'hA200;
defparam \my_regfile|start4[0].trb1|out[8]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~335 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~335_combout  = (\my_regfile|start2[21].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[19].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and1~0_combout ))) # 
// (!\my_regfile|start2[21].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder2|d6|d1|and3~0_combout  & ((\my_regfile|start2[19].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and1~0_combout ))))

	.dataa(\my_regfile|start2[21].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and1~0_combout ),
	.datac(\my_regfile|start2[19].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~335 .lut_mask = 16'hA2F3;
defparam \my_regfile|start4[0].trb1|out[8]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~332 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~332_combout  = (\my_regfile|decoder2|d4|d1|and2~combout  & (\my_regfile|start2[6].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d4|d1|and2~combout  & (((\my_regfile|start2[7].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder2|d4|d1|and1~0_combout )))

	.dataa(\my_regfile|decoder2|d4|d1|and2~combout ),
	.datab(\my_regfile|decoder2|d4|d1|and1~0_combout ),
	.datac(\my_regfile|start2[6].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|start2[7].reg32_2|start[8].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~332 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[8]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~333 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~333_combout  = (\my_regfile|start2[11].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[13].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[11].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder2|d5|d2|and1~0_combout  & ((\my_regfile|start2[13].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[11].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|start2[13].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|decoder2|d5|d2|and1~0_combout ),
	.datad(\my_regfile|decoder2|d5|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~333 .lut_mask = 16'h8CAF;
defparam \my_regfile|start4[0].trb1|out[8]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~334 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~334_combout  = (\my_regfile|decoder2|d5|d1|and2~0_combout  & (\my_regfile|start2[14].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[15].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and1~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d1|and2~0_combout  & ((\my_regfile|start2[15].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d1|and1~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d1|and2~0_combout ),
	.datab(\my_regfile|start2[15].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[14].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d1|and1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~334 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[8]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~336 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~336_combout  = (\my_regfile|start4[0].trb1|out[8]~335_combout  & (\my_regfile|start4[0].trb1|out[8]~332_combout  & (\my_regfile|start4[0].trb1|out[8]~333_combout  & \my_regfile|start4[0].trb1|out[8]~334_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[8]~335_combout ),
	.datab(\my_regfile|start4[0].trb1|out[8]~332_combout ),
	.datac(\my_regfile|start4[0].trb1|out[8]~333_combout ),
	.datad(\my_regfile|start4[0].trb1|out[8]~334_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~336 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[8]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~327 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~327_combout  = (\my_regfile|decoder2|d7|d2|and2~0_combout  & (\my_regfile|start2[26].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d7|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and2~0_combout  & ((\my_regfile|start2[28].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder2|d7|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d7|d2|and2~0_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[26].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d7|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~327 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[8]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~326 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~326_combout  = (\my_regfile|decoder2|d7|d2|and4~0_combout  & (\my_regfile|start2[24].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d7|d2|and4~0_combout  & (((\my_regfile|start2[25].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder2|d7|d2|and3~0_combout )))

	.dataa(\my_regfile|decoder2|d7|d2|and4~0_combout ),
	.datab(\my_regfile|decoder2|d7|d2|and3~0_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|start2[25].reg32_2|start[8].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~326 .lut_mask = 16'hF531;
defparam \my_regfile|start4[0].trb1|out[8]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~328 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~328_combout  = (\my_processor|mux5_2|start[1].mux0|and_1~combout ) # ((\my_regfile|decoder2|d4|and6~3_combout ) # ((\my_processor|mux5_2|start[0].mux0|and_1~combout  & \my_regfile|start2[1].reg32_2|start[8].dff1|q~q )))

	.dataa(\my_processor|mux5_2|start[0].mux0|and_1~combout ),
	.datab(\my_processor|mux5_2|start[1].mux0|and_1~combout ),
	.datac(\my_regfile|start2[1].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d4|and6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~328 .lut_mask = 16'hFFEC;
defparam \my_regfile|start4[0].trb1|out[8]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~329 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~329_combout  = (\my_regfile|start2[4].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout )))) # (!\my_regfile|start2[4].reg32_2|start[8].dff1|q~q  
// & (!\my_regfile|decoder2|d4|d1|and4~combout  & ((\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d4|d1|and3~combout ))))

	.dataa(\my_regfile|start2[4].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder2|d4|d1|and4~combout ),
	.datac(\my_regfile|decoder2|d4|d1|and3~combout ),
	.datad(\my_regfile|start2[5].reg32_2|start[8].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~329 .lut_mask = 16'hBB0B;
defparam \my_regfile|start4[0].trb1|out[8]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~330 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~330_combout  = (\my_regfile|start4[0].trb1|out[8]~328_combout  & (\my_regfile|start4[0].trb1|out[8]~329_combout  & ((\my_regfile|start2[2].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d4|d2|and2~combout ))))

	.dataa(\my_regfile|decoder2|d4|d2|and2~combout ),
	.datab(\my_regfile|start4[0].trb1|out[8]~328_combout ),
	.datac(\my_regfile|start2[2].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|start4[0].trb1|out[8]~329_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~330 .lut_mask = 16'hC400;
defparam \my_regfile|start4[0].trb1|out[8]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~322 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~322_combout  = (\my_regfile|decoder2|d5|d2|and2~0_combout  & (\my_regfile|start2[10].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[12].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d5|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and2~0_combout  & (((\my_regfile|start2[12].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder2|d5|d1|and4~combout )))

	.dataa(\my_regfile|decoder2|d5|d2|and2~0_combout ),
	.datab(\my_regfile|decoder2|d5|d1|and4~combout ),
	.datac(\my_regfile|start2[12].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|start2[10].reg32_2|start[8].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~322 .lut_mask = 16'hF351;
defparam \my_regfile|start4[0].trb1|out[8]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~324 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~324_combout  = (\my_regfile|decoder2|d6|d2|and2~0_combout  & (\my_regfile|start2[18].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[20].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout )))) # 
// (!\my_regfile|decoder2|d6|d2|and2~0_combout  & (((\my_regfile|start2[20].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d6|d1|and4~combout ))))

	.dataa(\my_regfile|decoder2|d6|d2|and2~0_combout ),
	.datab(\my_regfile|start2[18].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[20].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d6|d1|and4~combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~324 .lut_mask = 16'hD0DD;
defparam \my_regfile|start4[0].trb1|out[8]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~321 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~321_combout  = (\my_regfile|decoder2|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[8].dff1|q~q  & ((\my_regfile|start2[9].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d5|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder2|d5|d2|and4~0_combout  & ((\my_regfile|start2[9].reg32_2|start[8].dff1|q~q ) # ((!\my_regfile|decoder2|d5|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder2|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[9].reg32_2|start[8].dff1|q~q ),
	.datac(\my_regfile|start2[8].reg32_2|start[8].dff1|q~q ),
	.datad(\my_regfile|decoder2|d5|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~321 .lut_mask = 16'hC4F5;
defparam \my_regfile|start4[0].trb1|out[8]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~323 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~323_combout  = (\my_regfile|start2[16].reg32_2|start[8].dff1|q~q  & (((\my_regfile|start2[17].reg32_2|start[8].dff1|q~q )) # (!\my_regfile|decoder2|d6|d2|and3~0_combout ))) # 
// (!\my_regfile|start2[16].reg32_2|start[8].dff1|q~q  & (!\my_regfile|decoder2|d6|d2|and4~0_combout  & ((\my_regfile|start2[17].reg32_2|start[8].dff1|q~q ) # (!\my_regfile|decoder2|d6|d2|and3~0_combout ))))

	.dataa(\my_regfile|start2[16].reg32_2|start[8].dff1|q~q ),
	.datab(\my_regfile|decoder2|d6|d2|and3~0_combout ),
	.datac(\my_regfile|decoder2|d6|d2|and4~0_combout ),
	.datad(\my_regfile|start2[17].reg32_2|start[8].dff1|q~q ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~323 .lut_mask = 16'hAF23;
defparam \my_regfile|start4[0].trb1|out[8]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~325 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~325_combout  = (\my_regfile|start4[0].trb1|out[8]~322_combout  & (\my_regfile|start4[0].trb1|out[8]~324_combout  & (\my_regfile|start4[0].trb1|out[8]~321_combout  & \my_regfile|start4[0].trb1|out[8]~323_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[8]~322_combout ),
	.datab(\my_regfile|start4[0].trb1|out[8]~324_combout ),
	.datac(\my_regfile|start4[0].trb1|out[8]~321_combout ),
	.datad(\my_regfile|start4[0].trb1|out[8]~323_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~325 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[8]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~331 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~331_combout  = (\my_regfile|start4[0].trb1|out[8]~327_combout  & (\my_regfile|start4[0].trb1|out[8]~326_combout  & (\my_regfile|start4[0].trb1|out[8]~330_combout  & \my_regfile|start4[0].trb1|out[8]~325_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[8]~327_combout ),
	.datab(\my_regfile|start4[0].trb1|out[8]~326_combout ),
	.datac(\my_regfile|start4[0].trb1|out[8]~330_combout ),
	.datad(\my_regfile|start4[0].trb1|out[8]~325_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~331 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[8]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \my_regfile|start4[0].trb1|out[8]~340 (
// Equation(s):
// \my_regfile|start4[0].trb1|out[8]~340_combout  = (\my_regfile|start4[0].trb1|out[8]~320_combout  & (\my_regfile|start4[0].trb1|out[8]~339_combout  & (\my_regfile|start4[0].trb1|out[8]~336_combout  & \my_regfile|start4[0].trb1|out[8]~331_combout )))

	.dataa(\my_regfile|start4[0].trb1|out[8]~320_combout ),
	.datab(\my_regfile|start4[0].trb1|out[8]~339_combout ),
	.datac(\my_regfile|start4[0].trb1|out[8]~336_combout ),
	.datad(\my_regfile|start4[0].trb1|out[8]~331_combout ),
	.cin(gnd),
	.combout(\my_regfile|start4[0].trb1|out[8]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start4[0].trb1|out[8]~340 .lut_mask = 16'h8000;
defparam \my_regfile|start4[0].trb1|out[8]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \my_processor|alu_1|Equal0~5 (
// Equation(s):
// \my_processor|alu_1|Equal0~5_combout  = (\my_regfile|start4[0].trb1|out[8]~340_combout  & (\my_processor|mux32_1|start[8].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[9].mux0|or_1~0_combout  $ (!\my_regfile|start4[0].trb1|out[9]~298_combout )))) # 
// (!\my_regfile|start4[0].trb1|out[8]~340_combout  & (!\my_processor|mux32_1|start[8].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[9].mux0|or_1~0_combout  $ (!\my_regfile|start4[0].trb1|out[9]~298_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[8]~340_combout ),
	.datab(\my_processor|mux32_1|start[8].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_1|start[9].mux0|or_1~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[9]~298_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~5 .lut_mask = 16'h9009;
defparam \my_processor|alu_1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
cycloneive_lcell_comb \my_processor|alu_1|Equal0~8 (
// Equation(s):
// \my_processor|alu_1|Equal0~8_combout  = (\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[14]~235_combout  & (\my_regfile|start4[0].trb1|out[15]~193_combout  $ (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout 
// )))) # (!\my_processor|mux32_1|start[14].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[14]~235_combout  & (\my_regfile|start4[0].trb1|out[15]~193_combout  $ (!\my_processor|mux32_1|start[15].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_1|start[14].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[14]~235_combout ),
	.datac(\my_regfile|start4[0].trb1|out[15]~193_combout ),
	.datad(\my_processor|mux32_1|start[15].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~8 .lut_mask = 16'h9009;
defparam \my_processor|alu_1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneive_lcell_comb \my_processor|alu_1|Equal0~7 (
// Equation(s):
// \my_processor|alu_1|Equal0~7_combout  = (\my_regfile|start4[0].trb1|out[13]~214_combout  & (\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[12].mux0|or_1~0_combout  $ (!\my_regfile|start4[0].trb1|out[12]~256_combout 
// )))) # (!\my_regfile|start4[0].trb1|out[13]~214_combout  & (!\my_processor|mux32_1|start[13].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[12].mux0|or_1~0_combout  $ (!\my_regfile|start4[0].trb1|out[12]~256_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[13]~214_combout ),
	.datab(\my_processor|mux32_1|start[13].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_1|start[12].mux0|or_1~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[12]~256_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~7 .lut_mask = 16'h9009;
defparam \my_processor|alu_1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \my_processor|alu_1|Equal0~6 (
// Equation(s):
// \my_processor|alu_1|Equal0~6_combout  = (\my_regfile|start4[0].trb1|out[10]~319_combout  & (\my_processor|mux32_1|start[10].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[11].mux0|or_1~0_combout  $ (!\my_regfile|start4[0].trb1|out[11]~277_combout 
// )))) # (!\my_regfile|start4[0].trb1|out[10]~319_combout  & (!\my_processor|mux32_1|start[10].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[11].mux0|or_1~0_combout  $ (!\my_regfile|start4[0].trb1|out[11]~277_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[10]~319_combout ),
	.datab(\my_processor|mux32_1|start[11].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_1|start[10].mux0|or_1~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[11]~277_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~6 .lut_mask = 16'h8421;
defparam \my_processor|alu_1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneive_lcell_comb \my_processor|alu_1|Equal0~9 (
// Equation(s):
// \my_processor|alu_1|Equal0~9_combout  = (\my_processor|alu_1|Equal0~5_combout  & (\my_processor|alu_1|Equal0~8_combout  & (\my_processor|alu_1|Equal0~7_combout  & \my_processor|alu_1|Equal0~6_combout )))

	.dataa(\my_processor|alu_1|Equal0~5_combout ),
	.datab(\my_processor|alu_1|Equal0~8_combout ),
	.datac(\my_processor|alu_1|Equal0~7_combout ),
	.datad(\my_processor|alu_1|Equal0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~9 .lut_mask = 16'h8000;
defparam \my_processor|alu_1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \my_processor|alu_1|Equal0~10 (
// Equation(s):
// \my_processor|alu_1|Equal0~10_combout  = (\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[17]~635_combout  & (\my_processor|mux32_1|start[16].mux0|or_1~0_combout  $ (!\my_regfile|start4[0].trb1|out[16]~677_combout 
// )))) # (!\my_processor|mux32_1|start[17].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[17]~635_combout  & (\my_processor|mux32_1|start[16].mux0|or_1~0_combout  $ (!\my_regfile|start4[0].trb1|out[16]~677_combout ))))

	.dataa(\my_processor|mux32_1|start[17].mux0|or_1~0_combout ),
	.datab(\my_processor|mux32_1|start[16].mux0|or_1~0_combout ),
	.datac(\my_regfile|start4[0].trb1|out[17]~635_combout ),
	.datad(\my_regfile|start4[0].trb1|out[16]~677_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~10 .lut_mask = 16'h8421;
defparam \my_processor|alu_1|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneive_lcell_comb \my_processor|alu_1|Equal0~12 (
// Equation(s):
// \my_processor|alu_1|Equal0~12_combout  = (\my_regfile|start4[0].trb1|out[20]~593_combout  & (\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[21]~551_combout  $ (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout 
// )))) # (!\my_regfile|start4[0].trb1|out[20]~593_combout  & (!\my_processor|mux32_1|start[20].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[21]~551_combout  $ (!\my_processor|mux32_1|start[21].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[20]~593_combout ),
	.datab(\my_regfile|start4[0].trb1|out[21]~551_combout ),
	.datac(\my_processor|mux32_1|start[21].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_1|start[20].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~12 .lut_mask = 16'h8241;
defparam \my_processor|alu_1|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \my_processor|alu_1|Equal0~13 (
// Equation(s):
// \my_processor|alu_1|Equal0~13_combout  = (\my_regfile|start4[0].trb1|out[22]~572_combout  & (\my_processor|mux32_1|start[22].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[23]~530_combout  $ (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout 
// )))) # (!\my_regfile|start4[0].trb1|out[22]~572_combout  & (!\my_processor|mux32_1|start[22].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[23]~530_combout  $ (!\my_processor|mux32_1|start[23].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[22]~572_combout ),
	.datab(\my_regfile|start4[0].trb1|out[23]~530_combout ),
	.datac(\my_processor|mux32_1|start[22].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_1|start[23].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~13 .lut_mask = 16'h8421;
defparam \my_processor|alu_1|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \my_processor|alu_1|Equal0~11 (
// Equation(s):
// \my_processor|alu_1|Equal0~11_combout  = (\my_regfile|start4[0].trb1|out[19]~614_combout  & (\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[18]~678_combout  $ (!\my_processor|mux32_1|start[18].mux0|or_1~0_combout 
// )))) # (!\my_regfile|start4[0].trb1|out[19]~614_combout  & (!\my_processor|mux32_1|start[19].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[18]~678_combout  $ (!\my_processor|mux32_1|start[18].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[19]~614_combout ),
	.datab(\my_regfile|start4[0].trb1|out[18]~678_combout ),
	.datac(\my_processor|mux32_1|start[18].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_1|start[19].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~11 .lut_mask = 16'h8241;
defparam \my_processor|alu_1|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneive_lcell_comb \my_processor|alu_1|Equal0~14 (
// Equation(s):
// \my_processor|alu_1|Equal0~14_combout  = (\my_processor|alu_1|Equal0~10_combout  & (\my_processor|alu_1|Equal0~12_combout  & (\my_processor|alu_1|Equal0~13_combout  & \my_processor|alu_1|Equal0~11_combout )))

	.dataa(\my_processor|alu_1|Equal0~10_combout ),
	.datab(\my_processor|alu_1|Equal0~12_combout ),
	.datac(\my_processor|alu_1|Equal0~13_combout ),
	.datad(\my_processor|alu_1|Equal0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~14 .lut_mask = 16'h8000;
defparam \my_processor|alu_1|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
cycloneive_lcell_comb \my_processor|alu_1|Equal0~2 (
// Equation(s):
// \my_processor|alu_1|Equal0~2_combout  = (\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[4]~172_combout  & (\my_regfile|start4[0].trb1|out[5]~150_combout  $ (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout )))) # 
// (!\my_processor|mux32_1|start[4].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[4]~172_combout  & (\my_regfile|start4[0].trb1|out[5]~150_combout  $ (!\my_processor|mux32_1|start[5].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[4]~172_combout ),
	.datac(\my_regfile|start4[0].trb1|out[5]~150_combout ),
	.datad(\my_processor|mux32_1|start[5].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~2 .lut_mask = 16'h9009;
defparam \my_processor|alu_1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \my_processor|alu_1|Equal0~3 (
// Equation(s):
// \my_processor|alu_1|Equal0~3_combout  = (\my_processor|mux32_1|start[6].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[6]~129_combout  & (\my_regfile|start4[0].trb1|out[7]~107_combout  $ (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout )))) # 
// (!\my_processor|mux32_1|start[6].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[6]~129_combout  & (\my_regfile|start4[0].trb1|out[7]~107_combout  $ (!\my_processor|mux32_1|start[7].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_1|start[6].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[7]~107_combout ),
	.datac(\my_processor|mux32_1|start[7].mux0|or_1~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[6]~129_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~3 .lut_mask = 16'h8241;
defparam \my_processor|alu_1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \my_processor|alu_1|Equal0~1 (
// Equation(s):
// \my_processor|alu_1|Equal0~1_combout  = (\my_regfile|start4[0].trb1|out[2]~85_combout  & (\my_processor|mux32_1|start[2].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[3]~64_combout  $ (!\my_processor|mux32_1|start[3].mux0|or_1~0_combout )))) # 
// (!\my_regfile|start4[0].trb1|out[2]~85_combout  & (!\my_processor|mux32_1|start[2].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[3]~64_combout  $ (!\my_processor|mux32_1|start[3].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[2]~85_combout ),
	.datab(\my_regfile|start4[0].trb1|out[3]~64_combout ),
	.datac(\my_processor|mux32_1|start[3].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_1|start[2].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~1 .lut_mask = 16'h8241;
defparam \my_processor|alu_1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N28
cycloneive_lcell_comb \my_processor|alu_1|Equal0~0 (
// Equation(s):
// \my_processor|alu_1|Equal0~0_combout  = (\my_regfile|start4[0].trb1|out[1]~42_combout  & (\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & (\my_regfile|start4[0].trb1|out[0]~20_combout  $ (!\my_processor|mux32_1|start[0].mux0|or_1~0_combout )))) # 
// (!\my_regfile|start4[0].trb1|out[1]~42_combout  & (!\my_processor|mux32_1|start[1].mux0|or_1~1_combout  & (\my_regfile|start4[0].trb1|out[0]~20_combout  $ (!\my_processor|mux32_1|start[0].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[1]~42_combout ),
	.datab(\my_regfile|start4[0].trb1|out[0]~20_combout ),
	.datac(\my_processor|mux32_1|start[1].mux0|or_1~1_combout ),
	.datad(\my_processor|mux32_1|start[0].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~0 .lut_mask = 16'h8421;
defparam \my_processor|alu_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
cycloneive_lcell_comb \my_processor|alu_1|Equal0~4 (
// Equation(s):
// \my_processor|alu_1|Equal0~4_combout  = (\my_processor|alu_1|Equal0~2_combout  & (\my_processor|alu_1|Equal0~3_combout  & (\my_processor|alu_1|Equal0~1_combout  & \my_processor|alu_1|Equal0~0_combout )))

	.dataa(\my_processor|alu_1|Equal0~2_combout ),
	.datab(\my_processor|alu_1|Equal0~3_combout ),
	.datac(\my_processor|alu_1|Equal0~1_combout ),
	.datad(\my_processor|alu_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~4 .lut_mask = 16'h8000;
defparam \my_processor|alu_1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneive_lcell_comb \my_processor|alu_1|Equal0~15 (
// Equation(s):
// \my_processor|alu_1|Equal0~15_combout  = (\my_regfile|start4[0].trb1|out[25]~382_combout  & (\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[24]~424_combout  $ (!\my_processor|mux32_1|start[24].mux0|or_1~0_combout 
// )))) # (!\my_regfile|start4[0].trb1|out[25]~382_combout  & (!\my_processor|mux32_1|start[25].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[24]~424_combout  $ (!\my_processor|mux32_1|start[24].mux0|or_1~0_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[25]~382_combout ),
	.datab(\my_regfile|start4[0].trb1|out[24]~424_combout ),
	.datac(\my_processor|mux32_1|start[24].mux0|or_1~0_combout ),
	.datad(\my_processor|mux32_1|start[25].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~15 .lut_mask = 16'h8241;
defparam \my_processor|alu_1|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
cycloneive_lcell_comb \my_processor|alu_1|Equal0~18 (
// Equation(s):
// \my_processor|alu_1|Equal0~18_combout  = (\my_regfile|start4[0].trb1|out[31]~445_combout  & (\my_processor|mux32_1|start[31].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[30].mux0|or_1~0_combout  $ (!\my_regfile|start4[0].trb1|out[30]~488_combout 
// )))) # (!\my_regfile|start4[0].trb1|out[31]~445_combout  & (!\my_processor|mux32_1|start[31].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[30].mux0|or_1~0_combout  $ (!\my_regfile|start4[0].trb1|out[30]~488_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[31]~445_combout ),
	.datab(\my_processor|mux32_1|start[31].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_1|start[30].mux0|or_1~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[30]~488_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~18 .lut_mask = 16'h9009;
defparam \my_processor|alu_1|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
cycloneive_lcell_comb \my_processor|alu_1|Equal0~16 (
// Equation(s):
// \my_processor|alu_1|Equal0~16_combout  = (\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & (\my_regfile|start4[0].trb1|out[27]~361_combout  & (\my_regfile|start4[0].trb1|out[26]~403_combout  $ (!\my_processor|mux32_1|start[26].mux0|or_1~0_combout 
// )))) # (!\my_processor|mux32_1|start[27].mux0|or_1~0_combout  & (!\my_regfile|start4[0].trb1|out[27]~361_combout  & (\my_regfile|start4[0].trb1|out[26]~403_combout  $ (!\my_processor|mux32_1|start[26].mux0|or_1~0_combout ))))

	.dataa(\my_processor|mux32_1|start[27].mux0|or_1~0_combout ),
	.datab(\my_regfile|start4[0].trb1|out[26]~403_combout ),
	.datac(\my_regfile|start4[0].trb1|out[27]~361_combout ),
	.datad(\my_processor|mux32_1|start[26].mux0|or_1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~16 .lut_mask = 16'h8421;
defparam \my_processor|alu_1|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N2
cycloneive_lcell_comb \my_processor|alu_1|Equal0~17 (
// Equation(s):
// \my_processor|alu_1|Equal0~17_combout  = (\my_regfile|start4[0].trb1|out[29]~466_combout  & (\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[28].mux0|or_1~0_combout  $ (!\my_regfile|start4[0].trb1|out[28]~509_combout 
// )))) # (!\my_regfile|start4[0].trb1|out[29]~466_combout  & (!\my_processor|mux32_1|start[29].mux0|or_1~0_combout  & (\my_processor|mux32_1|start[28].mux0|or_1~0_combout  $ (!\my_regfile|start4[0].trb1|out[28]~509_combout ))))

	.dataa(\my_regfile|start4[0].trb1|out[29]~466_combout ),
	.datab(\my_processor|mux32_1|start[29].mux0|or_1~0_combout ),
	.datac(\my_processor|mux32_1|start[28].mux0|or_1~0_combout ),
	.datad(\my_regfile|start4[0].trb1|out[28]~509_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~17 .lut_mask = 16'h9009;
defparam \my_processor|alu_1|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
cycloneive_lcell_comb \my_processor|alu_1|Equal0~19 (
// Equation(s):
// \my_processor|alu_1|Equal0~19_combout  = (\my_processor|alu_1|Equal0~15_combout  & (\my_processor|alu_1|Equal0~18_combout  & (\my_processor|alu_1|Equal0~16_combout  & \my_processor|alu_1|Equal0~17_combout )))

	.dataa(\my_processor|alu_1|Equal0~15_combout ),
	.datab(\my_processor|alu_1|Equal0~18_combout ),
	.datac(\my_processor|alu_1|Equal0~16_combout ),
	.datad(\my_processor|alu_1|Equal0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~19 .lut_mask = 16'h8000;
defparam \my_processor|alu_1|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
cycloneive_lcell_comb \my_processor|alu_1|Equal0~20 (
// Equation(s):
// \my_processor|alu_1|Equal0~20_combout  = (\my_processor|alu_1|Equal0~9_combout  & (\my_processor|alu_1|Equal0~14_combout  & (\my_processor|alu_1|Equal0~4_combout  & \my_processor|alu_1|Equal0~19_combout )))

	.dataa(\my_processor|alu_1|Equal0~9_combout ),
	.datab(\my_processor|alu_1|Equal0~14_combout ),
	.datac(\my_processor|alu_1|Equal0~4_combout ),
	.datad(\my_processor|alu_1|Equal0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_1|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_1|Equal0~20 .lut_mask = 16'h8000;
defparam \my_processor|alu_1|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N10
cycloneive_lcell_comb \my_processor|or_~1 (
// Equation(s):
// \my_processor|or_~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_processor|dec_1|d4|and6~combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (((\my_processor|or_~0_combout  & 
// !\my_processor|alu_1|Equal0~20_combout ))))

	.dataa(\my_processor|dec_1|d4|and6~combout ),
	.datab(\my_processor|or_~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|alu_1|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|or_~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|or_~1 .lut_mask = 16'h505C;
defparam \my_processor|or_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N16
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out[21]~59 (
// Equation(s):
// \my_processor|pc_counter1|pc_out[21]~59_combout  = (!\my_processor|or_~1_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|dec_1|d4|d1|and1~0_combout )))

	.dataa(\my_processor|dec_1|d4|d1|and1~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|or_~1_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[21]~59 .lut_mask = 16'h00FD;
defparam \my_processor|pc_counter1|pc_out[21]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N6
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~26 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~26_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (\my_regfile|start5[0].trb2|out[11]~754_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datab(\my_regfile|start5[0].trb2|out[11]~754_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~26 .lut_mask = 16'hFA44;
defparam \my_processor|pc_counter1|pc_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N12
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~27 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~27_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|pc_counter1|pc_out~26_combout  & ((\my_processor|alu_3|Add0~22_combout ))) # (!\my_processor|pc_counter1|pc_out~26_combout  & 
// (\my_processor|alu_2|Add0~22_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out~26_combout ))))

	.dataa(\my_processor|alu_2|Add0~22_combout ),
	.datab(\my_processor|alu_3|Add0~22_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out~26_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~27 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_counter1|pc_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N13
dffeas \my_processor|pc_counter1|pc_out[11] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[11] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N26
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~24 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~24_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|alu_2|Add0~20_combout ) # ((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// (((\my_regfile|start5[0].trb2|out[10]~753_combout  & !\my_processor|pc_counter1|pc_out[21]~3_combout ))))

	.dataa(\my_processor|alu_2|Add0~20_combout ),
	.datab(\my_regfile|start5[0].trb2|out[10]~753_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~24 .lut_mask = 16'hF0AC;
defparam \my_processor|pc_counter1|pc_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y23_N8
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~25 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~25_combout  = (\my_processor|pc_counter1|pc_out~24_combout  & (((\my_processor|alu_3|Add0~20_combout ) # (!\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out~24_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|pc_counter1|pc_out[21]~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|alu_3|Add0~20_combout ),
	.datac(\my_processor|pc_counter1|pc_out~24_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~25 .lut_mask = 16'hCAF0;
defparam \my_processor|pc_counter1|pc_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y23_N9
dffeas \my_processor|pc_counter1|pc_out[10] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[10] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000;
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N10
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~22 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~22_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~3_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9])) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_regfile|start5[0].trb2|out[9]~216_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_regfile|start5[0].trb2|out[9]~216_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~22 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_counter1|pc_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N0
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~23 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~23_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|pc_counter1|pc_out~22_combout  & ((\my_processor|alu_3|Add0~18_combout ))) # (!\my_processor|pc_counter1|pc_out~22_combout  & 
// (\my_processor|alu_2|Add0~18_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out~22_combout ))))

	.dataa(\my_processor|alu_2|Add0~18_combout ),
	.datab(\my_processor|alu_3|Add0~18_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out~22_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~23 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_counter1|pc_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y23_N1
dffeas \my_processor|pc_counter1|pc_out[9] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[9] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N6
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~20 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~20_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out[21]~59_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|alu_2|Add0~16_combout ))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (\my_regfile|start5[0].trb2|out[8]~752_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[8]~752_combout ),
	.datab(\my_processor|alu_2|Add0~16_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~20 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_counter1|pc_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N8
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~21 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~21_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_processor|pc_counter1|pc_out~20_combout  & (\my_processor|alu_3|Add0~16_combout )) # (!\my_processor|pc_counter1|pc_out~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [8]))))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out~20_combout ))))

	.dataa(\my_processor|alu_3|Add0~16_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out~20_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~21 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_counter1|pc_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y23_N9
dffeas \my_processor|pc_counter1|pc_out[8] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[8] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N18
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~18 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~18_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~3_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_regfile|start5[0].trb2|out[7]~751_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|start5[0].trb2|out[7]~751_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~18 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_counter1|pc_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N4
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~19 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~19_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|pc_counter1|pc_out~18_combout  & (\my_processor|alu_3|Add0~14_combout )) # (!\my_processor|pc_counter1|pc_out~18_combout  & 
// ((\my_processor|alu_2|Add0~14_combout ))))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out~18_combout ))))

	.dataa(\my_processor|alu_3|Add0~14_combout ),
	.datab(\my_processor|alu_2|Add0~14_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out~18_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~19 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_counter1|pc_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N5
dffeas \my_processor|pc_counter1|pc_out[7] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[7] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N22
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~16 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~16_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|alu_2|Add0~12_combout ) # ((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// (((\my_regfile|start5[0].trb2|out[6]~750_combout  & !\my_processor|pc_counter1|pc_out[21]~3_combout ))))

	.dataa(\my_processor|alu_2|Add0~12_combout ),
	.datab(\my_regfile|start5[0].trb2|out[6]~750_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~16 .lut_mask = 16'hF0AC;
defparam \my_processor|pc_counter1|pc_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N6
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~17 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~17_combout  = (\my_processor|pc_counter1|pc_out~16_combout  & ((\my_processor|alu_3|Add0~12_combout ) # ((!\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out~16_combout  & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [6] & \my_processor|pc_counter1|pc_out[21]~3_combout ))))

	.dataa(\my_processor|alu_3|Add0~12_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|pc_counter1|pc_out~16_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~17 .lut_mask = 16'hACF0;
defparam \my_processor|pc_counter1|pc_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N7
dffeas \my_processor|pc_counter1|pc_out[6] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[6] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004005001;
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N8
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~14 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~14_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [5]))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (\my_regfile|start5[0].trb2|out[5]~749_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datab(\my_regfile|start5[0].trb2|out[5]~749_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~14 .lut_mask = 16'hFA44;
defparam \my_processor|pc_counter1|pc_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N0
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~15 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~15_combout  = (\my_processor|pc_counter1|pc_out~14_combout  & ((\my_processor|alu_3|Add0~10_combout ) # ((!\my_processor|pc_counter1|pc_out[21]~59_combout )))) # (!\my_processor|pc_counter1|pc_out~14_combout  & 
// (((\my_processor|alu_2|Add0~10_combout  & \my_processor|pc_counter1|pc_out[21]~59_combout ))))

	.dataa(\my_processor|alu_3|Add0~10_combout ),
	.datab(\my_processor|alu_2|Add0~10_combout ),
	.datac(\my_processor|pc_counter1|pc_out~14_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~15 .lut_mask = 16'hACF0;
defparam \my_processor|pc_counter1|pc_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N1
dffeas \my_processor|pc_counter1|pc_out[5] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[5] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~12 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~12_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out[21]~59_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|alu_2|Add0~8_combout ))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (\my_regfile|start5[0].trb2|out[4]~748_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[4]~748_combout ),
	.datab(\my_processor|alu_2|Add0~8_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~12 .lut_mask = 16'hFC0A;
defparam \my_processor|pc_counter1|pc_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~13 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~13_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_processor|pc_counter1|pc_out~12_combout  & ((\my_processor|alu_3|Add0~8_combout ))) # (!\my_processor|pc_counter1|pc_out~12_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [4])))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|alu_3|Add0~8_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datad(\my_processor|pc_counter1|pc_out~12_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~13 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_counter1|pc_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N25
dffeas \my_processor|pc_counter1|pc_out[4] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[4] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038020004E4A;
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N20
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~10 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~10_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~3_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3])) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_regfile|start5[0].trb2|out[3]~747_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_regfile|start5[0].trb2|out[3]~747_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~10 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_counter1|pc_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N30
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~11 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~11_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|pc_counter1|pc_out~10_combout  & ((\my_processor|alu_3|Add0~6_combout ))) # (!\my_processor|pc_counter1|pc_out~10_combout  & 
// (\my_processor|alu_2|Add0~6_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out~10_combout ))))

	.dataa(\my_processor|alu_2|Add0~6_combout ),
	.datab(\my_processor|alu_3|Add0~6_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out~10_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~11 .lut_mask = 16'hCFA0;
defparam \my_processor|pc_counter1|pc_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N31
dffeas \my_processor|pc_counter1|pc_out[3] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[3] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N10
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~8 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~8_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|alu_2|Add0~4_combout ) # ((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// (((\my_regfile|start5[0].trb2|out[2]~746_combout  & !\my_processor|pc_counter1|pc_out[21]~3_combout ))))

	.dataa(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datab(\my_processor|alu_2|Add0~4_combout ),
	.datac(\my_regfile|start5[0].trb2|out[2]~746_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~8 .lut_mask = 16'hAAD8;
defparam \my_processor|pc_counter1|pc_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N2
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~9 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~9_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_processor|pc_counter1|pc_out~8_combout  & ((\my_processor|alu_3|Add0~4_combout ))) # (!\my_processor|pc_counter1|pc_out~8_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [2])))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out~8_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datac(\my_processor|alu_3|Add0~4_combout ),
	.datad(\my_processor|pc_counter1|pc_out~8_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~9 .lut_mask = 16'hF388;
defparam \my_processor|pc_counter1|pc_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N3
dffeas \my_processor|pc_counter1|pc_out[2] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[2] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_counter1|pc_out [11],\my_processor|pc_counter1|pc_out [10],\my_processor|pc_counter1|pc_out [9],\my_processor|pc_counter1|pc_out [8],\my_processor|pc_counter1|pc_out [7],\my_processor|pc_counter1|pc_out [6],\my_processor|pc_counter1|pc_out [5],
\my_processor|pc_counter1|pc_out [4],\my_processor|pc_counter1|pc_out [3],\my_processor|pc_counter1|pc_out [2],\my_processor|pc_counter1|pc_out [1],\my_processor|pc_counter1|pc_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_bs91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B9A0400003;
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N26
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~6 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~6_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// ((\my_processor|pc_counter1|pc_out[21]~3_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_regfile|start5[0].trb2|out[1]~745_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\my_regfile|start5[0].trb2|out[1]~745_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~6 .lut_mask = 16'hFA0C;
defparam \my_processor|pc_counter1|pc_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N0
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~7 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~7_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & ((\my_processor|pc_counter1|pc_out~6_combout  & (\my_processor|alu_3|Add0~2_combout )) # (!\my_processor|pc_counter1|pc_out~6_combout  & 
// ((\my_processor|alu_2|Add0~2_combout ))))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|pc_counter1|pc_out~6_combout ))))

	.dataa(\my_processor|alu_3|Add0~2_combout ),
	.datab(\my_processor|alu_2|Add0~2_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out~6_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~7 .lut_mask = 16'hAFC0;
defparam \my_processor|pc_counter1|pc_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N1
dffeas \my_processor|pc_counter1|pc_out[1] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[1] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N24
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~4 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~4_combout  = (\my_processor|pc_counter1|pc_out[21]~59_combout  & (((\my_processor|alu_2|Add0~0_combout ) # (\my_processor|pc_counter1|pc_out[21]~3_combout )))) # (!\my_processor|pc_counter1|pc_out[21]~59_combout  & 
// (\my_regfile|start5[0].trb2|out[0]~743_combout  & ((!\my_processor|pc_counter1|pc_out[21]~3_combout ))))

	.dataa(\my_regfile|start5[0].trb2|out[0]~743_combout ),
	.datab(\my_processor|alu_2|Add0~0_combout ),
	.datac(\my_processor|pc_counter1|pc_out[21]~59_combout ),
	.datad(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~4 .lut_mask = 16'hF0CA;
defparam \my_processor|pc_counter1|pc_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N28
cycloneive_lcell_comb \my_processor|pc_counter1|pc_out~5 (
// Equation(s):
// \my_processor|pc_counter1|pc_out~5_combout  = (\my_processor|pc_counter1|pc_out[21]~3_combout  & ((\my_processor|pc_counter1|pc_out~4_combout  & ((\my_processor|alu_3|Add0~0_combout ))) # (!\my_processor|pc_counter1|pc_out~4_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [0])))) # (!\my_processor|pc_counter1|pc_out[21]~3_combout  & (((\my_processor|pc_counter1|pc_out~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|pc_counter1|pc_out[21]~3_combout ),
	.datac(\my_processor|alu_3|Add0~0_combout ),
	.datad(\my_processor|pc_counter1|pc_out~4_combout ),
	.cin(gnd),
	.combout(\my_processor|pc_counter1|pc_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out~5 .lut_mask = 16'hF388;
defparam \my_processor|pc_counter1|pc_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N29
dffeas \my_processor|pc_counter1|pc_out[0] (
	.clk(!\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|pc_counter1|pc_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_counter1|pc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_counter1|pc_out[0] .is_wysiwyg = "true";
defparam \my_processor|pc_counter1|pc_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
cycloneive_lcell_comb \my_processor|mux5_1|start[2].mux0|or_1~0 (
// Equation(s):
// \my_processor|mux5_1|start[2].mux0|or_1~0_combout  = (\my_processor|or_1~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [24]) # (!\my_processor|mux5_1|start[0].mux0|or_1~0_combout )))) # (!\my_processor|or_1~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|or_1~combout ),
	.datac(\my_processor|mux5_1|start[0].mux0|or_1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_1|start[2].mux0|or_1~0 .lut_mask = 16'hEE2E;
defparam \my_processor|mux5_1|start[2].mux0|or_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \my_regfile|decoder3|d5|d2|and3~0 (
// Equation(s):
// \my_regfile|decoder3|d5|d2|and3~0_combout  = (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout  & (!\my_processor|mux5_1|start[1].mux0|or_1~0_combout  & \my_regfile|decoder3|d5|d1|and1~4_combout )))

	.dataa(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datab(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datac(\my_processor|mux5_1|start[1].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder3|d5|d2|and3~0 .lut_mask = 16'h0100;
defparam \my_regfile|decoder3|d5|d2|and3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~6 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~6_combout  = (\my_regfile|decoder3|d5|d2|and3~0_combout  & (\my_regfile|start2[9].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[25].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and3~0_combout  & ((\my_regfile|start2[25].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d2|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and3~0_combout ),
	.datab(\my_regfile|start2[25].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[9].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~6 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~7 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~7_combout  = (\my_regfile|decoder3|d4|d2|and2~5_combout  & (\my_regfile|start2[2].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[1].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and3~5_combout )))) # 
// (!\my_regfile|decoder3|d4|d2|and2~5_combout  & ((\my_regfile|start2[1].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d2|and3~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~5_combout ),
	.datab(\my_regfile|start2[1].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[2].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~7 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~8 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~8_combout  = (\my_regfile|decoder3|d4|d1|and4~0_combout  & (\my_regfile|start2[4].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[3].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout )))) # 
// (!\my_regfile|decoder3|d4|d1|and4~0_combout  & (((\my_regfile|start2[3].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d4|d2|and1~6_combout ))))

	.dataa(\my_regfile|decoder3|d4|d1|and4~0_combout ),
	.datab(\my_regfile|start2[4].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[3].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~8 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~9 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~9_combout  = (\my_regfile|start2[5].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[6].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder3|d4|d1|and2~0_combout )))) # (!\my_regfile|start2[5].reg32_2|start[0].dff1|q~q  
// & (!\my_regfile|decoder3|d4|d1|and3~0_combout  & ((\my_regfile|start2[6].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and2~0_combout ))))

	.dataa(\my_regfile|start2[5].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|start2[6].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|decoder3|d4|d1|and3~0_combout ),
	.datad(\my_regfile|decoder3|d4|d1|and2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~9 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~10 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~10_combout  = (\my_regfile|decoder3|d5|d2|and4~0_combout  & (\my_regfile|start2[8].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[7].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and4~0_combout  & (((\my_regfile|start2[7].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d4|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and4~0_combout ),
	.datab(\my_regfile|start2[8].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[7].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~10 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~11 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~11_combout  = (\my_regfile|decoder3|d5|d2|and1~4_combout  & (\my_regfile|start2[11].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[10].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d5|d2|and2~5_combout )))) # 
// (!\my_regfile|decoder3|d5|d2|and1~4_combout  & ((\my_regfile|start2[10].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d2|and2~5_combout ))))

	.dataa(\my_regfile|decoder3|d5|d2|and1~4_combout ),
	.datab(\my_regfile|start2[10].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[11].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d2|and2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~11 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~12 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~12_combout  = (\my_regfile|start2[12].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[13].reg32_2|start[0].dff1|q~q )) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))) # 
// (!\my_regfile|start2[12].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and4~0_combout  & ((\my_regfile|start2[13].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[12].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and3~0_combout ),
	.datac(\my_regfile|start2[13].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d5|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~12 .lut_mask = 16'hA2F3;
defparam \my_regfile|start5[0].trb2|out[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~13 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~13_combout  = (\my_regfile|start5[0].trb2|out[0]~9_combout  & (\my_regfile|start5[0].trb2|out[0]~10_combout  & (\my_regfile|start5[0].trb2|out[0]~11_combout  & \my_regfile|start5[0].trb2|out[0]~12_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~9_combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~10_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~11_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~13 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~14 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~14_combout  = (\my_regfile|start5[0].trb2|out[0]~6_combout  & (\my_regfile|start5[0].trb2|out[0]~7_combout  & (\my_regfile|start5[0].trb2|out[0]~8_combout  & \my_regfile|start5[0].trb2|out[0]~13_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~6_combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~7_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~8_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~14 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \my_regfile|start5[31].trb2|out[0]~0 (
// Equation(s):
// \my_regfile|start5[31].trb2|out[0]~0_combout  = (\my_regfile|start2[31].reg32_2|start[0].dff1|q~q ) # (((!\my_regfile|decoder3|d6|d2|and1~4_combout ) # (!\my_processor|mux5_1|start[2].mux0|or_1~0_combout )) # (!\my_regfile|decoder3|d5|d1|and1~4_combout ))

	.dataa(\my_regfile|start2[31].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder3|d5|d1|and1~4_combout ),
	.datac(\my_processor|mux5_1|start[2].mux0|or_1~0_combout ),
	.datad(\my_regfile|decoder3|d6|d2|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[31].trb2|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[31].trb2|out[0]~0 .lut_mask = 16'hBFFF;
defparam \my_regfile|start5[31].trb2|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N2
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~16 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~16_combout  = (\my_regfile|decoder3|d4|d2|and2~4_combout  & (((!\my_regfile|start2[17].reg32_2|start[0].dff1|q~q  & \my_regfile|decoder3|d4|d2|and1~5_combout )) # (!\my_regfile|start2[16].reg32_2|start[0].dff1|q~q ))) # 
// (!\my_regfile|decoder3|d4|d2|and2~4_combout  & (!\my_regfile|start2[17].reg32_2|start[0].dff1|q~q  & ((\my_regfile|decoder3|d4|d2|and1~5_combout ))))

	.dataa(\my_regfile|decoder3|d4|d2|and2~4_combout ),
	.datab(\my_regfile|start2[17].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[16].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d4|d2|and1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~16 .lut_mask = 16'h3B0A;
defparam \my_regfile|start5[0].trb2|out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~17 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~17_combout  = (!\my_regfile|decoder3|d4|d2|and4~4_combout  & (((!\my_regfile|start5[0].trb2|out[0]~16_combout ) # (!\my_regfile|decoder3|d4|d2|and3~4_combout )) # (!\my_processor|mux5_1|start[4].mux0|or_1~0_combout )))

	.dataa(\my_processor|mux5_1|start[4].mux0|or_1~0_combout ),
	.datab(\my_regfile|decoder3|d4|d2|and3~4_combout ),
	.datac(\my_regfile|decoder3|d4|d2|and4~4_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~17 .lut_mask = 16'h070F;
defparam \my_regfile|start5[0].trb2|out[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~19 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~19_combout  = (\my_regfile|start2[20].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[21].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout )))) # 
// (!\my_regfile|start2[20].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder3|d6|d1|and4~0_combout  & ((\my_regfile|start2[21].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and3~0_combout ))))

	.dataa(\my_regfile|start2[20].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder3|d6|d1|and4~0_combout ),
	.datac(\my_regfile|start2[21].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~19 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~18 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~18_combout  = (\my_regfile|decoder3|d6|d2|and1~5_combout  & (\my_regfile|start2[19].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[18].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout )))) # 
// (!\my_regfile|decoder3|d6|d2|and1~5_combout  & (((\my_regfile|start2[18].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d6|d2|and2~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d2|and1~5_combout ),
	.datab(\my_regfile|start2[19].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[18].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d2|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~18 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N16
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~15 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~15_combout  = (\my_regfile|start2[15].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[14].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder3|d5|d1|and2~4_combout )))) # 
// (!\my_regfile|start2[15].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder3|d5|d1|and1~5_combout  & ((\my_regfile|start2[14].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d5|d1|and2~4_combout ))))

	.dataa(\my_regfile|start2[15].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|start2[14].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|decoder3|d5|d1|and1~5_combout ),
	.datad(\my_regfile|decoder3|d5|d1|and2~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~15 .lut_mask = 16'h8CAF;
defparam \my_regfile|start5[0].trb2|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~20 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~20_combout  = (\my_regfile|start5[0].trb2|out[0]~17_combout  & (\my_regfile|start5[0].trb2|out[0]~19_combout  & (\my_regfile|start5[0].trb2|out[0]~18_combout  & \my_regfile|start5[0].trb2|out[0]~15_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~17_combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~19_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~18_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~20 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~22 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~22_combout  = (\my_regfile|start2[26].reg32_2|start[0].dff1|q~q  & (((\my_regfile|start2[24].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout )))) # 
// (!\my_regfile|start2[26].reg32_2|start[0].dff1|q~q  & (!\my_regfile|decoder3|d7|d2|and2~4_combout  & ((\my_regfile|start2[24].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d7|d2|and4~0_combout ))))

	.dataa(\my_regfile|start2[26].reg32_2|start[0].dff1|q~q ),
	.datab(\my_regfile|decoder3|d7|d2|and2~4_combout ),
	.datac(\my_regfile|start2[24].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d2|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~22 .lut_mask = 16'hB0BB;
defparam \my_regfile|start5[0].trb2|out[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~23 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~23_combout  = (\my_regfile|decoder3|d7|d2|and1~4_combout  & (\my_regfile|start2[27].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[28].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and4~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d2|and1~4_combout  & ((\my_regfile|start2[28].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and4~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d2|and1~4_combout ),
	.datab(\my_regfile|start2[28].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[27].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~23 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~24 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~24_combout  = (\my_regfile|decoder3|d7|d1|and2~4_combout  & (\my_regfile|start2[30].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[29].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d7|d1|and3~0_combout )))) # 
// (!\my_regfile|decoder3|d7|d1|and2~4_combout  & ((\my_regfile|start2[29].reg32_2|start[0].dff1|q~q ) # ((!\my_regfile|decoder3|d7|d1|and3~0_combout ))))

	.dataa(\my_regfile|decoder3|d7|d1|and2~4_combout ),
	.datab(\my_regfile|start2[29].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[30].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d7|d1|and3~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~24 .lut_mask = 16'hC4F5;
defparam \my_regfile|start5[0].trb2|out[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~21 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~21_combout  = (\my_regfile|decoder3|d6|d1|and2~0_combout  & (\my_regfile|start2[22].reg32_2|start[0].dff1|q~q  & ((\my_regfile|start2[23].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout )))) # 
// (!\my_regfile|decoder3|d6|d1|and2~0_combout  & (((\my_regfile|start2[23].reg32_2|start[0].dff1|q~q ) # (!\my_regfile|decoder3|d6|d1|and1~4_combout ))))

	.dataa(\my_regfile|decoder3|d6|d1|and2~0_combout ),
	.datab(\my_regfile|start2[22].reg32_2|start[0].dff1|q~q ),
	.datac(\my_regfile|start2[23].reg32_2|start[0].dff1|q~q ),
	.datad(\my_regfile|decoder3|d6|d1|and1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~21 .lut_mask = 16'hD0DD;
defparam \my_regfile|start5[0].trb2|out[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~25 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~25_combout  = (\my_regfile|start5[0].trb2|out[0]~22_combout  & (\my_regfile|start5[0].trb2|out[0]~23_combout  & (\my_regfile|start5[0].trb2|out[0]~24_combout  & \my_regfile|start5[0].trb2|out[0]~21_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~22_combout ),
	.datab(\my_regfile|start5[0].trb2|out[0]~23_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~24_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~25 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[0]~26 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[0]~26_combout  = (\my_regfile|start5[0].trb2|out[0]~14_combout  & (\my_regfile|start5[31].trb2|out[0]~0_combout  & (\my_regfile|start5[0].trb2|out[0]~20_combout  & \my_regfile|start5[0].trb2|out[0]~25_combout )))

	.dataa(\my_regfile|start5[0].trb2|out[0]~14_combout ),
	.datab(\my_regfile|start5[31].trb2|out[0]~0_combout ),
	.datac(\my_regfile|start5[0].trb2|out[0]~20_combout ),
	.datad(\my_regfile|start5[0].trb2|out[0]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[0]~26 .lut_mask = 16'h8000;
defparam \my_regfile|start5[0].trb2|out[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \my_regfile|start5[0].trb2|out[9]~755 (
// Equation(s):
// \my_regfile|start5[0].trb2|out[9]~755_combout  = (\my_regfile|start5[31].trb2|out[9]~6_combout  & (\my_regfile|start5[0].trb2|out[9]~215_combout  & \my_regfile|start5[0].trb2|out[9]~204_combout ))

	.dataa(\my_regfile|start5[31].trb2|out[9]~6_combout ),
	.datab(\my_regfile|start5[0].trb2|out[9]~215_combout ),
	.datac(gnd),
	.datad(\my_regfile|start5[0].trb2|out[9]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|start5[0].trb2|out[9]~755_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|start5[0].trb2|out[9]~755 .lut_mask = 16'h8800;
defparam \my_regfile|start5[0].trb2|out[9]~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneive_lcell_comb \my_processor|mux5_2|start[3].mux0|and_1~2 (
// Equation(s):
// \my_processor|mux5_2|start[3].mux0|and_1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a [27]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\my_processor|dec_1|d6|d1|and2~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|mux5_2|start[3].mux0|and_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_2|start[3].mux0|and_1~2 .lut_mask = 16'h8CCC;
defparam \my_processor|mux5_2|start[3].mux0|and_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
cycloneive_lcell_comb \my_processor|mux5_2|start[4].mux0|and_1~2 (
// Equation(s):
// \my_processor|mux5_2|start[4].mux0|and_1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (((\my_imem|altsyncram_component|auto_generated|q_a [27]) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # 
// (!\my_processor|dec_1|d6|d1|and2~0_combout )))

	.dataa(\my_processor|dec_1|d6|d1|and2~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|mux5_2|start[4].mux0|and_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mux5_2|start[4].mux0|and_1~2 .lut_mask = 16'hF070;
defparam \my_processor|mux5_2|start[4].mux0|and_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign q_imem[0] = \q_imem[0]~output_o ;

assign q_imem[1] = \q_imem[1]~output_o ;

assign q_imem[2] = \q_imem[2]~output_o ;

assign q_imem[3] = \q_imem[3]~output_o ;

assign q_imem[4] = \q_imem[4]~output_o ;

assign q_imem[5] = \q_imem[5]~output_o ;

assign q_imem[6] = \q_imem[6]~output_o ;

assign q_imem[7] = \q_imem[7]~output_o ;

assign q_imem[8] = \q_imem[8]~output_o ;

assign q_imem[9] = \q_imem[9]~output_o ;

assign q_imem[10] = \q_imem[10]~output_o ;

assign q_imem[11] = \q_imem[11]~output_o ;

assign q_imem[12] = \q_imem[12]~output_o ;

assign q_imem[13] = \q_imem[13]~output_o ;

assign q_imem[14] = \q_imem[14]~output_o ;

assign q_imem[15] = \q_imem[15]~output_o ;

assign q_imem[16] = \q_imem[16]~output_o ;

assign q_imem[17] = \q_imem[17]~output_o ;

assign q_imem[18] = \q_imem[18]~output_o ;

assign q_imem[19] = \q_imem[19]~output_o ;

assign q_imem[20] = \q_imem[20]~output_o ;

assign q_imem[21] = \q_imem[21]~output_o ;

assign q_imem[22] = \q_imem[22]~output_o ;

assign q_imem[23] = \q_imem[23]~output_o ;

assign q_imem[24] = \q_imem[24]~output_o ;

assign q_imem[25] = \q_imem[25]~output_o ;

assign q_imem[26] = \q_imem[26]~output_o ;

assign q_imem[27] = \q_imem[27]~output_o ;

assign q_imem[28] = \q_imem[28]~output_o ;

assign q_imem[29] = \q_imem[29]~output_o ;

assign q_imem[30] = \q_imem[30]~output_o ;

assign q_imem[31] = \q_imem[31]~output_o ;

assign address_dmem[0] = \address_dmem[0]~output_o ;

assign address_dmem[1] = \address_dmem[1]~output_o ;

assign address_dmem[2] = \address_dmem[2]~output_o ;

assign address_dmem[3] = \address_dmem[3]~output_o ;

assign address_dmem[4] = \address_dmem[4]~output_o ;

assign address_dmem[5] = \address_dmem[5]~output_o ;

assign address_dmem[6] = \address_dmem[6]~output_o ;

assign address_dmem[7] = \address_dmem[7]~output_o ;

assign address_dmem[8] = \address_dmem[8]~output_o ;

assign address_dmem[9] = \address_dmem[9]~output_o ;

assign address_dmem[10] = \address_dmem[10]~output_o ;

assign address_dmem[11] = \address_dmem[11]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[8] = \data[8]~output_o ;

assign data[9] = \data[9]~output_o ;

assign data[10] = \data[10]~output_o ;

assign data[11] = \data[11]~output_o ;

assign data[12] = \data[12]~output_o ;

assign data[13] = \data[13]~output_o ;

assign data[14] = \data[14]~output_o ;

assign data[15] = \data[15]~output_o ;

assign data[16] = \data[16]~output_o ;

assign data[17] = \data[17]~output_o ;

assign data[18] = \data[18]~output_o ;

assign data[19] = \data[19]~output_o ;

assign data[20] = \data[20]~output_o ;

assign data[21] = \data[21]~output_o ;

assign data[22] = \data[22]~output_o ;

assign data[23] = \data[23]~output_o ;

assign data[24] = \data[24]~output_o ;

assign data[25] = \data[25]~output_o ;

assign data[26] = \data[26]~output_o ;

assign data[27] = \data[27]~output_o ;

assign data[28] = \data[28]~output_o ;

assign data[29] = \data[29]~output_o ;

assign data[30] = \data[30]~output_o ;

assign data[31] = \data[31]~output_o ;

assign wren = \wren~output_o ;

assign q_dmem[0] = \q_dmem[0]~output_o ;

assign q_dmem[1] = \q_dmem[1]~output_o ;

assign q_dmem[2] = \q_dmem[2]~output_o ;

assign q_dmem[3] = \q_dmem[3]~output_o ;

assign q_dmem[4] = \q_dmem[4]~output_o ;

assign q_dmem[5] = \q_dmem[5]~output_o ;

assign q_dmem[6] = \q_dmem[6]~output_o ;

assign q_dmem[7] = \q_dmem[7]~output_o ;

assign q_dmem[8] = \q_dmem[8]~output_o ;

assign q_dmem[9] = \q_dmem[9]~output_o ;

assign q_dmem[10] = \q_dmem[10]~output_o ;

assign q_dmem[11] = \q_dmem[11]~output_o ;

assign q_dmem[12] = \q_dmem[12]~output_o ;

assign q_dmem[13] = \q_dmem[13]~output_o ;

assign q_dmem[14] = \q_dmem[14]~output_o ;

assign q_dmem[15] = \q_dmem[15]~output_o ;

assign q_dmem[16] = \q_dmem[16]~output_o ;

assign q_dmem[17] = \q_dmem[17]~output_o ;

assign q_dmem[18] = \q_dmem[18]~output_o ;

assign q_dmem[19] = \q_dmem[19]~output_o ;

assign q_dmem[20] = \q_dmem[20]~output_o ;

assign q_dmem[21] = \q_dmem[21]~output_o ;

assign q_dmem[22] = \q_dmem[22]~output_o ;

assign q_dmem[23] = \q_dmem[23]~output_o ;

assign q_dmem[24] = \q_dmem[24]~output_o ;

assign q_dmem[25] = \q_dmem[25]~output_o ;

assign q_dmem[26] = \q_dmem[26]~output_o ;

assign q_dmem[27] = \q_dmem[27]~output_o ;

assign q_dmem[28] = \q_dmem[28]~output_o ;

assign q_dmem[29] = \q_dmem[29]~output_o ;

assign q_dmem[30] = \q_dmem[30]~output_o ;

assign q_dmem[31] = \q_dmem[31]~output_o ;

assign ctrl_writeEnable = \ctrl_writeEnable~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

assign data_readRegA[0] = \data_readRegA[0]~output_o ;

assign data_readRegA[1] = \data_readRegA[1]~output_o ;

assign data_readRegA[2] = \data_readRegA[2]~output_o ;

assign data_readRegA[3] = \data_readRegA[3]~output_o ;

assign data_readRegA[4] = \data_readRegA[4]~output_o ;

assign data_readRegA[5] = \data_readRegA[5]~output_o ;

assign data_readRegA[6] = \data_readRegA[6]~output_o ;

assign data_readRegA[7] = \data_readRegA[7]~output_o ;

assign data_readRegA[8] = \data_readRegA[8]~output_o ;

assign data_readRegA[9] = \data_readRegA[9]~output_o ;

assign data_readRegA[10] = \data_readRegA[10]~output_o ;

assign data_readRegA[11] = \data_readRegA[11]~output_o ;

assign data_readRegA[12] = \data_readRegA[12]~output_o ;

assign data_readRegA[13] = \data_readRegA[13]~output_o ;

assign data_readRegA[14] = \data_readRegA[14]~output_o ;

assign data_readRegA[15] = \data_readRegA[15]~output_o ;

assign data_readRegA[16] = \data_readRegA[16]~output_o ;

assign data_readRegA[17] = \data_readRegA[17]~output_o ;

assign data_readRegA[18] = \data_readRegA[18]~output_o ;

assign data_readRegA[19] = \data_readRegA[19]~output_o ;

assign data_readRegA[20] = \data_readRegA[20]~output_o ;

assign data_readRegA[21] = \data_readRegA[21]~output_o ;

assign data_readRegA[22] = \data_readRegA[22]~output_o ;

assign data_readRegA[23] = \data_readRegA[23]~output_o ;

assign data_readRegA[24] = \data_readRegA[24]~output_o ;

assign data_readRegA[25] = \data_readRegA[25]~output_o ;

assign data_readRegA[26] = \data_readRegA[26]~output_o ;

assign data_readRegA[27] = \data_readRegA[27]~output_o ;

assign data_readRegA[28] = \data_readRegA[28]~output_o ;

assign data_readRegA[29] = \data_readRegA[29]~output_o ;

assign data_readRegA[30] = \data_readRegA[30]~output_o ;

assign data_readRegA[31] = \data_readRegA[31]~output_o ;

assign data_readRegB[0] = \data_readRegB[0]~output_o ;

assign data_readRegB[1] = \data_readRegB[1]~output_o ;

assign data_readRegB[2] = \data_readRegB[2]~output_o ;

assign data_readRegB[3] = \data_readRegB[3]~output_o ;

assign data_readRegB[4] = \data_readRegB[4]~output_o ;

assign data_readRegB[5] = \data_readRegB[5]~output_o ;

assign data_readRegB[6] = \data_readRegB[6]~output_o ;

assign data_readRegB[7] = \data_readRegB[7]~output_o ;

assign data_readRegB[8] = \data_readRegB[8]~output_o ;

assign data_readRegB[9] = \data_readRegB[9]~output_o ;

assign data_readRegB[10] = \data_readRegB[10]~output_o ;

assign data_readRegB[11] = \data_readRegB[11]~output_o ;

assign data_readRegB[12] = \data_readRegB[12]~output_o ;

assign data_readRegB[13] = \data_readRegB[13]~output_o ;

assign data_readRegB[14] = \data_readRegB[14]~output_o ;

assign data_readRegB[15] = \data_readRegB[15]~output_o ;

assign data_readRegB[16] = \data_readRegB[16]~output_o ;

assign data_readRegB[17] = \data_readRegB[17]~output_o ;

assign data_readRegB[18] = \data_readRegB[18]~output_o ;

assign data_readRegB[19] = \data_readRegB[19]~output_o ;

assign data_readRegB[20] = \data_readRegB[20]~output_o ;

assign data_readRegB[21] = \data_readRegB[21]~output_o ;

assign data_readRegB[22] = \data_readRegB[22]~output_o ;

assign data_readRegB[23] = \data_readRegB[23]~output_o ;

assign data_readRegB[24] = \data_readRegB[24]~output_o ;

assign data_readRegB[25] = \data_readRegB[25]~output_o ;

assign data_readRegB[26] = \data_readRegB[26]~output_o ;

assign data_readRegB[27] = \data_readRegB[27]~output_o ;

assign data_readRegB[28] = \data_readRegB[28]~output_o ;

assign data_readRegB[29] = \data_readRegB[29]~output_o ;

assign data_readRegB[30] = \data_readRegB[30]~output_o ;

assign data_readRegB[31] = \data_readRegB[31]~output_o ;

assign reg1[0] = \reg1[0]~output_o ;

assign reg1[1] = \reg1[1]~output_o ;

assign reg1[2] = \reg1[2]~output_o ;

assign reg1[3] = \reg1[3]~output_o ;

assign reg1[4] = \reg1[4]~output_o ;

assign reg1[5] = \reg1[5]~output_o ;

assign reg1[6] = \reg1[6]~output_o ;

assign reg1[7] = \reg1[7]~output_o ;

assign reg1[8] = \reg1[8]~output_o ;

assign reg1[9] = \reg1[9]~output_o ;

assign reg1[10] = \reg1[10]~output_o ;

assign reg1[11] = \reg1[11]~output_o ;

assign reg1[12] = \reg1[12]~output_o ;

assign reg1[13] = \reg1[13]~output_o ;

assign reg1[14] = \reg1[14]~output_o ;

assign reg1[15] = \reg1[15]~output_o ;

assign reg1[16] = \reg1[16]~output_o ;

assign reg1[17] = \reg1[17]~output_o ;

assign reg1[18] = \reg1[18]~output_o ;

assign reg1[19] = \reg1[19]~output_o ;

assign reg1[20] = \reg1[20]~output_o ;

assign reg1[21] = \reg1[21]~output_o ;

assign reg1[22] = \reg1[22]~output_o ;

assign reg1[23] = \reg1[23]~output_o ;

assign reg1[24] = \reg1[24]~output_o ;

assign reg1[25] = \reg1[25]~output_o ;

assign reg1[26] = \reg1[26]~output_o ;

assign reg1[27] = \reg1[27]~output_o ;

assign reg1[28] = \reg1[28]~output_o ;

assign reg1[29] = \reg1[29]~output_o ;

assign reg1[30] = \reg1[30]~output_o ;

assign reg1[31] = \reg1[31]~output_o ;

assign reg2[0] = \reg2[0]~output_o ;

assign reg2[1] = \reg2[1]~output_o ;

assign reg2[2] = \reg2[2]~output_o ;

assign reg2[3] = \reg2[3]~output_o ;

assign reg2[4] = \reg2[4]~output_o ;

assign reg2[5] = \reg2[5]~output_o ;

assign reg2[6] = \reg2[6]~output_o ;

assign reg2[7] = \reg2[7]~output_o ;

assign reg2[8] = \reg2[8]~output_o ;

assign reg2[9] = \reg2[9]~output_o ;

assign reg2[10] = \reg2[10]~output_o ;

assign reg2[11] = \reg2[11]~output_o ;

assign reg2[12] = \reg2[12]~output_o ;

assign reg2[13] = \reg2[13]~output_o ;

assign reg2[14] = \reg2[14]~output_o ;

assign reg2[15] = \reg2[15]~output_o ;

assign reg2[16] = \reg2[16]~output_o ;

assign reg2[17] = \reg2[17]~output_o ;

assign reg2[18] = \reg2[18]~output_o ;

assign reg2[19] = \reg2[19]~output_o ;

assign reg2[20] = \reg2[20]~output_o ;

assign reg2[21] = \reg2[21]~output_o ;

assign reg2[22] = \reg2[22]~output_o ;

assign reg2[23] = \reg2[23]~output_o ;

assign reg2[24] = \reg2[24]~output_o ;

assign reg2[25] = \reg2[25]~output_o ;

assign reg2[26] = \reg2[26]~output_o ;

assign reg2[27] = \reg2[27]~output_o ;

assign reg2[28] = \reg2[28]~output_o ;

assign reg2[29] = \reg2[29]~output_o ;

assign reg2[30] = \reg2[30]~output_o ;

assign reg2[31] = \reg2[31]~output_o ;

assign reg3[0] = \reg3[0]~output_o ;

assign reg3[1] = \reg3[1]~output_o ;

assign reg3[2] = \reg3[2]~output_o ;

assign reg3[3] = \reg3[3]~output_o ;

assign reg3[4] = \reg3[4]~output_o ;

assign reg3[5] = \reg3[5]~output_o ;

assign reg3[6] = \reg3[6]~output_o ;

assign reg3[7] = \reg3[7]~output_o ;

assign reg3[8] = \reg3[8]~output_o ;

assign reg3[9] = \reg3[9]~output_o ;

assign reg3[10] = \reg3[10]~output_o ;

assign reg3[11] = \reg3[11]~output_o ;

assign reg3[12] = \reg3[12]~output_o ;

assign reg3[13] = \reg3[13]~output_o ;

assign reg3[14] = \reg3[14]~output_o ;

assign reg3[15] = \reg3[15]~output_o ;

assign reg3[16] = \reg3[16]~output_o ;

assign reg3[17] = \reg3[17]~output_o ;

assign reg3[18] = \reg3[18]~output_o ;

assign reg3[19] = \reg3[19]~output_o ;

assign reg3[20] = \reg3[20]~output_o ;

assign reg3[21] = \reg3[21]~output_o ;

assign reg3[22] = \reg3[22]~output_o ;

assign reg3[23] = \reg3[23]~output_o ;

assign reg3[24] = \reg3[24]~output_o ;

assign reg3[25] = \reg3[25]~output_o ;

assign reg3[26] = \reg3[26]~output_o ;

assign reg3[27] = \reg3[27]~output_o ;

assign reg3[28] = \reg3[28]~output_o ;

assign reg3[29] = \reg3[29]~output_o ;

assign reg3[30] = \reg3[30]~output_o ;

assign reg3[31] = \reg3[31]~output_o ;

assign reg4[0] = \reg4[0]~output_o ;

assign reg4[1] = \reg4[1]~output_o ;

assign reg4[2] = \reg4[2]~output_o ;

assign reg4[3] = \reg4[3]~output_o ;

assign reg4[4] = \reg4[4]~output_o ;

assign reg4[5] = \reg4[5]~output_o ;

assign reg4[6] = \reg4[6]~output_o ;

assign reg4[7] = \reg4[7]~output_o ;

assign reg4[8] = \reg4[8]~output_o ;

assign reg4[9] = \reg4[9]~output_o ;

assign reg4[10] = \reg4[10]~output_o ;

assign reg4[11] = \reg4[11]~output_o ;

assign reg4[12] = \reg4[12]~output_o ;

assign reg4[13] = \reg4[13]~output_o ;

assign reg4[14] = \reg4[14]~output_o ;

assign reg4[15] = \reg4[15]~output_o ;

assign reg4[16] = \reg4[16]~output_o ;

assign reg4[17] = \reg4[17]~output_o ;

assign reg4[18] = \reg4[18]~output_o ;

assign reg4[19] = \reg4[19]~output_o ;

assign reg4[20] = \reg4[20]~output_o ;

assign reg4[21] = \reg4[21]~output_o ;

assign reg4[22] = \reg4[22]~output_o ;

assign reg4[23] = \reg4[23]~output_o ;

assign reg4[24] = \reg4[24]~output_o ;

assign reg4[25] = \reg4[25]~output_o ;

assign reg4[26] = \reg4[26]~output_o ;

assign reg4[27] = \reg4[27]~output_o ;

assign reg4[28] = \reg4[28]~output_o ;

assign reg4[29] = \reg4[29]~output_o ;

assign reg4[30] = \reg4[30]~output_o ;

assign reg4[31] = \reg4[31]~output_o ;

assign reg5[0] = \reg5[0]~output_o ;

assign reg5[1] = \reg5[1]~output_o ;

assign reg5[2] = \reg5[2]~output_o ;

assign reg5[3] = \reg5[3]~output_o ;

assign reg5[4] = \reg5[4]~output_o ;

assign reg5[5] = \reg5[5]~output_o ;

assign reg5[6] = \reg5[6]~output_o ;

assign reg5[7] = \reg5[7]~output_o ;

assign reg5[8] = \reg5[8]~output_o ;

assign reg5[9] = \reg5[9]~output_o ;

assign reg5[10] = \reg5[10]~output_o ;

assign reg5[11] = \reg5[11]~output_o ;

assign reg5[12] = \reg5[12]~output_o ;

assign reg5[13] = \reg5[13]~output_o ;

assign reg5[14] = \reg5[14]~output_o ;

assign reg5[15] = \reg5[15]~output_o ;

assign reg5[16] = \reg5[16]~output_o ;

assign reg5[17] = \reg5[17]~output_o ;

assign reg5[18] = \reg5[18]~output_o ;

assign reg5[19] = \reg5[19]~output_o ;

assign reg5[20] = \reg5[20]~output_o ;

assign reg5[21] = \reg5[21]~output_o ;

assign reg5[22] = \reg5[22]~output_o ;

assign reg5[23] = \reg5[23]~output_o ;

assign reg5[24] = \reg5[24]~output_o ;

assign reg5[25] = \reg5[25]~output_o ;

assign reg5[26] = \reg5[26]~output_o ;

assign reg5[27] = \reg5[27]~output_o ;

assign reg5[28] = \reg5[28]~output_o ;

assign reg5[29] = \reg5[29]~output_o ;

assign reg5[30] = \reg5[30]~output_o ;

assign reg5[31] = \reg5[31]~output_o ;

assign reg6[0] = \reg6[0]~output_o ;

assign reg6[1] = \reg6[1]~output_o ;

assign reg6[2] = \reg6[2]~output_o ;

assign reg6[3] = \reg6[3]~output_o ;

assign reg6[4] = \reg6[4]~output_o ;

assign reg6[5] = \reg6[5]~output_o ;

assign reg6[6] = \reg6[6]~output_o ;

assign reg6[7] = \reg6[7]~output_o ;

assign reg6[8] = \reg6[8]~output_o ;

assign reg6[9] = \reg6[9]~output_o ;

assign reg6[10] = \reg6[10]~output_o ;

assign reg6[11] = \reg6[11]~output_o ;

assign reg6[12] = \reg6[12]~output_o ;

assign reg6[13] = \reg6[13]~output_o ;

assign reg6[14] = \reg6[14]~output_o ;

assign reg6[15] = \reg6[15]~output_o ;

assign reg6[16] = \reg6[16]~output_o ;

assign reg6[17] = \reg6[17]~output_o ;

assign reg6[18] = \reg6[18]~output_o ;

assign reg6[19] = \reg6[19]~output_o ;

assign reg6[20] = \reg6[20]~output_o ;

assign reg6[21] = \reg6[21]~output_o ;

assign reg6[22] = \reg6[22]~output_o ;

assign reg6[23] = \reg6[23]~output_o ;

assign reg6[24] = \reg6[24]~output_o ;

assign reg6[25] = \reg6[25]~output_o ;

assign reg6[26] = \reg6[26]~output_o ;

assign reg6[27] = \reg6[27]~output_o ;

assign reg6[28] = \reg6[28]~output_o ;

assign reg6[29] = \reg6[29]~output_o ;

assign reg6[30] = \reg6[30]~output_o ;

assign reg6[31] = \reg6[31]~output_o ;

assign reg7[0] = \reg7[0]~output_o ;

assign reg7[1] = \reg7[1]~output_o ;

assign reg7[2] = \reg7[2]~output_o ;

assign reg7[3] = \reg7[3]~output_o ;

assign reg7[4] = \reg7[4]~output_o ;

assign reg7[5] = \reg7[5]~output_o ;

assign reg7[6] = \reg7[6]~output_o ;

assign reg7[7] = \reg7[7]~output_o ;

assign reg7[8] = \reg7[8]~output_o ;

assign reg7[9] = \reg7[9]~output_o ;

assign reg7[10] = \reg7[10]~output_o ;

assign reg7[11] = \reg7[11]~output_o ;

assign reg7[12] = \reg7[12]~output_o ;

assign reg7[13] = \reg7[13]~output_o ;

assign reg7[14] = \reg7[14]~output_o ;

assign reg7[15] = \reg7[15]~output_o ;

assign reg7[16] = \reg7[16]~output_o ;

assign reg7[17] = \reg7[17]~output_o ;

assign reg7[18] = \reg7[18]~output_o ;

assign reg7[19] = \reg7[19]~output_o ;

assign reg7[20] = \reg7[20]~output_o ;

assign reg7[21] = \reg7[21]~output_o ;

assign reg7[22] = \reg7[22]~output_o ;

assign reg7[23] = \reg7[23]~output_o ;

assign reg7[24] = \reg7[24]~output_o ;

assign reg7[25] = \reg7[25]~output_o ;

assign reg7[26] = \reg7[26]~output_o ;

assign reg7[27] = \reg7[27]~output_o ;

assign reg7[28] = \reg7[28]~output_o ;

assign reg7[29] = \reg7[29]~output_o ;

assign reg7[30] = \reg7[30]~output_o ;

assign reg7[31] = \reg7[31]~output_o ;

assign reg31[0] = \reg31[0]~output_o ;

assign reg31[1] = \reg31[1]~output_o ;

assign reg31[2] = \reg31[2]~output_o ;

assign reg31[3] = \reg31[3]~output_o ;

assign reg31[4] = \reg31[4]~output_o ;

assign reg31[5] = \reg31[5]~output_o ;

assign reg31[6] = \reg31[6]~output_o ;

assign reg31[7] = \reg31[7]~output_o ;

assign reg31[8] = \reg31[8]~output_o ;

assign reg31[9] = \reg31[9]~output_o ;

assign reg31[10] = \reg31[10]~output_o ;

assign reg31[11] = \reg31[11]~output_o ;

assign reg31[12] = \reg31[12]~output_o ;

assign reg31[13] = \reg31[13]~output_o ;

assign reg31[14] = \reg31[14]~output_o ;

assign reg31[15] = \reg31[15]~output_o ;

assign reg31[16] = \reg31[16]~output_o ;

assign reg31[17] = \reg31[17]~output_o ;

assign reg31[18] = \reg31[18]~output_o ;

assign reg31[19] = \reg31[19]~output_o ;

assign reg31[20] = \reg31[20]~output_o ;

assign reg31[21] = \reg31[21]~output_o ;

assign reg31[22] = \reg31[22]~output_o ;

assign reg31[23] = \reg31[23]~output_o ;

assign reg31[24] = \reg31[24]~output_o ;

assign reg31[25] = \reg31[25]~output_o ;

assign reg31[26] = \reg31[26]~output_o ;

assign reg31[27] = \reg31[27]~output_o ;

assign reg31[28] = \reg31[28]~output_o ;

assign reg31[29] = \reg31[29]~output_o ;

assign reg31[30] = \reg31[30]~output_o ;

assign reg31[31] = \reg31[31]~output_o ;

endmodule
