#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Nov  4 21:03:00 2024
# Process ID: 24340
# Current directory: F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.runs/synth_1
# Command line: vivado.exe -log ADC_CONTROL_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADC_CONTROL_TOP.tcl
# Log file: F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.runs/synth_1/ADC_CONTROL_TOP.vds
# Journal file: F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.runs/synth_1\vivado.jou
# Running On        :DESKTOP-DNC9NIR
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34112 MB
# Swap memory       :5100 MB
# Total Virtual     :39212 MB
# Available Virtual :16171 MB
#-----------------------------------------------------------
source ADC_CONTROL_TOP.tcl -notrace
Command: synth_design -top ADC_CONTROL_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23624
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1380.066 ; gain = 446.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADC_CONTROL_TOP' [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/ADC_CONTROL_TOP.vhd:52]
INFO: [Synth 8-3491] module 'adc_control' declared at 'F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/adc_control.vhd:34' bound to instance 'adc_ctrl1' of component 'adc_control' [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/ADC_CONTROL_TOP.vhd:203]
INFO: [Synth 8-638] synthesizing module 'adc_control' [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/adc_control.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'adc_control' (0#1) [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/adc_control.vhd:71]
	Parameter NR_OF_CLKs bound to: 16 - type: integer 
	Parameter HIGH_TIME bound to: 20 - type: integer 
	Parameter LOW_TIME bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'pulse_gen_width_modulator_inverted' declared at 'F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/pulse_gen_width_modulator_invert.vhd:35' bound to instance 'pulse_gen_1_SDACLK' of component 'pulse_gen_width_modulator_inverted' [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/ADC_CONTROL_TOP.vhd:235]
INFO: [Synth 8-638] synthesizing module 'pulse_gen_width_modulator_inverted' [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/pulse_gen_width_modulator_invert.vhd:49]
	Parameter NR_OF_CLKs bound to: 16 - type: integer 
	Parameter HIGH_TIME bound to: 20 - type: integer 
	Parameter LOW_TIME bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pulse_gen_width_modulator_inverted' (0#1) [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/pulse_gen_width_modulator_invert.vhd:49]
	Parameter NR_OF_CLKs bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'pulse_train_gen' declared at 'F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/pulse_train_gen.vhd:35' bound to instance 'pulse_gen_2_35ns_CNV' of component 'pulse_train_gen' [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/ADC_CONTROL_TOP.vhd:248]
INFO: [Synth 8-638] synthesizing module 'pulse_train_gen' [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/pulse_train_gen.vhd:50]
	Parameter NR_OF_CLKs bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pulse_train_gen' (0#1) [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/pulse_train_gen.vhd:50]
	Parameter NR_OF_CLKs bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pulse_train_gen' declared at 'F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/pulse_train_gen.vhd:35' bound to instance 'pulse_gen_3_45ns_DCN' of component 'pulse_train_gen' [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/ADC_CONTROL_TOP.vhd:262]
INFO: [Synth 8-638] synthesizing module 'pulse_train_gen__parameterized1' [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/pulse_train_gen.vhd:50]
	Parameter NR_OF_CLKs bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pulse_train_gen__parameterized1' (0#1) [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/pulse_train_gen.vhd:50]
	Parameter NR_OF_CLKs bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pulse_train_gen' declared at 'F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/pulse_train_gen.vhd:35' bound to instance 'pulse_gen_4_45ns_DSC' of component 'pulse_train_gen' [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/ADC_CONTROL_TOP.vhd:276]
INFO: [Synth 8-637] synthesizing blackbox instance 'master_of_clk' of component 'clk_wiz_0' [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/ADC_CONTROL_TOP.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'ADC_CONTROL_TOP' (0#1) [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/ADC_CONTROL_TOP.vhd:52]
WARNING: [Synth 8-7129] Port PULSE_COMPLETE_PULSEGEN_1_TO_ADC_CONTROL_IN in module adc_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port PULSE_PULSE_OUT_PULSEGEN_2_TO_ADC_CONTROL_IN in module adc_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port PULSE_PULSE_OUT_PULSEGEN_3_TO_ADC_CONTROL_IN in module adc_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port PULSE_PULSE_OUT_PULSEGEN_4_TO_ADC_CONTROL_IN in module adc_control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1493.641 ; gain = 559.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1493.641 ; gain = 559.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1493.641 ; gain = 559.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1493.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'EXT_TEST_ACQUIRE_START'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'EXT_TEST_ACQUIRE_START'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[15]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[14]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[13]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[12]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[11]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[10]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[9]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[8]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[7]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[6]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[5]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[4]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[3]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[2]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[1]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[0]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[7]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[6]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[5]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[4]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[3]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[2]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[1]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[0]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[8]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[9]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[10]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[11]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[12]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[13]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[14]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[15]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[15]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:189]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[14]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:190]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[13]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[12]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[11]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:193]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[10]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[9]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[8]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:196]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[7]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[6]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[5]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:199]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[4]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[3]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[2]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[1]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'EXT_LEDS_DATA_FROM_ADC_CONTROL[0]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc:204]
Finished Parsing XDC File [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ADC_CONTROL_TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_CONTROL_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_CONTROL_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1598.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_adc_reg' in module 'adc_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 acquire |                               01 |                               01
                get_data |                               10 |                               10
                   latch |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_adc_reg' using encoding 'sequential' in module 'adc_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN in module ADC_CONTROL_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXT_EXT_SDA_POS_ADC_B_TO_ADC_CONTROL_IN in module ADC_CONTROL_TOP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |     8|
|3     |LUT1           |     2|
|4     |LUT2           |     9|
|5     |LUT3           |     6|
|6     |LUT4           |    19|
|7     |LUT5           |    10|
|8     |LUT6           |     5|
|9     |FDCE           |    11|
|10    |FDRE           |    54|
|11    |IBUF           |     1|
|12    |OBUF           |     3|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.859 ; gain = 664.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1598.859 ; gain = 559.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1598.859 ; gain = 664.887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1598.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a35ae7d1
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1598.859 ; gain = 1068.355
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1598.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlFinal/ADCControlFinal.runs/synth_1/ADC_CONTROL_TOP.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ADC_CONTROL_TOP_utilization_synth.rpt -pb ADC_CONTROL_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 21:03:25 2024...
