OpenROAD 4174c3ad802d2ac1d04d387d2c4b883903f6647e 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/gpio_control_block/runs/RUN_27/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openlane/designs/gpio_control_block/runs/RUN_27/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/gpio_control_block/runs/RUN_27/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/gpio_control_block/gpio_control_block_20_.io.def
[INFO ODB-0128] Design: gpio_control_block
[INFO ODB-0130]     Created 43 pins.
[INFO ODB-0131]     Created 114 components and 800 component-terminals.
[INFO ODB-0133]     Created 150 nets and 346 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/gpio_control_block/gpio_control_block_20_.io.def
[INFO ODB-0222] Reading LEF file: /openlane/designs/gpio_control_block/runs/RUN_27/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openlane/designs/gpio_control_block/runs/RUN_27/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/gpio_control_block/runs/RUN_27/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/gpio_control_block/gpio_control_block_20_.io.def
[INFO ODB-0128] Design: gpio_control_block
[INFO ODB-0130]     Created 43 pins.
[INFO ODB-0131]     Created 114 components and 800 component-terminals.
[INFO ODB-0133]     Created 150 nets and 346 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/gpio_control_block/gpio_control_block_20_.io.def
Using manufacturing grid: 5 Using dbu per mircons: 1000
Found 43 block terminals in existing database...
Found 43 template_bterms:
  * gpio_defaults[0]: [('met2', 4690, 81000, 4970, 85000)]
  * gpio_defaults[10]: [('met2', 27690, 81000, 27970, 85000)]
  * gpio_defaults[11]: [('met2', 29990, 81000, 30270, 85000)]
  * gpio_defaults[12]: [('met2', 32290, 81000, 32570, 85000)]
  * gpio_defaults[1]: [('met2', 6990, 81000, 7270, 85000)]
  * gpio_defaults[2]: [('met2', 9290, 81000, 9570, 85000)]
  * gpio_defaults[3]: [('met2', 11590, 81000, 11870, 85000)]
  * gpio_defaults[4]: [('met2', 13890, 81000, 14170, 85000)]
  * gpio_defaults[5]: [('met2', 16190, 81000, 16470, 85000)]
  * gpio_defaults[6]: [('met2', 18490, 81000, 18770, 85000)]
  * gpio_defaults[7]: [('met2', 20790, 81000, 21070, 85000)]
  * gpio_defaults[8]: [('met2', 23090, 81000, 23370, 85000)]
  * gpio_defaults[9]: [('met2', 25390, 81000, 25670, 85000)]
  * mgmt_gpio_in: [('met3', 70000, 24520, 170000, 25120)]
  * mgmt_gpio_oeb: [('met3', 70000, 28600, 170000, 29200)]
  * mgmt_gpio_out: [('met3', 70000, 30640, 170000, 31240)]
  * one: [('met3', 70000, 26560, 170000, 27160)]
  * pad_gpio_ana_en: [('met3', 70000, 32680, 170000, 33280)]
  * pad_gpio_ana_pol: [('met3', 70000, 34720, 170000, 35320)]
  * pad_gpio_ana_sel: [('met3', 70000, 36760, 170000, 37360)]
  * pad_gpio_dm[0]: [('met3', 70000, 38800, 170000, 39400)]
  * pad_gpio_dm[1]: [('met3', 70000, 40840, 170000, 41440)]
  * pad_gpio_dm[2]: [('met3', 70000, 42880, 170000, 43480)]
  * pad_gpio_holdover: [('met3', 70000, 44920, 170000, 45520)]
  * pad_gpio_ib_mode_sel: [('met3', 70000, 46960, 170000, 47560)]
  * pad_gpio_in: [('met3', 70000, 49000, 170000, 49600)]
  * pad_gpio_inenb: [('met3', 70000, 51040, 170000, 51640)]
  * pad_gpio_out: [('met3', 70000, 53080, 170000, 53680)]
  * pad_gpio_outenb: [('met3', 70000, 55120, 170000, 55720)]
  * pad_gpio_slow_sel: [('met3', 70000, 57160, 170000, 57760)]
  * pad_gpio_vtrip_sel: [('met3', 70000, 59200, 170000, 59800)]
  * resetn: [('met3', 70000, 61240, 170000, 61840)]
  * resetn_out: [('met3', 70000, 63280, 170000, 63880)]
  * serial_clock: [('met3', 70000, 65320, 170000, 65920)]
  * serial_clock_out: [('met3', 70000, 67360, 170000, 67960)]
  * serial_data_in: [('met3', 70000, 69400, 170000, 70000)]
  * serial_data_out: [('met3', 70000, 71440, 170000, 72040)]
  * serial_load: [('met3', 70000, 73480, 170000, 74080)]
  * serial_load_out: [('met3', 70000, 75520, 170000, 76120)]
  * user_gpio_in: [('met3', 70000, 77560, 170000, 78160)]
  * user_gpio_oeb: [('met3', 70000, 79600, 170000, 80200)]
  * user_gpio_out: [('met3', 70000, 81640, 170000, 82240)]
  * zero: [('met3', 70000, 22480, 170000, 23080)]
Wrote pin gpio_defaults[0] at layer met2 at (4690, 81000, 4970, 85000)...
Wrote pin gpio_defaults[10] at layer met2 at (27690, 81000, 27970, 85000)...
Wrote pin gpio_defaults[11] at layer met2 at (29990, 81000, 30270, 85000)...
Wrote pin gpio_defaults[12] at layer met2 at (32290, 81000, 32570, 85000)...
Wrote pin gpio_defaults[1] at layer met2 at (6990, 81000, 7270, 85000)...
Wrote pin gpio_defaults[2] at layer met2 at (9290, 81000, 9570, 85000)...
Wrote pin gpio_defaults[3] at layer met2 at (11590, 81000, 11870, 85000)...
Wrote pin gpio_defaults[4] at layer met2 at (13890, 81000, 14170, 85000)...
Wrote pin gpio_defaults[5] at layer met2 at (16190, 81000, 16470, 85000)...
Wrote pin gpio_defaults[6] at layer met2 at (18490, 81000, 18770, 85000)...
Wrote pin gpio_defaults[7] at layer met2 at (20790, 81000, 21070, 85000)...
Wrote pin gpio_defaults[8] at layer met2 at (23090, 81000, 23370, 85000)...
Wrote pin gpio_defaults[9] at layer met2 at (25390, 81000, 25670, 85000)...
Wrote pin mgmt_gpio_in at layer met3 at (70000, 24520, 170000, 25120)...
Wrote pin mgmt_gpio_oeb at layer met3 at (70000, 28600, 170000, 29200)...
Wrote pin mgmt_gpio_out at layer met3 at (70000, 30640, 170000, 31240)...
Wrote pin one at layer met3 at (70000, 26560, 170000, 27160)...
Wrote pin pad_gpio_ana_en at layer met3 at (70000, 32680, 170000, 33280)...
Wrote pin pad_gpio_ana_pol at layer met3 at (70000, 34720, 170000, 35320)...
Wrote pin pad_gpio_ana_sel at layer met3 at (70000, 36760, 170000, 37360)...
Wrote pin pad_gpio_dm[0] at layer met3 at (70000, 38800, 170000, 39400)...
Wrote pin pad_gpio_dm[1] at layer met3 at (70000, 40840, 170000, 41440)...
Wrote pin pad_gpio_dm[2] at layer met3 at (70000, 42880, 170000, 43480)...
Wrote pin pad_gpio_holdover at layer met3 at (70000, 44920, 170000, 45520)...
Wrote pin pad_gpio_ib_mode_sel at layer met3 at (70000, 46960, 170000, 47560)...
Wrote pin pad_gpio_in at layer met3 at (70000, 49000, 170000, 49600)...
Wrote pin pad_gpio_inenb at layer met3 at (70000, 51040, 170000, 51640)...
Wrote pin pad_gpio_out at layer met3 at (70000, 53080, 170000, 53680)...
Wrote pin pad_gpio_outenb at layer met3 at (70000, 55120, 170000, 55720)...
Wrote pin pad_gpio_slow_sel at layer met3 at (70000, 57160, 170000, 57760)...
Wrote pin pad_gpio_vtrip_sel at layer met3 at (70000, 59200, 170000, 59800)...
Wrote pin resetn at layer met3 at (70000, 61240, 170000, 61840)...
Wrote pin resetn_out at layer met3 at (70000, 63280, 170000, 63880)...
Wrote pin serial_clock at layer met3 at (70000, 65320, 170000, 65920)...
Wrote pin serial_clock_out at layer met3 at (70000, 67360, 170000, 67960)...
Wrote pin serial_data_in at layer met3 at (70000, 69400, 170000, 70000)...
Wrote pin serial_data_out at layer met3 at (70000, 71440, 170000, 72040)...
Wrote pin serial_load at layer met3 at (70000, 73480, 170000, 74080)...
Wrote pin serial_load_out at layer met3 at (70000, 75520, 170000, 76120)...
Wrote pin user_gpio_in at layer met3 at (70000, 77560, 170000, 78160)...
Wrote pin user_gpio_oeb at layer met3 at (70000, 79600, 170000, 80200)...
Wrote pin user_gpio_out at layer met3 at (70000, 81640, 170000, 82240)...
Wrote pin zero at layer met3 at (70000, 22480, 170000, 23080)...
