![RgGen](logo/rggen.png)

[![Gem Version](https://badge.fury.io/rb/rggen.svg)](https://badge.fury.io/rb/rggen)
[![CI](https://github.com/rggen/rggen/workflows/CI/badge.svg)](https://github.com/rggen/rggen/actions?query=workflow%3ACI)
[![Maintainability](https://api.codeclimate.com/v1/badges/5ee2248300ec0517e597/maintainability)](https://codeclimate.com/github/rggen/rggen/maintainability)
[![codecov](https://codecov.io/gh/rggen/rggen/branch/master/graph/badge.svg)](https://codecov.io/gh/rggen/rggen)
[![Quality Gate Status](https://sonarcloud.io/api/project_badges/measure?project=rggen_rggen&metric=alert_status)](https://sonarcloud.io/dashboard?id=rggen_rggen)
[![Gitter](https://badges.gitter.im/rggen/rggen.svg)](https://gitter.im/rggen/rggen?utm_source=badge&utm_medium=badge&utm_campaign=pr-badge)

[![ko-fi](https://www.ko-fi.com/img/githubbutton_sm.svg)](https://ko-fi.com/A0A231E3I)

# RgGen

RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers. It will automatically generate soruce code related to configuration and status registers (CSR), e.g. SytemVerilog RTL, UVM register model (UVM RAL/uvm_reg), Wiki documents, from human readable register map specifications.

RgGen has following features:

* Generate source files related to CSR from register map specifications
    * RTL module
        * SystemVerilog
        * Verilog
            * Need [rggen-verilog](https://github.com/rggen/rggen-verilog) plugin
        * VHDL
            * Need [rggen-vhdl](https://github.com/rggen/rggen-vhdl) plugin
        * Supports standard bus protocols
            * AMBA APB
            * AMBA AXI4-Lite
            * Wishbone
    * UVM register model (UVM RAL/uvm_reg)
    * C header file
    * Register map documents written in Markdown
* Register map specifications can be written in human readable format
    * Ruby with APIs to describe register map information
    * YAML
    * JSON
    * TOML
    * Spreadsheet (XLSX, XLS, OSD, CSV)
    * [SiFive DUH](https://github.com/sifive/duh)
        * Need [rggen-duh](https://github.com/rggen/rggen-duh) plugin
* Customize RgGen for you environment
    * E.g. add special bit field types

## Installation

### Ruby

RgGen is written in the [Ruby](https://www.ruby-lang.org/en/about/) programing language and its required version is 2.6 or later. You need to install  any of these versions of Ruby before installing RgGen tool. To install Ruby, see [this page](https://www.ruby-lang.org/en/downloads/).

### Installatin Command

RgGen depends on following sub components and other Ruby libraries.

* [rggen-core](https://github.com/rggen/rggen-core)
* [rggen-default-register-map](https://github.com/rggen/rggen-default-register-map)
* [rggen-systemverilog](https://github.com/rggen/rggen-systemverilog)
* [rggen-c-header](https://github.com/rggen/rggen-c-header)
* [rggen-markdown](https://github.com/rggen/rggen-markdown)
* [rggen-spreadsheet-loader](https://github.com/rggen/rggen-spreadsheet-loader)

To install RgGen and the dependencies, use the command below:

```
$ gem install rggen
```

RgGen and dependencies will be installed on your system root.

If you want to install them on other location, you need to specify install path and set the `GEM_PATH` environment variable:

```
$ gem install --install-dir YOUR_INSTALL_DIRECTORY rggen
$ export GEM_PATH=YOUR_INSTALL_DIRECTORY
```

You would get the following error message duaring installation if you have the old RgGen (version < 0.9).

```
ERROR:  Error installing rggen:
        "rggen" from rggen-core conflicts with installed executable from rggen
```

To resolve the above error, there are three solutions.
See [this page](https://github.com/rggen/rggen/wiki/Resolve-Confliction-of-Installed-Executable)

## Usage

See [Wiki documents](https://github.com/rggen/rggen/wiki).

## Plugin

RgGen has `plugin` feature to allow your cusomization.
See [this Wiki document](https://github.com/rggen/rggen/wiki/Create-Your-Own-Plugin) for futher detals.

## Supported Tools

Following EDA tools can accept the generated source files.

* Simulation tools
    * Synopsys VCS
    * Cadence Xcelium
    * Xilinx Vivado Simulator
    * Verilator
        * Need `-Wno-fatal` switch
    * Icarus Verilog
        * Verilog RTL only
* Synthesis tools
    * Synopsys Design Compiler
    * Intel Quartus
    * Xilinx Vivado
    * [Yosys](http://www.clifford.at/yosys/)
        * Verilog RTL

## Example

You can get an example configuration file and register map specifications listed below:

* Configuration file
    * https://github.com/rggen/rggen-sample/blob/master/config.yml
* Register map specifications
    * https://github.com/rggen/rggen-sample/blob/master/block_0.yml
    * https://github.com/rggen/rggen-sample/blob/master/block_1.yml

You can try to use RgGen by uisng these example files. Hit command below:

```
$ rggen -c config.yml -o out block_0.yml block_1.yml
```

* `-c`: Specify path to your configuration file
* `-o`: Specify path to the directory where generated files will be written to

Then, generated files listed below will be written to `out` directory.

* SystemVerilog RTL
    * https://github.com/rggen/rggen-sample/blob/master/block_0.sv
    * https://github.com/rggen/rggen-sample/blob/master/block_1.sv
* UVM register model
    * https://github.com/rggen/rggen-sample/blob/master/block_0_ral_pkg.sv
    * https://github.com/rggen/rggen-sample/blob/master/block_1_ral_pkg.sv
* C header file
    * https://github.com/rggen/rggen-sample/blob/master/block_0.h
    * https://github.com/rggen/rggen-sample/blob/master/block_1.h
* Markdown document
    * https://github.com/rggen/rggen-sample/blob/master/block_0.md
    * https://github.com/rggen/rggen-sample/blob/master/block_1.md

## Contributing

See [Contributing Guide](CONTRIBUTING.md).

## Contact

Feedbacks, bug reports, questions and etc. are wellcome! You can post them by using following ways:

* [GitHub Issue Tracker](https://github.com/rggen/rggen/issues)
* [GitHub Discussions](https://github.com/rggen/rggen/discussions)
* [Chat Room](https://gitter.im/rggen/rggen)
* [Mailing List](https://groups.google.com/d/forum/rggen)
* [Mail](mailto:rggen@googlegroups.com)

## See Also

* https://github.com/rggen/rggen-core
* https://github.com/rggen/rggen-default-register-map
* https://github.com/rggen/rggen-systemverilog
* https://github.com/rggen/rggen-c-header
* https://github.com/rggen/rggen-markdown
* https://github.com/rggen/rggen-spreadsheet-loader
* https://github.com/rggen/rggen-duh
* https://github.com/rggen/rggen-verilog
* https://github.com/rggen/rggen-vhdl

## Copyright & License

Copyright &copy; 2019-2022 Taichi Ishitani. RgGen is licensed under the [MIT License](https://opensource.org/licenses/MIT), see [LICENSE](LICENSE) for futher detils.

## Code of Conduct

Everyone interacting in the RgGen projectâ€™s codebases, issue trackers, chat rooms and mailing lists is expected to follow the [code of conduct](CODE_OF_CONDUCT.md).
