

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Sun Sep 18 19:14:52 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATB	set	3978
    49   000000                     _TRISB	set	3987
    50   000000                     _ADCON1	set	4033
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55   007FB4                     __pcinit:
    56                           	callstack 0
    57   007FB4                     start_initialization:
    58                           	callstack 0
    59   007FB4                     __initialization:
    60                           	callstack 0
    61   007FB4                     end_of_initialization:
    62                           	callstack 0
    63   007FB4                     __end_of__initialization:
    64                           	callstack 0
    65   007FB4  0100               	movlb	0
    66   007FB6  EFDD  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69   000001                     __pcstackCOMRAM:
    70                           	callstack 0
    71   000001                     ??_main:
    72                           
    73                           ; 1 bytes @ 0x0
    74   000001                     	ds	2
    75                           
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 68 in file "Sesion1.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          2       0       0       0       0       0       0       0       0
    98 ;;      Totals:         2       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        2 bytes
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108   007FBA                     __ptext0:
   109                           	callstack 0
   110   007FBA                     _main:
   111                           	callstack 31
   112   007FBA                     
   113                           ;Sesion1.c: 70:     ADCON1 =0x0F;
   114   007FBA  0E0F               	movlw	15
   115   007FBC  6EC1               	movwf	193,c	;volatile
   116                           
   117                           ;Sesion1.c: 73:     TRISB= 0x00;
   118   007FBE  0E00               	movlw	0
   119   007FC0  6E93               	movwf	147,c	;volatile
   120                           
   121                           ;Sesion1.c: 75:     LATB = 0b00000000;
   122   007FC2  0E00               	movlw	0
   123   007FC4  6E8A               	movwf	138,c	;volatile
   124   007FC6                     l694:
   125                           
   126                           ;Sesion1.c: 78:     {;Sesion1.c: 79:         LATB = 0xff;
   127   007FC6  688A               	setf	138,c	;volatile
   128   007FC8                     
   129                           ;Sesion1.c: 80:         _delay((unsigned long)((500)*(4000000/4000.0)));
   130   007FC8  0E03               	movlw	3
   131   007FCA  6E02               	movwf	(??_main+1)^0,c
   132   007FCC  0E8A               	movlw	138
   133   007FCE  6E01               	movwf	??_main^0,c
   134   007FD0  0E56               	movlw	86
   135   007FD2                     u17:
   136   007FD2  2EE8               	decfsz	wreg,f,c
   137   007FD4  D7FE               	bra	u17
   138   007FD6  2E01               	decfsz	??_main^0,f,c
   139   007FD8  D7FC               	bra	u17
   140   007FDA  2E02               	decfsz	(??_main+1)^0,f,c
   141   007FDC  D7FA               	bra	u17
   142   007FDE                     
   143                           ;Sesion1.c: 81:         LATB = 0;
   144   007FDE  0E00               	movlw	0
   145   007FE0  6E8A               	movwf	138,c	;volatile
   146                           
   147                           ;Sesion1.c: 82:         _delay((unsigned long)((500)*(4000000/4000.0)));
   148   007FE2  0E03               	movlw	3
   149   007FE4  6E02               	movwf	(??_main+1)^0,c
   150   007FE6  0E8A               	movlw	138
   151   007FE8  6E01               	movwf	??_main^0,c
   152   007FEA  0E56               	movlw	86
   153   007FEC                     u27:
   154   007FEC  2EE8               	decfsz	wreg,f,c
   155   007FEE  D7FE               	bra	u27
   156   007FF0  2E01               	decfsz	??_main^0,f,c
   157   007FF2  D7FC               	bra	u27
   158   007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   159   007FF6  D7FA               	bra	u27
   160   007FF8  EFE3  F03F         	goto	l694
   161   007FFC  EF00  F000         	goto	start
   162   008000                     __end_of_main:
   163                           	callstack 0
   164   000000                     
   165                           	psect	rparam
   166   000000                     
   167                           	psect	idloc
   168                           
   169                           ;Config register IDLOC0 @ 0x200000
   170                           ;	unspecified, using default values
   171   200000                     	org	2097152
   172   200000  FF                 	db	255
   173                           
   174                           ;Config register IDLOC1 @ 0x200001
   175                           ;	unspecified, using default values
   176   200001                     	org	2097153
   177   200001  FF                 	db	255
   178                           
   179                           ;Config register IDLOC2 @ 0x200002
   180                           ;	unspecified, using default values
   181   200002                     	org	2097154
   182   200002  FF                 	db	255
   183                           
   184                           ;Config register IDLOC3 @ 0x200003
   185                           ;	unspecified, using default values
   186   200003                     	org	2097155
   187   200003  FF                 	db	255
   188                           
   189                           ;Config register IDLOC4 @ 0x200004
   190                           ;	unspecified, using default values
   191   200004                     	org	2097156
   192   200004  FF                 	db	255
   193                           
   194                           ;Config register IDLOC5 @ 0x200005
   195                           ;	unspecified, using default values
   196   200005                     	org	2097157
   197   200005  FF                 	db	255
   198                           
   199                           ;Config register IDLOC6 @ 0x200006
   200                           ;	unspecified, using default values
   201   200006                     	org	2097158
   202   200006  FF                 	db	255
   203                           
   204                           ;Config register IDLOC7 @ 0x200007
   205                           ;	unspecified, using default values
   206   200007                     	org	2097159
   207   200007  FF                 	db	255
   208                           
   209                           	psect	config
   210                           
   211                           ;Config register CONFIG1L @ 0x300000
   212                           ;	PLL Prescaler Selection bits
   213                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   214                           ;	System Clock Postscaler Selection bits
   215                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   216                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   217                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   218   300000                     	org	3145728
   219   300000  00                 	db	0
   220                           
   221                           ;Config register CONFIG1H @ 0x300001
   222                           ;	Oscillator Selection bits
   223                           ;	FOSC = EC_EC, EC oscillator, CLKO function on RA6 (EC)
   224                           ;	Fail-Safe Clock Monitor Enable bit
   225                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   226                           ;	Internal/External Oscillator Switchover bit
   227                           ;	IESO = OFF, Oscillator Switchover mode disabled
   228   300001                     	org	3145729
   229   300001  05                 	db	5
   230                           
   231                           ;Config register CONFIG2L @ 0x300002
   232                           ;	Power-up Timer Enable bit
   233                           ;	PWRT = OFF, PWRT disabled
   234                           ;	Brown-out Reset Enable bits
   235                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   236                           ;	Brown-out Reset Voltage bits
   237                           ;	BORV = 3, Minimum setting 2.05V
   238                           ;	USB Voltage Regulator Enable bit
   239                           ;	VREGEN = OFF, USB voltage regulator disabled
   240   300002                     	org	3145730
   241   300002  1F                 	db	31
   242                           
   243                           ;Config register CONFIG2H @ 0x300003
   244                           ;	Watchdog Timer Enable bit
   245                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   246                           ;	Watchdog Timer Postscale Select bits
   247                           ;	WDTPS = 32768, 1:32768
   248   300003                     	org	3145731
   249   300003  1E                 	db	30
   250                           
   251                           ; Padding undefined space
   252   300004                     	org	3145732
   253   300004  FF                 	db	255
   254                           
   255                           ;Config register CONFIG3H @ 0x300005
   256                           ;	CCP2 MUX bit
   257                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   258                           ;	PORTB A/D Enable bit
   259                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   260                           ;	Low-Power Timer 1 Oscillator Enable bit
   261                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   262                           ;	MCLR Pin Enable bit
   263                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   264   300005                     	org	3145733
   265   300005  83                 	db	131
   266                           
   267                           ;Config register CONFIG4L @ 0x300006
   268                           ;	Stack Full/Underflow Reset Enable bit
   269                           ;	STVREN = ON, Stack full/underflow will cause Reset
   270                           ;	Single-Supply ICSP Enable bit
   271                           ;	LVP = ON, Single-Supply ICSP enabled
   272                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   273                           ;	ICPRT = OFF, ICPORT disabled
   274                           ;	Extended Instruction Set Enable bit
   275                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   276                           ;	Background Debugger Enable bit
   277                           ;	DEBUG = 0x1, unprogrammed default
   278   300006                     	org	3145734
   279   300006  85                 	db	133
   280                           
   281                           ; Padding undefined space
   282   300007                     	org	3145735
   283   300007  FF                 	db	255
   284                           
   285                           ;Config register CONFIG5L @ 0x300008
   286                           ;	Code Protection bit
   287                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   288                           ;	Code Protection bit
   289                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   290                           ;	Code Protection bit
   291                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   292                           ;	Code Protection bit
   293                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   294   300008                     	org	3145736
   295   300008  0F                 	db	15
   296                           
   297                           ;Config register CONFIG5H @ 0x300009
   298                           ;	Boot Block Code Protection bit
   299                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   300                           ;	Data EEPROM Code Protection bit
   301                           ;	CPD = OFF, Data EEPROM is not code-protected
   302   300009                     	org	3145737
   303   300009  C0                 	db	192
   304                           
   305                           ;Config register CONFIG6L @ 0x30000A
   306                           ;	Write Protection bit
   307                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   308                           ;	Write Protection bit
   309                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   310                           ;	Write Protection bit
   311                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   312                           ;	Write Protection bit
   313                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   314   30000A                     	org	3145738
   315   30000A  0F                 	db	15
   316                           
   317                           ;Config register CONFIG6H @ 0x30000B
   318                           ;	Configuration Register Write Protection bit
   319                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   320                           ;	Boot Block Write Protection bit
   321                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   322                           ;	Data EEPROM Write Protection bit
   323                           ;	WRTD = OFF, Data EEPROM is not write-protected
   324   30000B                     	org	3145739
   325   30000B  E0                 	db	224
   326                           
   327                           ;Config register CONFIG7L @ 0x30000C
   328                           ;	Table Read Protection bit
   329                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   330                           ;	Table Read Protection bit
   331                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   332                           ;	Table Read Protection bit
   333                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   334                           ;	Table Read Protection bit
   335                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   336   30000C                     	org	3145740
   337   30000C  0F                 	db	15
   338                           
   339                           ;Config register CONFIG7H @ 0x30000D
   340                           ;	Boot Block Table Read Protection bit
   341                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   342   30000D                     	org	3145741
   343   30000D  40                 	db	64
   344                           tosu	equ	0xFFF
   345                           tosh	equ	0xFFE
   346                           tosl	equ	0xFFD
   347                           stkptr	equ	0xFFC
   348                           pclatu	equ	0xFFB
   349                           pclath	equ	0xFFA
   350                           pcl	equ	0xFF9
   351                           tblptru	equ	0xFF8
   352                           tblptrh	equ	0xFF7
   353                           tblptrl	equ	0xFF6
   354                           tablat	equ	0xFF5
   355                           prodh	equ	0xFF4
   356                           prodl	equ	0xFF3
   357                           indf0	equ	0xFEF
   358                           postinc0	equ	0xFEE
   359                           postdec0	equ	0xFED
   360                           preinc0	equ	0xFEC
   361                           plusw0	equ	0xFEB
   362                           fsr0h	equ	0xFEA
   363                           fsr0l	equ	0xFE9
   364                           wreg	equ	0xFE8
   365                           indf1	equ	0xFE7
   366                           postinc1	equ	0xFE6
   367                           postdec1	equ	0xFE5
   368                           preinc1	equ	0xFE4
   369                           plusw1	equ	0xFE3
   370                           fsr1h	equ	0xFE2
   371                           fsr1l	equ	0xFE1
   372                           bsr	equ	0xFE0
   373                           indf2	equ	0xFDF
   374                           postinc2	equ	0xFDE
   375                           postdec2	equ	0xFDD
   376                           preinc2	equ	0xFDC
   377                           plusw2	equ	0xFDB
   378                           fsr2h	equ	0xFDA
   379                           fsr2l	equ	0xFD9
   380                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          3E      0       0      20        0.0%
BITBIGSFRlh         2D      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BITBIGSFRlll        2A      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Sun Sep 18 19:14:52 2022

                     u17 7FD2                       u27 7FEC                      l692 7FBA  
                    l694 7FC6                      l696 7FC8                      l698 7FDE  
                    wreg 000FE8                     _LATB 000F8A                     _main 7FBA  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISB 000F93          __initialization 7FB4             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   _ADCON1 000FC1  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FB4  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FB4                  __ramtop 0800  
                __ptext0 7FBA     end_of_initialization 7FB4      start_initialization 7FB4  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
