// Seed: 3569780287
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
endmodule
module module_1 #(
    parameter id_0 = 32'd28,
    parameter id_3 = 32'd71
) (
    input  uwire _id_0
    , _id_3,
    output tri0  id_1
);
  wire [1 : id_3  <  id_0] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  ;
  wire [id_0 : -1] id_6;
  assign id_1 = 1;
endmodule
