// Seed: 3494059970
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wand id_2,
    input supply1 id_3,
    output wire module_0,
    input tri0 id_5,
    output supply0 id_6,
    input wire id_7,
    input wor id_8,
    output tri1 id_9,
    output supply1 id_10,
    input uwire id_11,
    input wand id_12,
    input tri0 id_13,
    input uwire id_14,
    output wire id_15,
    input tri0 id_16,
    output wand id_17
);
  wire id_19;
  assign id_15 = 1 - id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output wand id_2,
    input uwire id_3,
    output tri1 id_4,
    output wire id_5,
    input supply1 id_6,
    input tri id_7,
    input tri1 id_8,
    input tri1 id_9,
    output tri1 id_10,
    input wire id_11,
    input uwire id_12,
    input wor id_13
    , id_17,
    output wire id_14,
    output wand id_15
);
  assign id_5  = 1 ? 1'h0 : id_7;
  assign id_17 = 1'h0;
  wire id_18;
  module_0(
      id_7,
      id_11,
      id_6,
      id_3,
      id_2,
      id_13,
      id_4,
      id_7,
      id_11,
      id_10,
      id_5,
      id_11,
      id_6,
      id_12,
      id_8,
      id_0,
      id_3,
      id_10
  );
  assign id_4 = id_12;
endmodule
