{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 04 17:03:33 2014 " "Info: Processing started: Mon Aug 04 17:03:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[0\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[0\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[1\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[1\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[1\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[1\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[2\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[2\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[3\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[3\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[3\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[3\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[4\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[4\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[5\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[5\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[5\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[5\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[6\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[6\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[7\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[7\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[7\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[7\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[0\]_99 " "Warning: Node \"LATCH_DATA:inst1\|DATA\[0\]_99\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[16\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[16\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[0\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[0\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[0\]_102 " "Warning: Node \"LATCH_AD:inst2\|AD\[0\]_102\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[0\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[0\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[1\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[1\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[2\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[2\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[3\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[3\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[4\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[4\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[5\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[5\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[6\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[6\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[17\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[17\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[2\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[2\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[18\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[18\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[19\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[19\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[4\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[4\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[20\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[20\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[21\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[21\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[22\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[22\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[6\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[6\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[23\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[23\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[8\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[8\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WRREQ1:inst15\|START " "Warning: Node \"WRREQ1:inst15\|START\" is a latch" {  } { { "datacarry/WRREQ1.vhd" "" { Text "E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[7\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[7\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[8\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[8\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[9\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[9\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[9\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[9\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[10\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[10\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[11\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[11\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[11\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[11\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[12\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[12\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[13\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[13\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[14\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[14\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[9\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[9\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[13\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[13\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[14\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[14\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[12\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[12\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[11\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[11\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[15\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[15\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[8\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[8\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[24\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[24\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[25\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[25\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[26\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[26\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[10\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[10\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[27\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[27\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[28\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[28\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[12\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[12\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[13\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[13\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[29\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[29\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[14\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[14\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[30\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[30\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[15\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[15\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[10\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[10\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[31\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[31\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[15\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[15\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "NADV " "Info: Assuming node \"NADV\" is an undefined clock" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NADV" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NOE " "Info: Assuming node \"NOE\" is an undefined clock" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NOE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NWE " "Info: Assuming node \"NWE\" is an undefined clock" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "COUT " "Info: Assuming node \"COUT\" is an undefined clock" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 360 -152 16 376 "COUT" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "43 " "Warning: Found 43 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 480 560 624 528 "inst19" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div10m:inst7\|frediv_25:inst\|clk2 " "Info: Detected ripple clock \"div10m:inst7\|frediv_25:inst\|clk2\" as buffer" {  } { { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "div10m:inst7\|frediv_25:inst\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div10m:inst7\|frediv_25:inst\|clk1 " "Info: Detected ripple clock \"div10m:inst7\|frediv_25:inst\|clk1\" as buffer" {  } { { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "div10m:inst7\|frediv_25:inst\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div10m:inst7\|frediv_25:inst\|clk_out " "Info: Detected gated clock \"div10m:inst7\|frediv_25:inst\|clk_out\" as buffer" {  } { { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 9 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "div10m:inst7\|frediv_25:inst\|clk_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div10m:inst7\|fre_div1m_64:inst3\|s\[14\] " "Info: Detected ripple clock \"div10m:inst7\|fre_div1m_64:inst3\|s\[14\]\" as buffer" {  } { { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "div10m:inst7\|fre_div1m_64:inst3\|s\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODER_ADDR:inst\|Equal0~3 " "Info: Detected gated clock \"DECODER_ADDR:inst\|Equal0~3\" as buffer" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 24 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODER_ADDR:inst\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div10m:inst7\|getandchoose:inst4\|s\[3\] " "Info: Detected ripple clock \"div10m:inst7\|getandchoose:inst4\|s\[3\]\" as buffer" {  } { { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 15 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "div10m:inst7\|getandchoose:inst4\|s\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20~0 " "Info: Detected gated clock \"inst20~0\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13~0 " "Info: Detected gated clock \"inst13~0\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 368 560 624 416 "inst13" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freqcalc:inst3\|control:inst\|current_state\[1\] " "Info: Detected ripple clock \"freqcalc:inst3\|control:inst\|current_state\[1\]\" as buffer" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqcalc:inst3\|control:inst\|current_state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freqcalc:inst3\|control:inst\|current_state\[2\] " "Info: Detected ripple clock \"freqcalc:inst3\|control:inst\|current_state\[2\]\" as buffer" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqcalc:inst3\|control:inst\|current_state\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freqcalc:inst3\|control:inst\|current_state\[0\] " "Info: Detected ripple clock \"freqcalc:inst3\|control:inst\|current_state\[0\]\" as buffer" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqcalc:inst3\|control:inst\|current_state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freqcalc:inst3\|control:inst\|current_state\[3\] " "Info: Detected ripple clock \"freqcalc:inst3\|control:inst\|current_state\[3\]\" as buffer" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqcalc:inst3\|control:inst\|current_state\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20~2 " "Info: Detected gated clock \"inst20~2\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20~1 " "Info: Detected gated clock \"inst20~1\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LATCH_AD:inst2\|AD\[0\]~0 " "Info: Detected gated clock \"LATCH_AD:inst2\|AD\[0\]~0\" as buffer" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_AD:inst2\|AD\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 368 560 624 416 "inst13" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODER_ADDR:inst\|Equal0~1 " "Info: Detected gated clock \"DECODER_ADDR:inst\|Equal0~1\" as buffer" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 24 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODER_ADDR:inst\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODER_ADDR:inst\|Equal0~0 " "Info: Detected gated clock \"DECODER_ADDR:inst\|Equal0~0\" as buffer" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 24 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODER_ADDR:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "freqcalc:inst3\|control:inst\|Mux6~0 " "Info: Detected gated clock \"freqcalc:inst3\|control:inst\|Mux6~0\" as buffer" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 32 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqcalc:inst3\|control:inst\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODER_ADDR:inst\|Equal1~0 " "Info: Detected gated clock \"DECODER_ADDR:inst\|Equal1~0\" as buffer" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 32 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODER_ADDR:inst\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst22~0 " "Info: Detected gated clock \"inst22~0\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[11\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[11\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[12\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[12\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[10\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[10\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[15\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[15\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[14\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[14\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[13\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[13\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[9\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[9\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst22 " "Info: Detected gated clock \"inst22\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LATCH_DATA:inst1\|DATA\[0\]~0 " "Info: Detected gated clock \"LATCH_DATA:inst1\|DATA\[0\]~0\" as buffer" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_DATA:inst1\|DATA\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|nCS " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|nCS\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 12 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|nCS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst14~2 " "Info: Detected gated clock \"inst14~2\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 440 568 632 488 "inst14" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst14~3 " "Info: Detected gated clock \"inst14~3\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 440 568 632 488 "inst14" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[8\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[8\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[7\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[7\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[6\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[6\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[5\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[5\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[4\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[4\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[3\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[3\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[2\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[2\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[1\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[1\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[0\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[0\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 register div10m:inst7\|fre_div1m_64:inst3\|s\[0\] register div10m:inst7\|fre_div1m_64:inst3\|s\[13\] 5.004 ns " "Info: Slack time is 5.004 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" between source register \"div10m:inst7\|fre_div1m_64:inst3\|s\[0\]\" and destination register \"div10m:inst7\|fre_div1m_64:inst3\|s\[13\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "200.16 MHz 4.996 ns " "Info: Fmax is 200.16 MHz (period= 4.996 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.399 ns + Largest register register " "Info: + Largest register to register requirement is 9.399 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.757 ns " "Info: + Latch edge is 7.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk0 10.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk0 10.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.337 ns + Largest " "Info: + Largest clock skew is -0.337 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 destination 4.312 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" to destination register is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.970 ns) 2.646 ns div10m:inst7\|frediv_25:inst\|clk2 3 REG LCFF_X26_Y5_N3 1 " "Info: 3: + IC(0.839 ns) + CELL(0.970 ns) = 2.646 ns; Loc. = LCFF_X26_Y5_N3; Fanout = 1; REG Node = 'div10m:inst7\|frediv_25:inst\|clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.206 ns) 3.285 ns div10m:inst7\|frediv_25:inst\|clk_out 4 COMB LCCOMB_X26_Y5_N20 15 " "Info: 4: + IC(0.433 ns) + CELL(0.206 ns) = 3.285 ns; Loc. = LCCOMB_X26_Y5_N20; Fanout = 15; COMB Node = 'div10m:inst7\|frediv_25:inst\|clk_out'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.666 ns) 4.312 ns div10m:inst7\|fre_div1m_64:inst3\|s\[13\] 5 REG LCFF_X26_Y5_N19 3 " "Info: 5: + IC(0.361 ns) + CELL(0.666 ns) = 4.312 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 3; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[13\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.842 ns ( 42.72 % ) " "Info: Total cell delay = 1.842 ns ( 42.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.470 ns ( 57.28 % ) " "Info: Total interconnect delay = 2.470 ns ( 57.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[13] {} } { 0.000ns 0.837ns 0.839ns 0.433ns 0.361ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 source 4.649 ns - Longest register " "Info: - Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" to source register is 4.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.970 ns) 2.646 ns div10m:inst7\|frediv_25:inst\|clk1 3 REG LCFF_X25_Y5_N31 1 " "Info: 3: + IC(0.839 ns) + CELL(0.970 ns) = 2.646 ns; Loc. = LCFF_X25_Y5_N31; Fanout = 1; REG Node = 'div10m:inst7\|frediv_25:inst\|clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.319 ns) 3.622 ns div10m:inst7\|frediv_25:inst\|clk_out 4 COMB LCCOMB_X26_Y5_N20 15 " "Info: 4: + IC(0.657 ns) + CELL(0.319 ns) = 3.622 ns; Loc. = LCCOMB_X26_Y5_N20; Fanout = 15; COMB Node = 'div10m:inst7\|frediv_25:inst\|clk_out'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.666 ns) 4.649 ns div10m:inst7\|fre_div1m_64:inst3\|s\[0\] 5 REG LCFF_X26_Y5_N25 3 " "Info: 5: + IC(0.361 ns) + CELL(0.666 ns) = 4.649 ns; Loc. = LCFF_X26_Y5_N25; Fanout = 3; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[0] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 42.05 % ) " "Info: Total cell delay = 1.955 ns ( 42.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.694 ns ( 57.95 % ) " "Info: Total interconnect delay = 2.694 ns ( 57.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.649 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.649 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[0] {} } { 0.000ns 0.837ns 0.839ns 0.657ns 0.361ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[13] {} } { 0.000ns 0.837ns 0.839ns 0.433ns 0.361ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.649 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.649 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[0] {} } { 0.000ns 0.837ns 0.839ns 0.657ns 0.361ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[13] {} } { 0.000ns 0.837ns 0.839ns 0.433ns 0.361ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.649 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.649 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[0] {} } { 0.000ns 0.837ns 0.839ns 0.657ns 0.361ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.395 ns - Longest register register " "Info: - Longest register to register delay is 4.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div10m:inst7\|fre_div1m_64:inst3\|s\[0\] 1 REG LCFF_X26_Y5_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N25; Fanout = 3; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { div10m:inst7|fre_div1m_64:inst3|s[0] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.596 ns) 1.352 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~1 2 COMB LCCOMB_X25_Y5_N0 2 " "Info: 2: + IC(0.756 ns) + CELL(0.596 ns) = 1.352 ns; Loc. = LCCOMB_X25_Y5_N0; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { div10m:inst7|fre_div1m_64:inst3|s[0] div10m:inst7|fre_div1m_64:inst3|Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.438 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~3 3 COMB LCCOMB_X25_Y5_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.438 ns; Loc. = LCCOMB_X25_Y5_N2; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~3'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~1 div10m:inst7|fre_div1m_64:inst3|Add0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.524 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~5 4 COMB LCCOMB_X25_Y5_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.524 ns; Loc. = LCCOMB_X25_Y5_N4; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~5'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~3 div10m:inst7|fre_div1m_64:inst3|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.610 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~7 5 COMB LCCOMB_X25_Y5_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.610 ns; Loc. = LCCOMB_X25_Y5_N6; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~5 div10m:inst7|fre_div1m_64:inst3|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.696 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~9 6 COMB LCCOMB_X25_Y5_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.696 ns; Loc. = LCCOMB_X25_Y5_N8; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~9'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~7 div10m:inst7|fre_div1m_64:inst3|Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.782 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~11 7 COMB LCCOMB_X25_Y5_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.782 ns; Loc. = LCCOMB_X25_Y5_N10; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~11'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~9 div10m:inst7|fre_div1m_64:inst3|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.868 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~13 8 COMB LCCOMB_X25_Y5_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.868 ns; Loc. = LCCOMB_X25_Y5_N12; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~13'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~11 div10m:inst7|fre_div1m_64:inst3|Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.058 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~15 9 COMB LCCOMB_X25_Y5_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.058 ns; Loc. = LCCOMB_X25_Y5_N14; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~15'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~13 div10m:inst7|fre_div1m_64:inst3|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.144 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~17 10 COMB LCCOMB_X25_Y5_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.144 ns; Loc. = LCCOMB_X25_Y5_N16; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~17'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~15 div10m:inst7|fre_div1m_64:inst3|Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.230 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~19 11 COMB LCCOMB_X25_Y5_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.230 ns; Loc. = LCCOMB_X25_Y5_N18; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~19'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~17 div10m:inst7|fre_div1m_64:inst3|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.316 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~21 12 COMB LCCOMB_X25_Y5_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.316 ns; Loc. = LCCOMB_X25_Y5_N20; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~21'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~19 div10m:inst7|fre_div1m_64:inst3|Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.402 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~23 13 COMB LCCOMB_X25_Y5_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.402 ns; Loc. = LCCOMB_X25_Y5_N22; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~23'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~21 div10m:inst7|fre_div1m_64:inst3|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.488 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~25 14 COMB LCCOMB_X25_Y5_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.488 ns; Loc. = LCCOMB_X25_Y5_N24; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~25'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~23 div10m:inst7|fre_div1m_64:inst3|Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.994 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~26 15 COMB LCCOMB_X25_Y5_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 2.994 ns; Loc. = LCCOMB_X25_Y5_N26; Fanout = 1; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~26'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~25 div10m:inst7|fre_div1m_64:inst3|Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.624 ns) 4.287 ns div10m:inst7\|fre_div1m_64:inst3\|s~1 16 COMB LCCOMB_X26_Y5_N18 1 " "Info: 16: + IC(0.669 ns) + CELL(0.624 ns) = 4.287 ns; Loc. = LCCOMB_X26_Y5_N18; Fanout = 1; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|s~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~26 div10m:inst7|fre_div1m_64:inst3|s~1 } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.395 ns div10m:inst7\|fre_div1m_64:inst3\|s\[13\] 17 REG LCFF_X26_Y5_N19 3 " "Info: 17: + IC(0.000 ns) + CELL(0.108 ns) = 4.395 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 3; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[13\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { div10m:inst7|fre_div1m_64:inst3|s~1 div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.970 ns ( 67.58 % ) " "Info: Total cell delay = 2.970 ns ( 67.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.425 ns ( 32.42 % ) " "Info: Total interconnect delay = 1.425 ns ( 32.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.395 ns" { div10m:inst7|fre_div1m_64:inst3|s[0] div10m:inst7|fre_div1m_64:inst3|Add0~1 div10m:inst7|fre_div1m_64:inst3|Add0~3 div10m:inst7|fre_div1m_64:inst3|Add0~5 div10m:inst7|fre_div1m_64:inst3|Add0~7 div10m:inst7|fre_div1m_64:inst3|Add0~9 div10m:inst7|fre_div1m_64:inst3|Add0~11 div10m:inst7|fre_div1m_64:inst3|Add0~13 div10m:inst7|fre_div1m_64:inst3|Add0~15 div10m:inst7|fre_div1m_64:inst3|Add0~17 div10m:inst7|fre_div1m_64:inst3|Add0~19 div10m:inst7|fre_div1m_64:inst3|Add0~21 div10m:inst7|fre_div1m_64:inst3|Add0~23 div10m:inst7|fre_div1m_64:inst3|Add0~25 div10m:inst7|fre_div1m_64:inst3|Add0~26 div10m:inst7|fre_div1m_64:inst3|s~1 div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.395 ns" { div10m:inst7|fre_div1m_64:inst3|s[0] {} div10m:inst7|fre_div1m_64:inst3|Add0~1 {} div10m:inst7|fre_div1m_64:inst3|Add0~3 {} div10m:inst7|fre_div1m_64:inst3|Add0~5 {} div10m:inst7|fre_div1m_64:inst3|Add0~7 {} div10m:inst7|fre_div1m_64:inst3|Add0~9 {} div10m:inst7|fre_div1m_64:inst3|Add0~11 {} div10m:inst7|fre_div1m_64:inst3|Add0~13 {} div10m:inst7|fre_div1m_64:inst3|Add0~15 {} div10m:inst7|fre_div1m_64:inst3|Add0~17 {} div10m:inst7|fre_div1m_64:inst3|Add0~19 {} div10m:inst7|fre_div1m_64:inst3|Add0~21 {} div10m:inst7|fre_div1m_64:inst3|Add0~23 {} div10m:inst7|fre_div1m_64:inst3|Add0~25 {} div10m:inst7|fre_div1m_64:inst3|Add0~26 {} div10m:inst7|fre_div1m_64:inst3|s~1 {} div10m:inst7|fre_div1m_64:inst3|s[13] {} } { 0.000ns 0.756ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.669ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[13] {} } { 0.000ns 0.837ns 0.839ns 0.433ns 0.361ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.649 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.649 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[0] {} } { 0.000ns 0.837ns 0.839ns 0.657ns 0.361ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.395 ns" { div10m:inst7|fre_div1m_64:inst3|s[0] div10m:inst7|fre_div1m_64:inst3|Add0~1 div10m:inst7|fre_div1m_64:inst3|Add0~3 div10m:inst7|fre_div1m_64:inst3|Add0~5 div10m:inst7|fre_div1m_64:inst3|Add0~7 div10m:inst7|fre_div1m_64:inst3|Add0~9 div10m:inst7|fre_div1m_64:inst3|Add0~11 div10m:inst7|fre_div1m_64:inst3|Add0~13 div10m:inst7|fre_div1m_64:inst3|Add0~15 div10m:inst7|fre_div1m_64:inst3|Add0~17 div10m:inst7|fre_div1m_64:inst3|Add0~19 div10m:inst7|fre_div1m_64:inst3|Add0~21 div10m:inst7|fre_div1m_64:inst3|Add0~23 div10m:inst7|fre_div1m_64:inst3|Add0~25 div10m:inst7|fre_div1m_64:inst3|Add0~26 div10m:inst7|fre_div1m_64:inst3|s~1 div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.395 ns" { div10m:inst7|fre_div1m_64:inst3|s[0] {} div10m:inst7|fre_div1m_64:inst3|Add0~1 {} div10m:inst7|fre_div1m_64:inst3|Add0~3 {} div10m:inst7|fre_div1m_64:inst3|Add0~5 {} div10m:inst7|fre_div1m_64:inst3|Add0~7 {} div10m:inst7|fre_div1m_64:inst3|Add0~9 {} div10m:inst7|fre_div1m_64:inst3|Add0~11 {} div10m:inst7|fre_div1m_64:inst3|Add0~13 {} div10m:inst7|fre_div1m_64:inst3|Add0~15 {} div10m:inst7|fre_div1m_64:inst3|Add0~17 {} div10m:inst7|fre_div1m_64:inst3|Add0~19 {} div10m:inst7|fre_div1m_64:inst3|Add0~21 {} div10m:inst7|fre_div1m_64:inst3|Add0~23 {} div10m:inst7|fre_div1m_64:inst3|Add0~25 {} div10m:inst7|fre_div1m_64:inst3|Add0~26 {} div10m:inst7|fre_div1m_64:inst3|s~1 {} div10m:inst7|fre_div1m_64:inst3|s[13] {} } { 0.000ns 0.756ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.669ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 register phase_acc:inst12\|acc\[0\] register phase_acc:inst12\|acc\[31\] 20.214 ns " "Info: Slack time is 20.214 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" between source register \"phase_acc:inst12\|acc\[0\]\" and destination register \"phase_acc:inst12\|acc\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "208.94 MHz 4.786 ns " "Info: Fmax is 208.94 MHz (period= 4.786 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.730 ns + Largest register register " "Info: + Largest register to register requirement is 24.730 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.757 ns " "Info: + Latch edge is 22.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns + Largest " "Info: + Largest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 destination 2.343 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to destination register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.343 ns phase_acc:inst12\|acc\[31\] 3 REG LCFF_X22_Y8_N31 3 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.343 ns; Loc. = LCFF_X22_Y8_N31; Fanout = 3; REG Node = 'phase_acc:inst12\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.43 % ) " "Info: Total cell delay = 0.666 ns ( 28.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.677 ns ( 71.57 % ) " "Info: Total interconnect delay = 1.677 ns ( 71.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 source 2.349 ns - Longest register " "Info: - Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to source register is 2.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 2.349 ns phase_acc:inst12\|acc\[0\] 3 REG LCFF_X22_Y9_N1 2 " "Info: 3: + IC(0.846 ns) + CELL(0.666 ns) = 2.349 ns; Loc. = LCFF_X22_Y9_N1; Fanout = 2; REG Node = 'phase_acc:inst12\|acc\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[0] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.35 % ) " "Info: Total cell delay = 0.666 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.683 ns ( 71.65 % ) " "Info: Total interconnect delay = 1.683 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[0] {} } { 0.000ns 0.837ns 0.846ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[0] {} } { 0.000ns 0.837ns 0.846ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[0] {} } { 0.000ns 0.837ns 0.846ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.516 ns - Longest register register " "Info: - Longest register to register delay is 4.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_acc:inst12\|acc\[0\] 1 REG LCFF_X22_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y9_N1; Fanout = 2; REG Node = 'phase_acc:inst12\|acc\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_acc:inst12|acc[0] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.596 ns) 1.025 ns phase_acc:inst12\|acc\[0\]~33 2 COMB LCCOMB_X22_Y9_N0 2 " "Info: 2: + IC(0.429 ns) + CELL(0.596 ns) = 1.025 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[0\]~33'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { phase_acc:inst12|acc[0] phase_acc:inst12|acc[0]~33 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.111 ns phase_acc:inst12\|acc\[1\]~35 3 COMB LCCOMB_X22_Y9_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.111 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[1\]~35'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[0]~33 phase_acc:inst12|acc[1]~35 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.197 ns phase_acc:inst12\|acc\[2\]~37 4 COMB LCCOMB_X22_Y9_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.197 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[2\]~37'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[1]~35 phase_acc:inst12|acc[2]~37 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.283 ns phase_acc:inst12\|acc\[3\]~39 5 COMB LCCOMB_X22_Y9_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.283 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[3\]~39'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[2]~37 phase_acc:inst12|acc[3]~39 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.369 ns phase_acc:inst12\|acc\[4\]~41 6 COMB LCCOMB_X22_Y9_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.369 ns; Loc. = LCCOMB_X22_Y9_N8; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[4\]~41'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[3]~39 phase_acc:inst12|acc[4]~41 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.455 ns phase_acc:inst12\|acc\[5\]~43 7 COMB LCCOMB_X22_Y9_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.455 ns; Loc. = LCCOMB_X22_Y9_N10; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[5\]~43'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[4]~41 phase_acc:inst12|acc[5]~43 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.541 ns phase_acc:inst12\|acc\[6\]~45 8 COMB LCCOMB_X22_Y9_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.541 ns; Loc. = LCCOMB_X22_Y9_N12; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[6\]~45'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[5]~43 phase_acc:inst12|acc[6]~45 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.731 ns phase_acc:inst12\|acc\[7\]~47 9 COMB LCCOMB_X22_Y9_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 1.731 ns; Loc. = LCCOMB_X22_Y9_N14; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[7\]~47'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { phase_acc:inst12|acc[6]~45 phase_acc:inst12|acc[7]~47 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.817 ns phase_acc:inst12\|acc\[8\]~49 10 COMB LCCOMB_X22_Y9_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.817 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[8\]~49'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[7]~47 phase_acc:inst12|acc[8]~49 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.903 ns phase_acc:inst12\|acc\[9\]~51 11 COMB LCCOMB_X22_Y9_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.903 ns; Loc. = LCCOMB_X22_Y9_N18; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[9\]~51'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[8]~49 phase_acc:inst12|acc[9]~51 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.989 ns phase_acc:inst12\|acc\[10\]~53 12 COMB LCCOMB_X22_Y9_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 1.989 ns; Loc. = LCCOMB_X22_Y9_N20; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[10\]~53'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[9]~51 phase_acc:inst12|acc[10]~53 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.075 ns phase_acc:inst12\|acc\[11\]~55 13 COMB LCCOMB_X22_Y9_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.075 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[11\]~55'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[10]~53 phase_acc:inst12|acc[11]~55 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.161 ns phase_acc:inst12\|acc\[12\]~57 14 COMB LCCOMB_X22_Y9_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.161 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[12\]~57'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[11]~55 phase_acc:inst12|acc[12]~57 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.247 ns phase_acc:inst12\|acc\[13\]~59 15 COMB LCCOMB_X22_Y9_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.247 ns; Loc. = LCCOMB_X22_Y9_N26; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[13\]~59'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[12]~57 phase_acc:inst12|acc[13]~59 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.333 ns phase_acc:inst12\|acc\[14\]~61 16 COMB LCCOMB_X22_Y9_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.333 ns; Loc. = LCCOMB_X22_Y9_N28; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[14\]~61'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[13]~59 phase_acc:inst12|acc[14]~61 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.508 ns phase_acc:inst12\|acc\[15\]~63 17 COMB LCCOMB_X22_Y9_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 2.508 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[15\]~63'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { phase_acc:inst12|acc[14]~61 phase_acc:inst12|acc[15]~63 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.594 ns phase_acc:inst12\|acc\[16\]~65 18 COMB LCCOMB_X22_Y8_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.594 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[16\]~65'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[15]~63 phase_acc:inst12|acc[16]~65 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.680 ns phase_acc:inst12\|acc\[17\]~67 19 COMB LCCOMB_X22_Y8_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.680 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[17\]~67'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[16]~65 phase_acc:inst12|acc[17]~67 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.766 ns phase_acc:inst12\|acc\[18\]~69 20 COMB LCCOMB_X22_Y8_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.766 ns; Loc. = LCCOMB_X22_Y8_N4; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[18\]~69'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[17]~67 phase_acc:inst12|acc[18]~69 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.852 ns phase_acc:inst12\|acc\[19\]~71 21 COMB LCCOMB_X22_Y8_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 2.852 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[19\]~71'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[18]~69 phase_acc:inst12|acc[19]~71 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.938 ns phase_acc:inst12\|acc\[20\]~73 22 COMB LCCOMB_X22_Y8_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 2.938 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[20\]~73'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[19]~71 phase_acc:inst12|acc[20]~73 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.024 ns phase_acc:inst12\|acc\[21\]~75 23 COMB LCCOMB_X22_Y8_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.024 ns; Loc. = LCCOMB_X22_Y8_N10; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[21\]~75'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[20]~73 phase_acc:inst12|acc[21]~75 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.110 ns phase_acc:inst12\|acc\[22\]~77 24 COMB LCCOMB_X22_Y8_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.110 ns; Loc. = LCCOMB_X22_Y8_N12; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[22\]~77'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[21]~75 phase_acc:inst12|acc[22]~77 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.300 ns phase_acc:inst12\|acc\[23\]~79 25 COMB LCCOMB_X22_Y8_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 3.300 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[23\]~79'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { phase_acc:inst12|acc[22]~77 phase_acc:inst12|acc[23]~79 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.386 ns phase_acc:inst12\|acc\[24\]~81 26 COMB LCCOMB_X22_Y8_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.386 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[24\]~81'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[23]~79 phase_acc:inst12|acc[24]~81 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.472 ns phase_acc:inst12\|acc\[25\]~83 27 COMB LCCOMB_X22_Y8_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.472 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[25\]~83'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[24]~81 phase_acc:inst12|acc[25]~83 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.558 ns phase_acc:inst12\|acc\[26\]~85 28 COMB LCCOMB_X22_Y8_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.558 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[26\]~85'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[25]~83 phase_acc:inst12|acc[26]~85 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.644 ns phase_acc:inst12\|acc\[27\]~87 29 COMB LCCOMB_X22_Y8_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.644 ns; Loc. = LCCOMB_X22_Y8_N22; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[27\]~87'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[26]~85 phase_acc:inst12|acc[27]~87 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.730 ns phase_acc:inst12\|acc\[28\]~89 30 COMB LCCOMB_X22_Y8_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 3.730 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[28\]~89'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[27]~87 phase_acc:inst12|acc[28]~89 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.816 ns phase_acc:inst12\|acc\[29\]~91 31 COMB LCCOMB_X22_Y8_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 3.816 ns; Loc. = LCCOMB_X22_Y8_N26; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[29\]~91'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[28]~89 phase_acc:inst12|acc[29]~91 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.902 ns phase_acc:inst12\|acc\[30\]~93 32 COMB LCCOMB_X22_Y8_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 3.902 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 1; COMB Node = 'phase_acc:inst12\|acc\[30\]~93'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[29]~91 phase_acc:inst12|acc[30]~93 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.408 ns phase_acc:inst12\|acc\[31\]~94 33 COMB LCCOMB_X22_Y8_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 4.408 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'phase_acc:inst12\|acc\[31\]~94'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { phase_acc:inst12|acc[30]~93 phase_acc:inst12|acc[31]~94 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.516 ns phase_acc:inst12\|acc\[31\] 34 REG LCFF_X22_Y8_N31 3 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 4.516 ns; Loc. = LCFF_X22_Y8_N31; Fanout = 3; REG Node = 'phase_acc:inst12\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { phase_acc:inst12|acc[31]~94 phase_acc:inst12|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 90.50 % ) " "Info: Total cell delay = 4.087 ns ( 90.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.429 ns ( 9.50 % ) " "Info: Total interconnect delay = 0.429 ns ( 9.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.516 ns" { phase_acc:inst12|acc[0] phase_acc:inst12|acc[0]~33 phase_acc:inst12|acc[1]~35 phase_acc:inst12|acc[2]~37 phase_acc:inst12|acc[3]~39 phase_acc:inst12|acc[4]~41 phase_acc:inst12|acc[5]~43 phase_acc:inst12|acc[6]~45 phase_acc:inst12|acc[7]~47 phase_acc:inst12|acc[8]~49 phase_acc:inst12|acc[9]~51 phase_acc:inst12|acc[10]~53 phase_acc:inst12|acc[11]~55 phase_acc:inst12|acc[12]~57 phase_acc:inst12|acc[13]~59 phase_acc:inst12|acc[14]~61 phase_acc:inst12|acc[15]~63 phase_acc:inst12|acc[16]~65 phase_acc:inst12|acc[17]~67 phase_acc:inst12|acc[18]~69 phase_acc:inst12|acc[19]~71 phase_acc:inst12|acc[20]~73 phase_acc:inst12|acc[21]~75 phase_acc:inst12|acc[22]~77 phase_acc:inst12|acc[23]~79 phase_acc:inst12|acc[24]~81 phase_acc:inst12|acc[25]~83 phase_acc:inst12|acc[26]~85 phase_acc:inst12|acc[27]~87 phase_acc:inst12|acc[28]~89 phase_acc:inst12|acc[29]~91 phase_acc:inst12|acc[30]~93 phase_acc:inst12|acc[31]~94 phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.516 ns" { phase_acc:inst12|acc[0] {} phase_acc:inst12|acc[0]~33 {} phase_acc:inst12|acc[1]~35 {} phase_acc:inst12|acc[2]~37 {} phase_acc:inst12|acc[3]~39 {} phase_acc:inst12|acc[4]~41 {} phase_acc:inst12|acc[5]~43 {} phase_acc:inst12|acc[6]~45 {} phase_acc:inst12|acc[7]~47 {} phase_acc:inst12|acc[8]~49 {} phase_acc:inst12|acc[9]~51 {} phase_acc:inst12|acc[10]~53 {} phase_acc:inst12|acc[11]~55 {} phase_acc:inst12|acc[12]~57 {} phase_acc:inst12|acc[13]~59 {} phase_acc:inst12|acc[14]~61 {} phase_acc:inst12|acc[15]~63 {} phase_acc:inst12|acc[16]~65 {} phase_acc:inst12|acc[17]~67 {} phase_acc:inst12|acc[18]~69 {} phase_acc:inst12|acc[19]~71 {} phase_acc:inst12|acc[20]~73 {} phase_acc:inst12|acc[21]~75 {} phase_acc:inst12|acc[22]~77 {} phase_acc:inst12|acc[23]~79 {} phase_acc:inst12|acc[24]~81 {} phase_acc:inst12|acc[25]~83 {} phase_acc:inst12|acc[26]~85 {} phase_acc:inst12|acc[27]~87 {} phase_acc:inst12|acc[28]~89 {} phase_acc:inst12|acc[29]~91 {} phase_acc:inst12|acc[30]~93 {} phase_acc:inst12|acc[31]~94 {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.429ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[0] {} } { 0.000ns 0.837ns 0.846ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.516 ns" { phase_acc:inst12|acc[0] phase_acc:inst12|acc[0]~33 phase_acc:inst12|acc[1]~35 phase_acc:inst12|acc[2]~37 phase_acc:inst12|acc[3]~39 phase_acc:inst12|acc[4]~41 phase_acc:inst12|acc[5]~43 phase_acc:inst12|acc[6]~45 phase_acc:inst12|acc[7]~47 phase_acc:inst12|acc[8]~49 phase_acc:inst12|acc[9]~51 phase_acc:inst12|acc[10]~53 phase_acc:inst12|acc[11]~55 phase_acc:inst12|acc[12]~57 phase_acc:inst12|acc[13]~59 phase_acc:inst12|acc[14]~61 phase_acc:inst12|acc[15]~63 phase_acc:inst12|acc[16]~65 phase_acc:inst12|acc[17]~67 phase_acc:inst12|acc[18]~69 phase_acc:inst12|acc[19]~71 phase_acc:inst12|acc[20]~73 phase_acc:inst12|acc[21]~75 phase_acc:inst12|acc[22]~77 phase_acc:inst12|acc[23]~79 phase_acc:inst12|acc[24]~81 phase_acc:inst12|acc[25]~83 phase_acc:inst12|acc[26]~85 phase_acc:inst12|acc[27]~87 phase_acc:inst12|acc[28]~89 phase_acc:inst12|acc[29]~91 phase_acc:inst12|acc[30]~93 phase_acc:inst12|acc[31]~94 phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.516 ns" { phase_acc:inst12|acc[0] {} phase_acc:inst12|acc[0]~33 {} phase_acc:inst12|acc[1]~35 {} phase_acc:inst12|acc[2]~37 {} phase_acc:inst12|acc[3]~39 {} phase_acc:inst12|acc[4]~41 {} phase_acc:inst12|acc[5]~43 {} phase_acc:inst12|acc[6]~45 {} phase_acc:inst12|acc[7]~47 {} phase_acc:inst12|acc[8]~49 {} phase_acc:inst12|acc[9]~51 {} phase_acc:inst12|acc[10]~53 {} phase_acc:inst12|acc[11]~55 {} phase_acc:inst12|acc[12]~57 {} phase_acc:inst12|acc[13]~59 {} phase_acc:inst12|acc[14]~61 {} phase_acc:inst12|acc[15]~63 {} phase_acc:inst12|acc[16]~65 {} phase_acc:inst12|acc[17]~67 {} phase_acc:inst12|acc[18]~69 {} phase_acc:inst12|acc[19]~71 {} phase_acc:inst12|acc[20]~73 {} phase_acc:inst12|acc[21]~75 {} phase_acc:inst12|acc[22]~77 {} phase_acc:inst12|acc[23]~79 {} phase_acc:inst12|acc[24]~81 {} phase_acc:inst12|acc[25]~83 {} phase_acc:inst12|acc[26]~85 {} phase_acc:inst12|acc[27]~87 {} phase_acc:inst12|acc[28]~89 {} phase_acc:inst12|acc[29]~91 {} phase_acc:inst12|acc[30]~93 {} phase_acc:inst12|acc[31]~94 {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.429ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 register freqcalc:inst3\|latch32:inst2\|qq\[16\] memory RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg0 -11.329 ns " "Info: Slack time is -11.329 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" between source register \"freqcalc:inst3\|latch32:inst2\|qq\[16\]\" and destination memory \"RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-8.359 ns + Largest register memory " "Info: + Largest register to memory requirement is -8.359 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.250 ns + " "Info: + Setup relationship between source and destination is 1.250 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.007 ns " "Info: + Latch edge is 4.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.757 ns " "Info: - Launch edge is 2.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk0 10.000 ns 2.757 ns inverted 50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" is 10.000 ns with inverted offset of 2.757 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.563 ns + Largest " "Info: + Largest clock skew is -9.563 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 destination 2.427 ns + Shortest memory " "Info: + Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" to destination memory is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 42 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G1; Fanout = 42; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.834 ns) 2.427 ns RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X23_Y7 1 " "Info: 3: + IC(0.756 ns) + CELL(0.834 ns) = 2.427 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.834 ns ( 34.36 % ) " "Info: Total cell delay = 0.834 ns ( 34.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.593 ns ( 65.64 % ) " "Info: Total interconnect delay = 1.593 ns ( 65.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 source 11.990 ns - Longest register " "Info: - Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" to source register is 11.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.970 ns) 2.646 ns div10m:inst7\|frediv_25:inst\|clk1 3 REG LCFF_X25_Y5_N31 1 " "Info: 3: + IC(0.839 ns) + CELL(0.970 ns) = 2.646 ns; Loc. = LCFF_X25_Y5_N31; Fanout = 1; REG Node = 'div10m:inst7\|frediv_25:inst\|clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.319 ns) 3.622 ns div10m:inst7\|frediv_25:inst\|clk_out 4 COMB LCCOMB_X26_Y5_N20 15 " "Info: 4: + IC(0.657 ns) + CELL(0.319 ns) = 3.622 ns; Loc. = LCCOMB_X26_Y5_N20; Fanout = 15; COMB Node = 'div10m:inst7\|frediv_25:inst\|clk_out'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.970 ns) 5.648 ns div10m:inst7\|fre_div1m_64:inst3\|s\[14\] 5 REG LCFF_X26_Y7_N21 6 " "Info: 5: + IC(1.056 ns) + CELL(0.970 ns) = 5.648 ns; Loc. = LCFF_X26_Y7_N21; Fanout = 6; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[14\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.970 ns) 7.016 ns div10m:inst7\|getandchoose:inst4\|s\[3\] 6 REG LCFF_X26_Y7_N19 5 " "Info: 6: + IC(0.398 ns) + CELL(0.970 ns) = 7.016 ns; Loc. = LCFF_X26_Y7_N19; Fanout = 5; REG Node = 'div10m:inst7\|getandchoose:inst4\|s\[3\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] } "NODE_NAME" } } { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.970 ns) 8.688 ns freqcalc:inst3\|control:inst\|current_state\[2\] 7 REG LCFF_X27_Y7_N19 7 " "Info: 7: + IC(0.702 ns) + CELL(0.970 ns) = 8.688 ns; Loc. = LCFF_X27_Y7_N19; Fanout = 7; REG Node = 'freqcalc:inst3\|control:inst\|current_state\[2\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[2] } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.532 ns) 9.710 ns freqcalc:inst3\|control:inst\|Mux6~0 8 COMB LCCOMB_X27_Y7_N20 1 " "Info: 8: + IC(0.490 ns) + CELL(0.532 ns) = 9.710 ns; Loc. = LCCOMB_X27_Y7_N20; Fanout = 1; COMB Node = 'freqcalc:inst3\|control:inst\|Mux6~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { freqcalc:inst3|control:inst|current_state[2] freqcalc:inst3|control:inst|Mux6~0 } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 10.450 ns freqcalc:inst3\|control:inst\|Mux6~0clkctrl 9 COMB CLKCTRL_G5 32 " "Info: 9: + IC(0.740 ns) + CELL(0.000 ns) = 10.450 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'freqcalc:inst3\|control:inst\|Mux6~0clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { freqcalc:inst3|control:inst|Mux6~0 freqcalc:inst3|control:inst|Mux6~0clkctrl } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.206 ns) 11.990 ns freqcalc:inst3\|latch32:inst2\|qq\[16\] 10 REG LCCOMB_X25_Y7_N16 2 " "Info: 10: + IC(1.334 ns) + CELL(0.206 ns) = 11.990 ns; Loc. = LCCOMB_X25_Y7_N16; Fanout = 2; REG Node = 'freqcalc:inst3\|latch32:inst2\|qq\[16\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { freqcalc:inst3|control:inst|Mux6~0clkctrl freqcalc:inst3|latch32:inst2|qq[16] } "NODE_NAME" } } { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.937 ns ( 41.18 % ) " "Info: Total cell delay = 4.937 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.053 ns ( 58.82 % ) " "Info: Total interconnect delay = 7.053 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.990 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[2] freqcalc:inst3|control:inst|Mux6~0 freqcalc:inst3|control:inst|Mux6~0clkctrl freqcalc:inst3|latch32:inst2|qq[16] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.990 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[2] {} freqcalc:inst3|control:inst|Mux6~0 {} freqcalc:inst3|control:inst|Mux6~0clkctrl {} freqcalc:inst3|latch32:inst2|qq[16] {} } { 0.000ns 0.837ns 0.839ns 0.657ns 1.056ns 0.398ns 0.702ns 0.490ns 0.740ns 1.334ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.970ns 0.970ns 0.970ns 0.532ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.834ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.990 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[2] freqcalc:inst3|control:inst|Mux6~0 freqcalc:inst3|control:inst|Mux6~0clkctrl freqcalc:inst3|latch32:inst2|qq[16] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.990 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[2] {} freqcalc:inst3|control:inst|Mux6~0 {} freqcalc:inst3|control:inst|Mux6~0clkctrl {} freqcalc:inst3|latch32:inst2|qq[16] {} } { 0.000ns 0.837ns 0.839ns 0.657ns 1.056ns 0.398ns 0.702ns 0.490ns 0.740ns 1.334ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.970ns 0.970ns 0.970ns 0.532ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.834ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.990 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[2] freqcalc:inst3|control:inst|Mux6~0 freqcalc:inst3|control:inst|Mux6~0clkctrl freqcalc:inst3|latch32:inst2|qq[16] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.990 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[2] {} freqcalc:inst3|control:inst|Mux6~0 {} freqcalc:inst3|control:inst|Mux6~0clkctrl {} freqcalc:inst3|latch32:inst2|qq[16] {} } { 0.000ns 0.837ns 0.839ns 0.657ns 1.056ns 0.398ns 0.702ns 0.490ns 0.740ns 1.334ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.970ns 0.970ns 0.970ns 0.532ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.970 ns - Longest register memory " "Info: - Longest register to memory delay is 2.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freqcalc:inst3\|latch32:inst2\|qq\[16\] 1 REG LCCOMB_X25_Y7_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y7_N16; Fanout = 2; REG Node = 'freqcalc:inst3\|latch32:inst2\|qq\[16\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { freqcalc:inst3|latch32:inst2|qq[16] } "NODE_NAME" } } { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 0.757 ns D\[0\]~24 2 COMB LCCOMB_X25_Y7_N24 1 " "Info: 2: + IC(0.387 ns) + CELL(0.370 ns) = 0.757 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 1; COMB Node = 'D\[0\]~24'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { freqcalc:inst3|latch32:inst2|qq[16] D[0]~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.206 ns) 1.627 ns D\[0\]~25 3 COMB LCCOMB_X24_Y7_N28 4 " "Info: 3: + IC(0.664 ns) + CELL(0.206 ns) = 1.627 ns; Loc. = LCCOMB_X24_Y7_N28; Fanout = 4; COMB Node = 'D\[0\]~25'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { D[0]~24 D[0]~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.128 ns) 2.970 ns RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X23_Y7 1 " "Info: 4: + IC(1.215 ns) + CELL(0.128 ns) = 2.970 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { D[0]~25 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.704 ns ( 23.70 % ) " "Info: Total cell delay = 0.704 ns ( 23.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.266 ns ( 76.30 % ) " "Info: Total interconnect delay = 2.266 ns ( 76.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.970 ns" { freqcalc:inst3|latch32:inst2|qq[16] D[0]~24 D[0]~25 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.970 ns" { freqcalc:inst3|latch32:inst2|qq[16] {} D[0]~24 {} D[0]~25 {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.387ns 0.664ns 1.215ns } { 0.000ns 0.370ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.834ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.990 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[2] freqcalc:inst3|control:inst|Mux6~0 freqcalc:inst3|control:inst|Mux6~0clkctrl freqcalc:inst3|latch32:inst2|qq[16] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.990 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[2] {} freqcalc:inst3|control:inst|Mux6~0 {} freqcalc:inst3|control:inst|Mux6~0clkctrl {} freqcalc:inst3|latch32:inst2|qq[16] {} } { 0.000ns 0.837ns 0.839ns 0.657ns 1.056ns 0.398ns 0.702ns 0.490ns 0.740ns 1.334ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.970ns 0.970ns 0.970ns 0.532ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.970 ns" { freqcalc:inst3|latch32:inst2|qq[16] D[0]~24 D[0]~25 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.970 ns" { freqcalc:inst3|latch32:inst2|qq[16] {} D[0]~24 {} D[0]~25 {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.387ns 0.664ns 1.215ns } { 0.000ns 0.370ns 0.206ns 0.128ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL80M:inst6\|altpll:altpll_component\|_clk2' 16 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL80M:inst6\|altpll:altpll_component\|_clk2' along 16 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK25M register FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[5\] register FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\] 33.214 ns " "Info: Slack time is 33.214 ns for clock \"CLK25M\" between source register \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[5\]\" and destination register \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "147.36 MHz 6.786 ns " "Info: Fmax is 147.36 MHz (period= 6.786 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.736 ns + Largest register register " "Info: + Largest register to register requirement is 39.736 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK25M 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK25M\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK25M 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK25M\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25M destination 2.761 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK25M\" to destination register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK25M 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK25M'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25M } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK25M~clkctrl 2 COMB CLKCTRL_G0 73 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G0; Fanout = 73; COMB Node = 'CLK25M~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK25M CLK25M~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.761 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\] 3 REG LCFF_X20_Y11_N11 5 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X20_Y11_N11; Fanout = 5; REG Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.96 % ) " "Info: Total cell delay = 1.766 ns ( 63.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 36.04 % ) " "Info: Total interconnect delay = 0.995 ns ( 36.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25M source 2.761 ns - Longest register " "Info: - Longest clock path from clock \"CLK25M\" to source register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK25M 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK25M'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25M } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK25M~clkctrl 2 COMB CLKCTRL_G0 73 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G0; Fanout = 73; COMB Node = 'CLK25M~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK25M CLK25M~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.761 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[5\] 3 REG LCFF_X20_Y11_N7 8 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X20_Y11_N7; Fanout = 8; REG Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[5\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] } "NODE_NAME" } } { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.96 % ) " "Info: Total cell delay = 1.766 ns ( 63.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 36.04 % ) " "Info: Total interconnect delay = 0.995 ns ( 36.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.522 ns - Longest register register " "Info: - Longest register to register delay is 6.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[5\] 1 REG LCFF_X20_Y11_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y11_N7; Fanout = 8; REG Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[5\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] } "NODE_NAME" } } { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.650 ns) 1.797 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|cmpr_t16:wrfull_eq_comp\|aneb_result_wire\[0\]~2 2 COMB LCCOMB_X17_Y11_N20 1 " "Info: 2: + IC(1.147 ns) + CELL(0.650 ns) = 1.797 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 1; COMB Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|cmpr_t16:wrfull_eq_comp\|aneb_result_wire\[0\]~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:wrfull_eq_comp|aneb_result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_t16.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/cmpr_t16.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.319 ns) 3.138 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|cmpr_t16:wrfull_eq_comp\|aneb_result_wire\[0\]~4 3 COMB LCCOMB_X20_Y11_N16 3 " "Info: 3: + IC(1.022 ns) + CELL(0.319 ns) = 3.138 ns; Loc. = LCCOMB_X20_Y11_N16; Fanout = 3; COMB Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|cmpr_t16:wrfull_eq_comp\|aneb_result_wire\[0\]~4'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:wrfull_eq_comp|aneb_result_wire[0]~2 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:wrfull_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_t16.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/cmpr_t16.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.624 ns) 4.441 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|_~1 4 COMB LCCOMB_X21_Y11_N20 4 " "Info: 4: + IC(0.679 ns) + CELL(0.624 ns) = 4.441 ns; Loc. = LCCOMB_X21_Y11_N20; Fanout = 4; COMB Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|_~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:wrfull_eq_comp|aneb_result_wire[0]~4 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|_~1 } "NODE_NAME" } } { "db/dcfifo_4cf1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.647 ns) 5.524 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|cntr_cout\[5\]~0 5 COMB LCCOMB_X21_Y11_N6 3 " "Info: 5: + IC(0.436 ns) + CELL(0.647 ns) = 5.524 ns; Loc. = LCCOMB_X21_Y11_N6; Fanout = 3; COMB Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|cntr_cout\[5\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|_~1 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|cntr_cout[5]~0 } "NODE_NAME" } } { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 42 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.206 ns) 6.414 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\]~2 6 COMB LCCOMB_X20_Y11_N10 1 " "Info: 6: + IC(0.684 ns) + CELL(0.206 ns) = 6.414 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 1; COMB Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\]~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|cntr_cout[5]~0 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]~2 } "NODE_NAME" } } { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.522 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\] 7 REG LCFF_X20_Y11_N11 5 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.522 ns; Loc. = LCFF_X20_Y11_N11; Fanout = 5; REG Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]~2 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 39.16 % ) " "Info: Total cell delay = 2.554 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.968 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.968 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.522 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:wrfull_eq_comp|aneb_result_wire[0]~2 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:wrfull_eq_comp|aneb_result_wire[0]~4 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|_~1 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|cntr_cout[5]~0 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]~2 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.522 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:wrfull_eq_comp|aneb_result_wire[0]~2 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:wrfull_eq_comp|aneb_result_wire[0]~4 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|_~1 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|cntr_cout[5]~0 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]~2 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 1.147ns 1.022ns 0.679ns 0.436ns 0.684ns 0.000ns } { 0.000ns 0.650ns 0.319ns 0.624ns 0.647ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.522 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:wrfull_eq_comp|aneb_result_wire[0]~2 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:wrfull_eq_comp|aneb_result_wire[0]~4 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|_~1 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|cntr_cout[5]~0 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]~2 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.522 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5] {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:wrfull_eq_comp|aneb_result_wire[0]~2 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|cmpr_t16:wrfull_eq_comp|aneb_result_wire[0]~4 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|_~1 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|cntr_cout[5]~0 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]~2 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 1.147ns 1.022ns 0.679ns 0.436ns 0.684ns 0.000ns } { 0.000ns 0.650ns 0.319ns 0.624ns 0.647ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "NADV memory FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[11\] register LATCH_AD:inst2\|AD\[11\]\$latch 67.94 MHz 14.718 ns Internal " "Info: Clock \"NADV\" has Internal fmax of 67.94 MHz between source memory \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[11\]\" and destination register \"LATCH_AD:inst2\|AD\[11\]\$latch\" (period= 14.718 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.841 ns + Longest memory register " "Info: + Longest memory to register delay is 4.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[11\] 1 MEM M4K_X23_Y11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y11; Fanout = 2; MEM Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[11\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[11] } "NODE_NAME" } } { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.206 ns) 2.181 ns D\[11\]~47 2 COMB LCCOMB_X20_Y6_N24 1 " "Info: 2: + IC(1.866 ns) + CELL(0.206 ns) = 2.181 ns; Loc. = LCCOMB_X20_Y6_N24; Fanout = 1; COMB Node = 'D\[11\]~47'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[11] D[11]~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.650 ns) 3.221 ns D\[11\]~48 3 COMB LCCOMB_X20_Y6_N22 1 " "Info: 3: + IC(0.390 ns) + CELL(0.650 ns) = 3.221 ns; Loc. = LCCOMB_X20_Y6_N22; Fanout = 1; COMB Node = 'D\[11\]~48'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { D[11]~47 D[11]~48 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.616 ns) 4.841 ns LATCH_AD:inst2\|AD\[11\]\$latch 4 REG LCCOMB_X19_Y6_N14 1 " "Info: 4: + IC(1.004 ns) + CELL(0.616 ns) = 4.841 ns; Loc. = LCCOMB_X19_Y6_N14; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[11\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { D[11]~48 LATCH_AD:inst2|AD[11]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.581 ns ( 32.66 % ) " "Info: Total cell delay = 1.581 ns ( 32.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.260 ns ( 67.34 % ) " "Info: Total interconnect delay = 3.260 ns ( 67.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.841 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[11] D[11]~47 D[11]~48 LATCH_AD:inst2|AD[11]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.841 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[11] {} D[11]~47 {} D[11]~48 {} LATCH_AD:inst2|AD[11]$latch {} } { 0.000ns 1.866ns 0.390ns 1.004ns } { 0.109ns 0.206ns 0.650ns 0.616ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.305 ns - Smallest " "Info: - Smallest clock skew is -1.305 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 8.174 ns + Shortest register " "Info: + Shortest clock path from clock \"NADV\" to destination register is 8.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.938 ns) + CELL(0.206 ns) 5.254 ns LATCH_AD:inst2\|AD\[0\]~0 2 COMB LCCOMB_X27_Y7_N10 1 " "Info: 2: + IC(3.938 ns) + CELL(0.206 ns) = 5.254 ns; Loc. = LCCOMB_X27_Y7_N10; Fanout = 1; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { NADV LATCH_AD:inst2|AD[0]~0 } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.000 ns) 6.641 ns LATCH_AD:inst2\|AD\[0\]~0clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(1.387 ns) + CELL(0.000 ns) = 6.641 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.206 ns) 8.174 ns LATCH_AD:inst2\|AD\[11\]\$latch 4 REG LCCOMB_X19_Y6_N14 1 " "Info: 4: + IC(1.327 ns) + CELL(0.206 ns) = 8.174 ns; Loc. = LCCOMB_X19_Y6_N14; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[11\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[11]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 18.62 % ) " "Info: Total cell delay = 1.522 ns ( 18.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.652 ns ( 81.38 % ) " "Info: Total interconnect delay = 6.652 ns ( 81.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.174 ns" { NADV LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[11]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.174 ns" { NADV {} NADV~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[11]$latch {} } { 0.000ns 0.000ns 3.938ns 1.387ns 1.327ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 9.479 ns - Longest memory " "Info: - Longest clock path from clock \"NADV\" to source memory is 9.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.970 ns) 3.468 ns LATCH_ADDR:inst9\|ADDR\[9\] 2 REG LCFF_X21_Y7_N15 4 " "Info: 2: + IC(1.388 ns) + CELL(0.970 ns) = 3.468 ns; Loc. = LCFF_X21_Y7_N15; Fanout = 4; REG Node = 'LATCH_ADDR:inst9\|ADDR\[9\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { NADV LATCH_ADDR:inst9|ADDR[9] } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.539 ns) 4.451 ns DECODER_ADDR:inst\|Equal0~1 3 COMB LCCOMB_X21_Y7_N0 1 " "Info: 3: + IC(0.444 ns) + CELL(0.539 ns) = 4.451 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'DECODER_ADDR:inst\|Equal0~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { LATCH_ADDR:inst9|ADDR[9] DECODER_ADDR:inst|Equal0~1 } "NODE_NAME" } } { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.370 ns) 5.486 ns DECODER_ADDR:inst\|Equal0~2 4 COMB LCCOMB_X20_Y7_N2 4 " "Info: 4: + IC(0.665 ns) + CELL(0.370 ns) = 5.486 ns; Loc. = LCCOMB_X20_Y7_N2; Fanout = 4; COMB Node = 'DECODER_ADDR:inst\|Equal0~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { DECODER_ADDR:inst|Equal0~1 DECODER_ADDR:inst|Equal0~2 } "NODE_NAME" } } { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.206 ns) 6.384 ns inst22 5 COMB LCCOMB_X21_Y7_N22 4 " "Info: 5: + IC(0.692 ns) + CELL(0.206 ns) = 6.384 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 4; COMB Node = 'inst22'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { DECODER_ADDR:inst|Equal0~2 inst22 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.000 ns) 7.875 ns inst22~clkctrl 6 COMB CLKCTRL_G4 62 " "Info: 6: + IC(1.491 ns) + CELL(0.000 ns) = 7.875 ns; Loc. = CLKCTRL_G4; Fanout = 62; COMB Node = 'inst22~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { inst22 inst22~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.815 ns) 9.479 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[11\] 7 MEM M4K_X23_Y11 2 " "Info: 7: + IC(0.789 ns) + CELL(0.815 ns) = 9.479 ns; Loc. = M4K_X23_Y11; Fanout = 2; MEM Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[11\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { inst22~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[11] } "NODE_NAME" } } { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.010 ns ( 42.30 % ) " "Info: Total cell delay = 4.010 ns ( 42.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.469 ns ( 57.70 % ) " "Info: Total interconnect delay = 5.469 ns ( 57.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.479 ns" { NADV LATCH_ADDR:inst9|ADDR[9] DECODER_ADDR:inst|Equal0~1 DECODER_ADDR:inst|Equal0~2 inst22 inst22~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[11] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.479 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[9] {} DECODER_ADDR:inst|Equal0~1 {} DECODER_ADDR:inst|Equal0~2 {} inst22 {} inst22~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[11] {} } { 0.000ns 0.000ns 1.388ns 0.444ns 0.665ns 0.692ns 1.491ns 0.789ns } { 0.000ns 1.110ns 0.970ns 0.539ns 0.370ns 0.206ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.174 ns" { NADV LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[11]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.174 ns" { NADV {} NADV~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[11]$latch {} } { 0.000ns 0.000ns 3.938ns 1.387ns 1.327ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.479 ns" { NADV LATCH_ADDR:inst9|ADDR[9] DECODER_ADDR:inst|Equal0~1 DECODER_ADDR:inst|Equal0~2 inst22 inst22~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[11] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.479 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[9] {} DECODER_ADDR:inst|Equal0~1 {} DECODER_ADDR:inst|Equal0~2 {} inst22 {} inst22~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[11] {} } { 0.000ns 0.000ns 1.388ns 0.444ns 0.665ns 0.692ns 1.491ns 0.789ns } { 0.000ns 1.110ns 0.970ns 0.539ns 0.370ns 0.206ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.953 ns + " "Info: + Micro setup delay of destination is 0.953 ns" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 38 2 0 } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.841 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[11] D[11]~47 D[11]~48 LATCH_AD:inst2|AD[11]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.841 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[11] {} D[11]~47 {} D[11]~48 {} LATCH_AD:inst2|AD[11]$latch {} } { 0.000ns 1.866ns 0.390ns 1.004ns } { 0.109ns 0.206ns 0.650ns 0.616ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.174 ns" { NADV LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[11]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.174 ns" { NADV {} NADV~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[11]$latch {} } { 0.000ns 0.000ns 3.938ns 1.387ns 1.327ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.479 ns" { NADV LATCH_ADDR:inst9|ADDR[9] DECODER_ADDR:inst|Equal0~1 DECODER_ADDR:inst|Equal0~2 inst22 inst22~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[11] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.479 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[9] {} DECODER_ADDR:inst|Equal0~1 {} DECODER_ADDR:inst|Equal0~2 {} inst22 {} inst22~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[11] {} } { 0.000ns 0.000ns 1.388ns 0.444ns 0.665ns 0.692ns 1.491ns 0.789ns } { 0.000ns 1.110ns 0.970ns 0.539ns 0.370ns 0.206ns 0.000ns 0.815ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "NOE register LATCH_DATA:inst1\|DATA\[0\]_99 register LATCH_AD:inst2\|AD\[0\]\$latch 63.09 MHz 15.85 ns Internal " "Info: Clock \"NOE\" has Internal fmax of 63.09 MHz between source register \"LATCH_DATA:inst1\|DATA\[0\]_99\" and destination register \"LATCH_AD:inst2\|AD\[0\]\$latch\" (period= 15.85 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.504 ns + Longest register register " "Info: + Longest register to register delay is 8.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LATCH_DATA:inst1\|DATA\[0\]_99 1 REG LCCOMB_X19_Y7_N24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 3; REG Node = 'LATCH_DATA:inst1\|DATA\[0\]_99'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.270 ns) + CELL(0.651 ns) 2.921 ns D\[0\]~46 2 COMB LCCOMB_X21_Y7_N10 18 " "Info: 2: + IC(2.270 ns) + CELL(0.651 ns) = 2.921 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 18; COMB Node = 'D\[0\]~46'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { LATCH_DATA:inst1|DATA[0]_99 D[0]~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.206 ns) 4.235 ns D\[0\]~69 3 COMB LCCOMB_X25_Y7_N8 1 " "Info: 3: + IC(1.108 ns) + CELL(0.206 ns) = 4.235 ns; Loc. = LCCOMB_X25_Y7_N8; Fanout = 1; COMB Node = 'D\[0\]~69'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { D[0]~46 D[0]~69 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.651 ns) 5.940 ns D\[0\]~70 4 COMB LCCOMB_X24_Y7_N12 1 " "Info: 4: + IC(1.054 ns) + CELL(0.651 ns) = 5.940 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 1; COMB Node = 'D\[0\]~70'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { D[0]~69 D[0]~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.370 ns) 8.504 ns LATCH_AD:inst2\|AD\[0\]\$latch 5 REG LCCOMB_X19_Y7_N0 1 " "Info: 5: + IC(2.194 ns) + CELL(0.370 ns) = 8.504 ns; Loc. = LCCOMB_X19_Y7_N0; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[0\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { D[0]~70 LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.878 ns ( 22.08 % ) " "Info: Total cell delay = 1.878 ns ( 22.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.626 ns ( 77.92 % ) " "Info: Total interconnect delay = 6.626 ns ( 77.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.504 ns" { LATCH_DATA:inst1|DATA[0]_99 D[0]~46 D[0]~69 D[0]~70 LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.504 ns" { LATCH_DATA:inst1|DATA[0]_99 {} D[0]~46 {} D[0]~69 {} D[0]~70 {} LATCH_AD:inst2|AD[0]$latch {} } { 0.000ns 2.270ns 1.108ns 1.054ns 2.194ns } { 0.000ns 0.651ns 0.206ns 0.651ns 0.370ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.778 ns - Smallest " "Info: - Smallest clock skew is 1.778 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NOE destination 6.073 ns + Shortest register " "Info: + Shortest clock path from clock \"NOE\" to destination register is 6.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 11 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 11; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.624 ns) 3.156 ns LATCH_AD:inst2\|AD\[0\]~0 2 COMB LCCOMB_X27_Y7_N10 1 " "Info: 2: + IC(1.422 ns) + CELL(0.624 ns) = 3.156 ns; Loc. = LCCOMB_X27_Y7_N10; Fanout = 1; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { NOE LATCH_AD:inst2|AD[0]~0 } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.000 ns) 4.543 ns LATCH_AD:inst2\|AD\[0\]~0clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(1.387 ns) + CELL(0.000 ns) = 4.543 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.206 ns) 6.073 ns LATCH_AD:inst2\|AD\[0\]\$latch 4 REG LCCOMB_X19_Y7_N0 1 " "Info: 4: + IC(1.324 ns) + CELL(0.206 ns) = 6.073 ns; Loc. = LCCOMB_X19_Y7_N0; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[0\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.940 ns ( 31.94 % ) " "Info: Total cell delay = 1.940 ns ( 31.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.133 ns ( 68.06 % ) " "Info: Total interconnect delay = 4.133 ns ( 68.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.073 ns" { NOE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.073 ns" { NOE {} NOE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[0]$latch {} } { 0.000ns 0.000ns 1.422ns 1.387ns 1.324ns } { 0.000ns 1.110ns 0.624ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NOE source 4.295 ns - Longest register " "Info: - Longest clock path from clock \"NOE\" to source register is 4.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 11 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 11; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.589 ns) 3.109 ns LATCH_DATA:inst1\|DATA\[0\]~0 2 COMB LCCOMB_X20_Y7_N10 17 " "Info: 2: + IC(1.410 ns) + CELL(0.589 ns) = 3.109 ns; Loc. = LCCOMB_X20_Y7_N10; Fanout = 17; COMB Node = 'LATCH_DATA:inst1\|DATA\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { NOE LATCH_DATA:inst1|DATA[0]~0 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.370 ns) 4.295 ns LATCH_DATA:inst1\|DATA\[0\]_99 3 REG LCCOMB_X19_Y7_N24 3 " "Info: 3: + IC(0.816 ns) + CELL(0.370 ns) = 4.295 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 3; REG Node = 'LATCH_DATA:inst1\|DATA\[0\]_99'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.069 ns ( 48.17 % ) " "Info: Total cell delay = 2.069 ns ( 48.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.226 ns ( 51.83 % ) " "Info: Total interconnect delay = 2.226 ns ( 51.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { NOE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.295 ns" { NOE {} NOE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[0]_99 {} } { 0.000ns 0.000ns 1.410ns 0.816ns } { 0.000ns 1.110ns 0.589ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.073 ns" { NOE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.073 ns" { NOE {} NOE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[0]$latch {} } { 0.000ns 0.000ns 1.422ns 1.387ns 1.324ns } { 0.000ns 1.110ns 0.624ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { NOE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.295 ns" { NOE {} NOE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[0]_99 {} } { 0.000ns 0.000ns 1.410ns 0.816ns } { 0.000ns 1.110ns 0.589ns 0.370ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.199 ns + " "Info: + Micro setup delay of destination is 1.199 ns" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.504 ns" { LATCH_DATA:inst1|DATA[0]_99 D[0]~46 D[0]~69 D[0]~70 LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.504 ns" { LATCH_DATA:inst1|DATA[0]_99 {} D[0]~46 {} D[0]~69 {} D[0]~70 {} LATCH_AD:inst2|AD[0]$latch {} } { 0.000ns 2.270ns 1.108ns 1.054ns 2.194ns } { 0.000ns 0.651ns 0.206ns 0.651ns 0.370ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.073 ns" { NOE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.073 ns" { NOE {} NOE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[0]$latch {} } { 0.000ns 0.000ns 1.422ns 1.387ns 1.324ns } { 0.000ns 1.110ns 0.624ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { NOE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.295 ns" { NOE {} NOE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[0]_99 {} } { 0.000ns 0.000ns 1.410ns 0.816ns } { 0.000ns 1.110ns 0.589ns 0.370ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "NWE register LATCH_DATA:inst1\|DATA\[0\]_99 register LATCH_AD:inst2\|AD\[0\]\$latch 71.46 MHz 13.994 ns Internal " "Info: Clock \"NWE\" has Internal fmax of 71.46 MHz between source register \"LATCH_DATA:inst1\|DATA\[0\]_99\" and destination register \"LATCH_AD:inst2\|AD\[0\]\$latch\" (period= 13.994 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.504 ns + Longest register register " "Info: + Longest register to register delay is 8.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LATCH_DATA:inst1\|DATA\[0\]_99 1 REG LCCOMB_X19_Y7_N24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 3; REG Node = 'LATCH_DATA:inst1\|DATA\[0\]_99'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.270 ns) + CELL(0.651 ns) 2.921 ns D\[0\]~46 2 COMB LCCOMB_X21_Y7_N10 18 " "Info: 2: + IC(2.270 ns) + CELL(0.651 ns) = 2.921 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 18; COMB Node = 'D\[0\]~46'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { LATCH_DATA:inst1|DATA[0]_99 D[0]~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.206 ns) 4.235 ns D\[0\]~69 3 COMB LCCOMB_X25_Y7_N8 1 " "Info: 3: + IC(1.108 ns) + CELL(0.206 ns) = 4.235 ns; Loc. = LCCOMB_X25_Y7_N8; Fanout = 1; COMB Node = 'D\[0\]~69'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { D[0]~46 D[0]~69 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.651 ns) 5.940 ns D\[0\]~70 4 COMB LCCOMB_X24_Y7_N12 1 " "Info: 4: + IC(1.054 ns) + CELL(0.651 ns) = 5.940 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 1; COMB Node = 'D\[0\]~70'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { D[0]~69 D[0]~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.370 ns) 8.504 ns LATCH_AD:inst2\|AD\[0\]\$latch 5 REG LCCOMB_X19_Y7_N0 1 " "Info: 5: + IC(2.194 ns) + CELL(0.370 ns) = 8.504 ns; Loc. = LCCOMB_X19_Y7_N0; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[0\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { D[0]~70 LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.878 ns ( 22.08 % ) " "Info: Total cell delay = 1.878 ns ( 22.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.626 ns ( 77.92 % ) " "Info: Total interconnect delay = 6.626 ns ( 77.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.504 ns" { LATCH_DATA:inst1|DATA[0]_99 D[0]~46 D[0]~69 D[0]~70 LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.504 ns" { LATCH_DATA:inst1|DATA[0]_99 {} D[0]~46 {} D[0]~69 {} D[0]~70 {} LATCH_AD:inst2|AD[0]$latch {} } { 0.000ns 2.270ns 1.108ns 1.054ns 2.194ns } { 0.000ns 0.651ns 0.206ns 0.651ns 0.370ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.706 ns - Smallest " "Info: - Smallest clock skew is 2.706 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 6.710 ns + Shortest register " "Info: + Shortest clock path from clock \"NWE\" to destination register is 6.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.313 ns) + CELL(0.370 ns) 3.793 ns LATCH_AD:inst2\|AD\[0\]~0 2 COMB LCCOMB_X27_Y7_N10 1 " "Info: 2: + IC(2.313 ns) + CELL(0.370 ns) = 3.793 ns; Loc. = LCCOMB_X27_Y7_N10; Fanout = 1; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { NWE LATCH_AD:inst2|AD[0]~0 } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.000 ns) 5.180 ns LATCH_AD:inst2\|AD\[0\]~0clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(1.387 ns) + CELL(0.000 ns) = 5.180 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.206 ns) 6.710 ns LATCH_AD:inst2\|AD\[0\]\$latch 4 REG LCCOMB_X19_Y7_N0 1 " "Info: 4: + IC(1.324 ns) + CELL(0.206 ns) = 6.710 ns; Loc. = LCCOMB_X19_Y7_N0; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[0\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 25.13 % ) " "Info: Total cell delay = 1.686 ns ( 25.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.024 ns ( 74.87 % ) " "Info: Total interconnect delay = 5.024 ns ( 74.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { NWE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { NWE {} NWE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[0]$latch {} } { 0.000ns 0.000ns 2.313ns 1.387ns 1.324ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE source 4.004 ns - Longest register " "Info: - Longest clock path from clock \"NWE\" to source register is 4.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.206 ns) 2.818 ns LATCH_DATA:inst1\|DATA\[0\]~0 2 COMB LCCOMB_X20_Y7_N10 17 " "Info: 2: + IC(1.502 ns) + CELL(0.206 ns) = 2.818 ns; Loc. = LCCOMB_X20_Y7_N10; Fanout = 17; COMB Node = 'LATCH_DATA:inst1\|DATA\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.370 ns) 4.004 ns LATCH_DATA:inst1\|DATA\[0\]_99 3 REG LCCOMB_X19_Y7_N24 3 " "Info: 3: + IC(0.816 ns) + CELL(0.370 ns) = 4.004 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 3; REG Node = 'LATCH_DATA:inst1\|DATA\[0\]_99'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 42.11 % ) " "Info: Total cell delay = 1.686 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.318 ns ( 57.89 % ) " "Info: Total interconnect delay = 2.318 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.004 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.004 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[0]_99 {} } { 0.000ns 0.000ns 1.502ns 0.816ns } { 0.000ns 1.110ns 0.206ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { NWE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { NWE {} NWE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[0]$latch {} } { 0.000ns 0.000ns 2.313ns 1.387ns 1.324ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.004 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.004 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[0]_99 {} } { 0.000ns 0.000ns 1.502ns 0.816ns } { 0.000ns 1.110ns 0.206ns 0.370ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.199 ns + " "Info: + Micro setup delay of destination is 1.199 ns" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.504 ns" { LATCH_DATA:inst1|DATA[0]_99 D[0]~46 D[0]~69 D[0]~70 LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.504 ns" { LATCH_DATA:inst1|DATA[0]_99 {} D[0]~46 {} D[0]~69 {} D[0]~70 {} LATCH_AD:inst2|AD[0]$latch {} } { 0.000ns 2.270ns 1.108ns 1.054ns 2.194ns } { 0.000ns 0.651ns 0.206ns 0.651ns 0.370ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { NWE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[0]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { NWE {} NWE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[0]$latch {} } { 0.000ns 0.000ns 2.313ns 1.387ns 1.324ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.004 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.004 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[0]_99 {} } { 0.000ns 0.000ns 1.502ns 0.816ns } { 0.000ns 1.110ns 0.206ns 0.370ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "COUT register freqcalc:inst3\|cnt32:inst5\|qq\[0\] register freqcalc:inst3\|cnt32:inst5\|qq\[31\] 173.13 MHz 5.776 ns Internal " "Info: Clock \"COUT\" has Internal fmax of 173.13 MHz between source register \"freqcalc:inst3\|cnt32:inst5\|qq\[0\]\" and destination register \"freqcalc:inst3\|cnt32:inst5\|qq\[31\]\" (period= 5.776 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.535 ns + Longest register register " "Info: + Longest register to register delay is 5.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freqcalc:inst3\|cnt32:inst5\|qq\[0\] 1 REG LCFF_X25_Y8_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 4; REG Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { freqcalc:inst3|cnt32:inst5|qq[0] } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.621 ns) 2.130 ns freqcalc:inst3\|cnt32:inst5\|qq\[1\]~32 2 COMB LCCOMB_X27_Y9_N2 2 " "Info: 2: + IC(1.509 ns) + CELL(0.621 ns) = 2.130 ns; Loc. = LCCOMB_X27_Y9_N2; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[1\]~32'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { freqcalc:inst3|cnt32:inst5|qq[0] freqcalc:inst3|cnt32:inst5|qq[1]~32 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.216 ns freqcalc:inst3\|cnt32:inst5\|qq\[2\]~34 3 COMB LCCOMB_X27_Y9_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.216 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[2\]~34'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[1]~32 freqcalc:inst3|cnt32:inst5|qq[2]~34 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.302 ns freqcalc:inst3\|cnt32:inst5\|qq\[3\]~36 4 COMB LCCOMB_X27_Y9_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.302 ns; Loc. = LCCOMB_X27_Y9_N6; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[3\]~36'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[2]~34 freqcalc:inst3|cnt32:inst5|qq[3]~36 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.388 ns freqcalc:inst3\|cnt32:inst5\|qq\[4\]~38 5 COMB LCCOMB_X27_Y9_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.388 ns; Loc. = LCCOMB_X27_Y9_N8; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[4\]~38'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[3]~36 freqcalc:inst3|cnt32:inst5|qq[4]~38 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.474 ns freqcalc:inst3\|cnt32:inst5\|qq\[5\]~40 6 COMB LCCOMB_X27_Y9_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.474 ns; Loc. = LCCOMB_X27_Y9_N10; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[5\]~40'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[4]~38 freqcalc:inst3|cnt32:inst5|qq[5]~40 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.560 ns freqcalc:inst3\|cnt32:inst5\|qq\[6\]~42 7 COMB LCCOMB_X27_Y9_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.560 ns; Loc. = LCCOMB_X27_Y9_N12; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[6\]~42'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[5]~40 freqcalc:inst3|cnt32:inst5|qq[6]~42 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.750 ns freqcalc:inst3\|cnt32:inst5\|qq\[7\]~44 8 COMB LCCOMB_X27_Y9_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 2.750 ns; Loc. = LCCOMB_X27_Y9_N14; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[7\]~44'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { freqcalc:inst3|cnt32:inst5|qq[6]~42 freqcalc:inst3|cnt32:inst5|qq[7]~44 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.836 ns freqcalc:inst3\|cnt32:inst5\|qq\[8\]~46 9 COMB LCCOMB_X27_Y9_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.836 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[8\]~46'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[7]~44 freqcalc:inst3|cnt32:inst5|qq[8]~46 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.922 ns freqcalc:inst3\|cnt32:inst5\|qq\[9\]~48 10 COMB LCCOMB_X27_Y9_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.922 ns; Loc. = LCCOMB_X27_Y9_N18; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[9\]~48'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[8]~46 freqcalc:inst3|cnt32:inst5|qq[9]~48 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.008 ns freqcalc:inst3\|cnt32:inst5\|qq\[10\]~50 11 COMB LCCOMB_X27_Y9_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.008 ns; Loc. = LCCOMB_X27_Y9_N20; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[10\]~50'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[9]~48 freqcalc:inst3|cnt32:inst5|qq[10]~50 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.094 ns freqcalc:inst3\|cnt32:inst5\|qq\[11\]~52 12 COMB LCCOMB_X27_Y9_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.094 ns; Loc. = LCCOMB_X27_Y9_N22; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[11\]~52'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[10]~50 freqcalc:inst3|cnt32:inst5|qq[11]~52 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.180 ns freqcalc:inst3\|cnt32:inst5\|qq\[12\]~54 13 COMB LCCOMB_X27_Y9_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.180 ns; Loc. = LCCOMB_X27_Y9_N24; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[12\]~54'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[11]~52 freqcalc:inst3|cnt32:inst5|qq[12]~54 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.266 ns freqcalc:inst3\|cnt32:inst5\|qq\[13\]~56 14 COMB LCCOMB_X27_Y9_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.266 ns; Loc. = LCCOMB_X27_Y9_N26; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[13\]~56'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[12]~54 freqcalc:inst3|cnt32:inst5|qq[13]~56 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.352 ns freqcalc:inst3\|cnt32:inst5\|qq\[14\]~58 15 COMB LCCOMB_X27_Y9_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.352 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[14\]~58'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[13]~56 freqcalc:inst3|cnt32:inst5|qq[14]~58 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.527 ns freqcalc:inst3\|cnt32:inst5\|qq\[15\]~60 16 COMB LCCOMB_X27_Y9_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.175 ns) = 3.527 ns; Loc. = LCCOMB_X27_Y9_N30; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[15\]~60'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { freqcalc:inst3|cnt32:inst5|qq[14]~58 freqcalc:inst3|cnt32:inst5|qq[15]~60 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.613 ns freqcalc:inst3\|cnt32:inst5\|qq\[16\]~62 17 COMB LCCOMB_X27_Y8_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.613 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[16\]~62'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[15]~60 freqcalc:inst3|cnt32:inst5|qq[16]~62 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.699 ns freqcalc:inst3\|cnt32:inst5\|qq\[17\]~64 18 COMB LCCOMB_X27_Y8_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.699 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[17\]~64'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[16]~62 freqcalc:inst3|cnt32:inst5|qq[17]~64 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.785 ns freqcalc:inst3\|cnt32:inst5\|qq\[18\]~66 19 COMB LCCOMB_X27_Y8_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.785 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[18\]~66'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[17]~64 freqcalc:inst3|cnt32:inst5|qq[18]~66 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.871 ns freqcalc:inst3\|cnt32:inst5\|qq\[19\]~68 20 COMB LCCOMB_X27_Y8_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.871 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[19\]~68'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[18]~66 freqcalc:inst3|cnt32:inst5|qq[19]~68 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.957 ns freqcalc:inst3\|cnt32:inst5\|qq\[20\]~70 21 COMB LCCOMB_X27_Y8_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.957 ns; Loc. = LCCOMB_X27_Y8_N8; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[20\]~70'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[19]~68 freqcalc:inst3|cnt32:inst5|qq[20]~70 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.043 ns freqcalc:inst3\|cnt32:inst5\|qq\[21\]~72 22 COMB LCCOMB_X27_Y8_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 4.043 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[21\]~72'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[20]~70 freqcalc:inst3|cnt32:inst5|qq[21]~72 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.129 ns freqcalc:inst3\|cnt32:inst5\|qq\[22\]~74 23 COMB LCCOMB_X27_Y8_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 4.129 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[22\]~74'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[21]~72 freqcalc:inst3|cnt32:inst5|qq[22]~74 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.319 ns freqcalc:inst3\|cnt32:inst5\|qq\[23\]~76 24 COMB LCCOMB_X27_Y8_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.190 ns) = 4.319 ns; Loc. = LCCOMB_X27_Y8_N14; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[23\]~76'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { freqcalc:inst3|cnt32:inst5|qq[22]~74 freqcalc:inst3|cnt32:inst5|qq[23]~76 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.405 ns freqcalc:inst3\|cnt32:inst5\|qq\[24\]~79 25 COMB LCCOMB_X27_Y8_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 4.405 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[24\]~79'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[23]~76 freqcalc:inst3|cnt32:inst5|qq[24]~79 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.491 ns freqcalc:inst3\|cnt32:inst5\|qq\[25\]~81 26 COMB LCCOMB_X27_Y8_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.491 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[25\]~81'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[24]~79 freqcalc:inst3|cnt32:inst5|qq[25]~81 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.577 ns freqcalc:inst3\|cnt32:inst5\|qq\[26\]~83 27 COMB LCCOMB_X27_Y8_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.577 ns; Loc. = LCCOMB_X27_Y8_N20; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[26\]~83'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[25]~81 freqcalc:inst3|cnt32:inst5|qq[26]~83 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.663 ns freqcalc:inst3\|cnt32:inst5\|qq\[27\]~85 28 COMB LCCOMB_X27_Y8_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.663 ns; Loc. = LCCOMB_X27_Y8_N22; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[27\]~85'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[26]~83 freqcalc:inst3|cnt32:inst5|qq[27]~85 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.749 ns freqcalc:inst3\|cnt32:inst5\|qq\[28\]~87 29 COMB LCCOMB_X27_Y8_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.749 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[28\]~87'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[27]~85 freqcalc:inst3|cnt32:inst5|qq[28]~87 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.835 ns freqcalc:inst3\|cnt32:inst5\|qq\[29\]~89 30 COMB LCCOMB_X27_Y8_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.835 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[29\]~89'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[28]~87 freqcalc:inst3|cnt32:inst5|qq[29]~89 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.921 ns freqcalc:inst3\|cnt32:inst5\|qq\[30\]~91 31 COMB LCCOMB_X27_Y8_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.921 ns; Loc. = LCCOMB_X27_Y8_N28; Fanout = 1; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[30\]~91'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[29]~89 freqcalc:inst3|cnt32:inst5|qq[30]~91 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.427 ns freqcalc:inst3\|cnt32:inst5\|qq\[31\]~92 32 COMB LCCOMB_X27_Y8_N30 1 " "Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 5.427 ns; Loc. = LCCOMB_X27_Y8_N30; Fanout = 1; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[31\]~92'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { freqcalc:inst3|cnt32:inst5|qq[30]~91 freqcalc:inst3|cnt32:inst5|qq[31]~92 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.535 ns freqcalc:inst3\|cnt32:inst5\|qq\[31\] 33 REG LCFF_X27_Y8_N31 2 " "Info: 33: + IC(0.000 ns) + CELL(0.108 ns) = 5.535 ns; Loc. = LCFF_X27_Y8_N31; Fanout = 2; REG Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { freqcalc:inst3|cnt32:inst5|qq[31]~92 freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.026 ns ( 72.74 % ) " "Info: Total cell delay = 4.026 ns ( 72.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.509 ns ( 27.26 % ) " "Info: Total interconnect delay = 1.509 ns ( 27.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { freqcalc:inst3|cnt32:inst5|qq[0] freqcalc:inst3|cnt32:inst5|qq[1]~32 freqcalc:inst3|cnt32:inst5|qq[2]~34 freqcalc:inst3|cnt32:inst5|qq[3]~36 freqcalc:inst3|cnt32:inst5|qq[4]~38 freqcalc:inst3|cnt32:inst5|qq[5]~40 freqcalc:inst3|cnt32:inst5|qq[6]~42 freqcalc:inst3|cnt32:inst5|qq[7]~44 freqcalc:inst3|cnt32:inst5|qq[8]~46 freqcalc:inst3|cnt32:inst5|qq[9]~48 freqcalc:inst3|cnt32:inst5|qq[10]~50 freqcalc:inst3|cnt32:inst5|qq[11]~52 freqcalc:inst3|cnt32:inst5|qq[12]~54 freqcalc:inst3|cnt32:inst5|qq[13]~56 freqcalc:inst3|cnt32:inst5|qq[14]~58 freqcalc:inst3|cnt32:inst5|qq[15]~60 freqcalc:inst3|cnt32:inst5|qq[16]~62 freqcalc:inst3|cnt32:inst5|qq[17]~64 freqcalc:inst3|cnt32:inst5|qq[18]~66 freqcalc:inst3|cnt32:inst5|qq[19]~68 freqcalc:inst3|cnt32:inst5|qq[20]~70 freqcalc:inst3|cnt32:inst5|qq[21]~72 freqcalc:inst3|cnt32:inst5|qq[22]~74 freqcalc:inst3|cnt32:inst5|qq[23]~76 freqcalc:inst3|cnt32:inst5|qq[24]~79 freqcalc:inst3|cnt32:inst5|qq[25]~81 freqcalc:inst3|cnt32:inst5|qq[26]~83 freqcalc:inst3|cnt32:inst5|qq[27]~85 freqcalc:inst3|cnt32:inst5|qq[28]~87 freqcalc:inst3|cnt32:inst5|qq[29]~89 freqcalc:inst3|cnt32:inst5|qq[30]~91 freqcalc:inst3|cnt32:inst5|qq[31]~92 freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.535 ns" { freqcalc:inst3|cnt32:inst5|qq[0] {} freqcalc:inst3|cnt32:inst5|qq[1]~32 {} freqcalc:inst3|cnt32:inst5|qq[2]~34 {} freqcalc:inst3|cnt32:inst5|qq[3]~36 {} freqcalc:inst3|cnt32:inst5|qq[4]~38 {} freqcalc:inst3|cnt32:inst5|qq[5]~40 {} freqcalc:inst3|cnt32:inst5|qq[6]~42 {} freqcalc:inst3|cnt32:inst5|qq[7]~44 {} freqcalc:inst3|cnt32:inst5|qq[8]~46 {} freqcalc:inst3|cnt32:inst5|qq[9]~48 {} freqcalc:inst3|cnt32:inst5|qq[10]~50 {} freqcalc:inst3|cnt32:inst5|qq[11]~52 {} freqcalc:inst3|cnt32:inst5|qq[12]~54 {} freqcalc:inst3|cnt32:inst5|qq[13]~56 {} freqcalc:inst3|cnt32:inst5|qq[14]~58 {} freqcalc:inst3|cnt32:inst5|qq[15]~60 {} freqcalc:inst3|cnt32:inst5|qq[16]~62 {} freqcalc:inst3|cnt32:inst5|qq[17]~64 {} freqcalc:inst3|cnt32:inst5|qq[18]~66 {} freqcalc:inst3|cnt32:inst5|qq[19]~68 {} freqcalc:inst3|cnt32:inst5|qq[20]~70 {} freqcalc:inst3|cnt32:inst5|qq[21]~72 {} freqcalc:inst3|cnt32:inst5|qq[22]~74 {} freqcalc:inst3|cnt32:inst5|qq[23]~76 {} freqcalc:inst3|cnt32:inst5|qq[24]~79 {} freqcalc:inst3|cnt32:inst5|qq[25]~81 {} freqcalc:inst3|cnt32:inst5|qq[26]~83 {} freqcalc:inst3|cnt32:inst5|qq[27]~85 {} freqcalc:inst3|cnt32:inst5|qq[28]~87 {} freqcalc:inst3|cnt32:inst5|qq[29]~89 {} freqcalc:inst3|cnt32:inst5|qq[30]~91 {} freqcalc:inst3|cnt32:inst5|qq[31]~92 {} freqcalc:inst3|cnt32:inst5|qq[31] {} } { 0.000ns 1.509ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.023 ns - Smallest " "Info: - Smallest clock skew is 0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "COUT destination 2.904 ns + Shortest register " "Info: + Shortest clock path from clock \"COUT\" to destination register is 2.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns COUT 1 CLK PIN_92 32 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_92; Fanout = 32; CLK Node = 'COUT'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUT } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 360 -152 16 376 "COUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.666 ns) 2.904 ns freqcalc:inst3\|cnt32:inst5\|qq\[31\] 2 REG LCFF_X27_Y8_N31 2 " "Info: 2: + IC(1.293 ns) + CELL(0.666 ns) = 2.904 ns; Loc. = LCFF_X27_Y8_N31; Fanout = 2; REG Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 55.48 % ) " "Info: Total cell delay = 1.611 ns ( 55.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.293 ns ( 44.52 % ) " "Info: Total interconnect delay = 1.293 ns ( 44.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.904 ns" { COUT {} COUT~combout {} freqcalc:inst3|cnt32:inst5|qq[31] {} } { 0.000ns 0.000ns 1.293ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "COUT source 2.881 ns - Longest register " "Info: - Longest clock path from clock \"COUT\" to source register is 2.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns COUT 1 CLK PIN_92 32 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_92; Fanout = 32; CLK Node = 'COUT'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUT } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 360 -152 16 376 "COUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.666 ns) 2.881 ns freqcalc:inst3\|cnt32:inst5\|qq\[0\] 2 REG LCFF_X25_Y8_N17 4 " "Info: 2: + IC(1.270 ns) + CELL(0.666 ns) = 2.881 ns; Loc. = LCFF_X25_Y8_N17; Fanout = 4; REG Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[0] } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 55.92 % ) " "Info: Total cell delay = 1.611 ns ( 55.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.270 ns ( 44.08 % ) " "Info: Total interconnect delay = 1.270 ns ( 44.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { COUT {} COUT~combout {} freqcalc:inst3|cnt32:inst5|qq[0] {} } { 0.000ns 0.000ns 1.270ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.904 ns" { COUT {} COUT~combout {} freqcalc:inst3|cnt32:inst5|qq[31] {} } { 0.000ns 0.000ns 1.293ns } { 0.000ns 0.945ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { COUT {} COUT~combout {} freqcalc:inst3|cnt32:inst5|qq[0] {} } { 0.000ns 0.000ns 1.270ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { freqcalc:inst3|cnt32:inst5|qq[0] freqcalc:inst3|cnt32:inst5|qq[1]~32 freqcalc:inst3|cnt32:inst5|qq[2]~34 freqcalc:inst3|cnt32:inst5|qq[3]~36 freqcalc:inst3|cnt32:inst5|qq[4]~38 freqcalc:inst3|cnt32:inst5|qq[5]~40 freqcalc:inst3|cnt32:inst5|qq[6]~42 freqcalc:inst3|cnt32:inst5|qq[7]~44 freqcalc:inst3|cnt32:inst5|qq[8]~46 freqcalc:inst3|cnt32:inst5|qq[9]~48 freqcalc:inst3|cnt32:inst5|qq[10]~50 freqcalc:inst3|cnt32:inst5|qq[11]~52 freqcalc:inst3|cnt32:inst5|qq[12]~54 freqcalc:inst3|cnt32:inst5|qq[13]~56 freqcalc:inst3|cnt32:inst5|qq[14]~58 freqcalc:inst3|cnt32:inst5|qq[15]~60 freqcalc:inst3|cnt32:inst5|qq[16]~62 freqcalc:inst3|cnt32:inst5|qq[17]~64 freqcalc:inst3|cnt32:inst5|qq[18]~66 freqcalc:inst3|cnt32:inst5|qq[19]~68 freqcalc:inst3|cnt32:inst5|qq[20]~70 freqcalc:inst3|cnt32:inst5|qq[21]~72 freqcalc:inst3|cnt32:inst5|qq[22]~74 freqcalc:inst3|cnt32:inst5|qq[23]~76 freqcalc:inst3|cnt32:inst5|qq[24]~79 freqcalc:inst3|cnt32:inst5|qq[25]~81 freqcalc:inst3|cnt32:inst5|qq[26]~83 freqcalc:inst3|cnt32:inst5|qq[27]~85 freqcalc:inst3|cnt32:inst5|qq[28]~87 freqcalc:inst3|cnt32:inst5|qq[29]~89 freqcalc:inst3|cnt32:inst5|qq[30]~91 freqcalc:inst3|cnt32:inst5|qq[31]~92 freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.535 ns" { freqcalc:inst3|cnt32:inst5|qq[0] {} freqcalc:inst3|cnt32:inst5|qq[1]~32 {} freqcalc:inst3|cnt32:inst5|qq[2]~34 {} freqcalc:inst3|cnt32:inst5|qq[3]~36 {} freqcalc:inst3|cnt32:inst5|qq[4]~38 {} freqcalc:inst3|cnt32:inst5|qq[5]~40 {} freqcalc:inst3|cnt32:inst5|qq[6]~42 {} freqcalc:inst3|cnt32:inst5|qq[7]~44 {} freqcalc:inst3|cnt32:inst5|qq[8]~46 {} freqcalc:inst3|cnt32:inst5|qq[9]~48 {} freqcalc:inst3|cnt32:inst5|qq[10]~50 {} freqcalc:inst3|cnt32:inst5|qq[11]~52 {} freqcalc:inst3|cnt32:inst5|qq[12]~54 {} freqcalc:inst3|cnt32:inst5|qq[13]~56 {} freqcalc:inst3|cnt32:inst5|qq[14]~58 {} freqcalc:inst3|cnt32:inst5|qq[15]~60 {} freqcalc:inst3|cnt32:inst5|qq[16]~62 {} freqcalc:inst3|cnt32:inst5|qq[17]~64 {} freqcalc:inst3|cnt32:inst5|qq[18]~66 {} freqcalc:inst3|cnt32:inst5|qq[19]~68 {} freqcalc:inst3|cnt32:inst5|qq[20]~70 {} freqcalc:inst3|cnt32:inst5|qq[21]~72 {} freqcalc:inst3|cnt32:inst5|qq[22]~74 {} freqcalc:inst3|cnt32:inst5|qq[23]~76 {} freqcalc:inst3|cnt32:inst5|qq[24]~79 {} freqcalc:inst3|cnt32:inst5|qq[25]~81 {} freqcalc:inst3|cnt32:inst5|qq[26]~83 {} freqcalc:inst3|cnt32:inst5|qq[27]~85 {} freqcalc:inst3|cnt32:inst5|qq[28]~87 {} freqcalc:inst3|cnt32:inst5|qq[29]~89 {} freqcalc:inst3|cnt32:inst5|qq[30]~91 {} freqcalc:inst3|cnt32:inst5|qq[31]~92 {} freqcalc:inst3|cnt32:inst5|qq[31] {} } { 0.000ns 1.509ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.904 ns" { COUT {} COUT~combout {} freqcalc:inst3|cnt32:inst5|qq[31] {} } { 0.000ns 0.000ns 1.293ns } { 0.000ns 0.945ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.881 ns" { COUT {} COUT~combout {} freqcalc:inst3|cnt32:inst5|qq[0] {} } { 0.000ns 0.000ns 1.270ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 register freqcalc:inst3\|control:inst\|current_state\[1\] register freqcalc:inst3\|control:inst\|current_state\[1\] 162 ps " "Info: Minimum slack time is 162 ps for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" between source register \"freqcalc:inst3\|control:inst\|current_state\[1\]\" and destination register \"freqcalc:inst3\|control:inst\|current_state\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freqcalc:inst3\|control:inst\|current_state\[1\] 1 REG LCFF_X27_Y7_N23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 7; REG Node = 'freqcalc:inst3\|control:inst\|current_state\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns freqcalc:inst3\|control:inst\|Mux2~0 2 COMB LCCOMB_X27_Y7_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X27_Y7_N22; Fanout = 1; COMB Node = 'freqcalc:inst3\|control:inst\|Mux2~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { freqcalc:inst3|control:inst|current_state[1] freqcalc:inst3|control:inst|Mux2~0 } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns freqcalc:inst3\|control:inst\|current_state\[1\] 3 REG LCFF_X27_Y7_N23 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 7; REG Node = 'freqcalc:inst3\|control:inst\|current_state\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { freqcalc:inst3|control:inst|Mux2~0 freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { freqcalc:inst3|control:inst|current_state[1] freqcalc:inst3|control:inst|Mux2~0 freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { freqcalc:inst3|control:inst|current_state[1] {} freqcalc:inst3|control:inst|Mux2~0 {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.339 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.339 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk0 10.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk0 10.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.337 ns + Smallest " "Info: + Smallest clock skew is 0.337 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 destination 8.384 ns + Longest register " "Info: + Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" to destination register is 8.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.970 ns) 2.646 ns div10m:inst7\|frediv_25:inst\|clk1 3 REG LCFF_X25_Y5_N31 1 " "Info: 3: + IC(0.839 ns) + CELL(0.970 ns) = 2.646 ns; Loc. = LCFF_X25_Y5_N31; Fanout = 1; REG Node = 'div10m:inst7\|frediv_25:inst\|clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.319 ns) 3.622 ns div10m:inst7\|frediv_25:inst\|clk_out 4 COMB LCCOMB_X26_Y5_N20 15 " "Info: 4: + IC(0.657 ns) + CELL(0.319 ns) = 3.622 ns; Loc. = LCCOMB_X26_Y5_N20; Fanout = 15; COMB Node = 'div10m:inst7\|frediv_25:inst\|clk_out'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.970 ns) 5.648 ns div10m:inst7\|fre_div1m_64:inst3\|s\[14\] 5 REG LCFF_X26_Y7_N21 6 " "Info: 5: + IC(1.056 ns) + CELL(0.970 ns) = 5.648 ns; Loc. = LCFF_X26_Y7_N21; Fanout = 6; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[14\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.970 ns) 7.016 ns div10m:inst7\|getandchoose:inst4\|s\[3\] 6 REG LCFF_X26_Y7_N19 5 " "Info: 6: + IC(0.398 ns) + CELL(0.970 ns) = 7.016 ns; Loc. = LCFF_X26_Y7_N19; Fanout = 5; REG Node = 'div10m:inst7\|getandchoose:inst4\|s\[3\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] } "NODE_NAME" } } { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.666 ns) 8.384 ns freqcalc:inst3\|control:inst\|current_state\[1\] 7 REG LCFF_X27_Y7_N23 7 " "Info: 7: + IC(0.702 ns) + CELL(0.666 ns) = 8.384 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 7; REG Node = 'freqcalc:inst3\|control:inst\|current_state\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.895 ns ( 46.46 % ) " "Info: Total cell delay = 3.895 ns ( 46.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.489 ns ( 53.54 % ) " "Info: Total interconnect delay = 4.489 ns ( 53.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.384 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.384 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.839ns 0.657ns 1.056ns 0.398ns 0.702ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 source 8.047 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" to source register is 8.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.970 ns) 2.646 ns div10m:inst7\|frediv_25:inst\|clk2 3 REG LCFF_X26_Y5_N3 1 " "Info: 3: + IC(0.839 ns) + CELL(0.970 ns) = 2.646 ns; Loc. = LCFF_X26_Y5_N3; Fanout = 1; REG Node = 'div10m:inst7\|frediv_25:inst\|clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.206 ns) 3.285 ns div10m:inst7\|frediv_25:inst\|clk_out 4 COMB LCCOMB_X26_Y5_N20 15 " "Info: 4: + IC(0.433 ns) + CELL(0.206 ns) = 3.285 ns; Loc. = LCCOMB_X26_Y5_N20; Fanout = 15; COMB Node = 'div10m:inst7\|frediv_25:inst\|clk_out'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.970 ns) 5.311 ns div10m:inst7\|fre_div1m_64:inst3\|s\[14\] 5 REG LCFF_X26_Y7_N21 6 " "Info: 5: + IC(1.056 ns) + CELL(0.970 ns) = 5.311 ns; Loc. = LCFF_X26_Y7_N21; Fanout = 6; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[14\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.970 ns) 6.679 ns div10m:inst7\|getandchoose:inst4\|s\[3\] 6 REG LCFF_X26_Y7_N19 5 " "Info: 6: + IC(0.398 ns) + CELL(0.970 ns) = 6.679 ns; Loc. = LCFF_X26_Y7_N19; Fanout = 5; REG Node = 'div10m:inst7\|getandchoose:inst4\|s\[3\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] } "NODE_NAME" } } { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.666 ns) 8.047 ns freqcalc:inst3\|control:inst\|current_state\[1\] 7 REG LCFF_X27_Y7_N23 7 " "Info: 7: + IC(0.702 ns) + CELL(0.666 ns) = 8.047 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 7; REG Node = 'freqcalc:inst3\|control:inst\|current_state\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.782 ns ( 47.00 % ) " "Info: Total cell delay = 3.782 ns ( 47.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.265 ns ( 53.00 % ) " "Info: Total interconnect delay = 4.265 ns ( 53.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.047 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.047 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.839ns 0.433ns 1.056ns 0.398ns 0.702ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.384 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.384 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.839ns 0.657ns 1.056ns 0.398ns 0.702ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.047 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.047 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.839ns 0.433ns 1.056ns 0.398ns 0.702ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.384 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.384 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.839ns 0.657ns 1.056ns 0.398ns 0.702ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.047 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.047 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.839ns 0.433ns 1.056ns 0.398ns 0.702ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { freqcalc:inst3|control:inst|current_state[1] freqcalc:inst3|control:inst|Mux2~0 freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { freqcalc:inst3|control:inst|current_state[1] {} freqcalc:inst3|control:inst|Mux2~0 {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.384 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.384 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.839ns 0.657ns 1.056ns 0.398ns 0.702ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.047 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.047 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.839ns 0.433ns 1.056ns 0.398ns 0.702ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 register phase_acc:inst12\|acc\[31\] register phase_acc:inst12\|acc\[31\] 753 ps " "Info: Minimum slack time is 753 ps for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" between source register \"phase_acc:inst12\|acc\[31\]\" and destination register \"phase_acc:inst12\|acc\[31\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.755 ns + Shortest register register " "Info: + Shortest register to register delay is 0.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_acc:inst12\|acc\[31\] 1 REG LCFF_X22_Y8_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N31; Fanout = 3; REG Node = 'phase_acc:inst12\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_acc:inst12|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.206 ns) 0.647 ns phase_acc:inst12\|acc\[31\]~94 2 COMB LCCOMB_X22_Y8_N30 1 " "Info: 2: + IC(0.441 ns) + CELL(0.206 ns) = 0.647 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'phase_acc:inst12\|acc\[31\]~94'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { phase_acc:inst12|acc[31] phase_acc:inst12|acc[31]~94 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.755 ns phase_acc:inst12\|acc\[31\] 3 REG LCFF_X22_Y8_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.755 ns; Loc. = LCFF_X22_Y8_N31; Fanout = 3; REG Node = 'phase_acc:inst12\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { phase_acc:inst12|acc[31]~94 phase_acc:inst12|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.59 % ) " "Info: Total cell delay = 0.314 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.441 ns ( 58.41 % ) " "Info: Total interconnect delay = 0.441 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { phase_acc:inst12|acc[31] phase_acc:inst12|acc[31]~94 phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.755 ns" { phase_acc:inst12|acc[31] {} phase_acc:inst12|acc[31]~94 {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.441ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 destination 2.343 ns + Longest register " "Info: + Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to destination register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.343 ns phase_acc:inst12\|acc\[31\] 3 REG LCFF_X22_Y8_N31 3 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.343 ns; Loc. = LCFF_X22_Y8_N31; Fanout = 3; REG Node = 'phase_acc:inst12\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.43 % ) " "Info: Total cell delay = 0.666 ns ( 28.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.677 ns ( 71.57 % ) " "Info: Total interconnect delay = 1.677 ns ( 71.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 source 2.343 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to source register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.343 ns phase_acc:inst12\|acc\[31\] 3 REG LCFF_X22_Y8_N31 3 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.343 ns; Loc. = LCFF_X22_Y8_N31; Fanout = 3; REG Node = 'phase_acc:inst12\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.43 % ) " "Info: Total cell delay = 0.666 ns ( 28.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.677 ns ( 71.57 % ) " "Info: Total interconnect delay = 1.677 ns ( 71.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { phase_acc:inst12|acc[31] phase_acc:inst12|acc[31]~94 phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.755 ns" { phase_acc:inst12|acc[31] {} phase_acc:inst12|acc[31]~94 {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.441ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 memory RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7 memory RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0 2.943 ns " "Info: Minimum slack time is 2.943 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" between source memory \"RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7\" and destination memory \"RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Shortest memory memory " "Info: + Shortest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7 1 MEM M4K_X23_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0 2 MEM M4K_X23_Y7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X23_Y7; Fanout = 0; MEM Node = 'RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.012 ns - Smallest memory memory " "Info: - Smallest memory to memory requirement is -0.012 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.007 ns " "Info: + Latch edge is 4.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.007 ns " "Info: - Launch edge is 4.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns + Smallest " "Info: + Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 destination 2.408 ns + Longest memory " "Info: + Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" to destination memory is 2.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 42 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G1; Fanout = 42; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.815 ns) 2.408 ns RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0 3 MEM M4K_X23_Y7 0 " "Info: 3: + IC(0.756 ns) + CELL(0.815 ns) = 2.408 ns; Loc. = M4K_X23_Y7; Fanout = 0; MEM Node = 'RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.815 ns ( 33.85 % ) " "Info: Total cell delay = 0.815 ns ( 33.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.593 ns ( 66.15 % ) " "Info: Total interconnect delay = 1.593 ns ( 66.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 source 2.427 ns - Shortest memory " "Info: - Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" to source memory is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 42 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G1; Fanout = 42; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.834 ns) 2.427 ns RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X23_Y7 1 " "Info: 3: + IC(0.756 ns) + CELL(0.834 ns) = 2.427 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.834 ns ( 34.36 % ) " "Info: Total cell delay = 0.834 ns ( 34.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.593 ns ( 65.64 % ) " "Info: Total interconnect delay = 1.593 ns ( 65.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.427 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.756ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK25M register FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\] register FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"CLK25M\" between source register \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\]\" and destination register \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\] 1 REG LCFF_X20_Y11_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y11_N11; Fanout = 5; REG Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\]~2 2 COMB LCCOMB_X20_Y11_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 1; COMB Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\]~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]~2 } "NODE_NAME" } } { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\] 3 REG LCFF_X20_Y11_N11 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X20_Y11_N11; Fanout = 5; REG Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]~2 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]~2 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]~2 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK25M 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK25M\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK25M 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK25M\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25M destination 2.761 ns + Longest register " "Info: + Longest clock path from clock \"CLK25M\" to destination register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK25M 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK25M'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25M } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK25M~clkctrl 2 COMB CLKCTRL_G0 73 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G0; Fanout = 73; COMB Node = 'CLK25M~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK25M CLK25M~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.761 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\] 3 REG LCFF_X20_Y11_N11 5 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X20_Y11_N11; Fanout = 5; REG Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.96 % ) " "Info: Total cell delay = 1.766 ns ( 63.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 36.04 % ) " "Info: Total interconnect delay = 0.995 ns ( 36.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25M source 2.761 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK25M\" to source register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK25M 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK25M'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25M } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK25M~clkctrl 2 COMB CLKCTRL_G0 73 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G0; Fanout = 73; COMB Node = 'CLK25M~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK25M CLK25M~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.761 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\] 3 REG LCFF_X20_Y11_N11 5 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.761 ns; Loc. = LCFF_X20_Y11_N11; Fanout = 5; REG Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|counter13a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.96 % ) " "Info: Total cell delay = 1.766 ns ( 63.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 36.04 % ) " "Info: Total interconnect delay = 0.995 ns ( 36.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 31 12 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]~2 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]~2 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "NADV 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"NADV\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LATCH_ADDR:inst9\|nCS FREW:inst29\|74273:inst9\|14 NADV 3.01 ns " "Info: Found hold time violation between source  pin or register \"LATCH_ADDR:inst9\|nCS\" and destination pin or register \"FREW:inst29\|74273:inst9\|14\" for clock \"NADV\" (Hold time is 3.01 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.567 ns + Largest " "Info: + Largest clock skew is 6.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 9.731 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 9.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.970 ns) 3.468 ns LATCH_ADDR:inst9\|ADDR\[1\] 2 REG LCFF_X21_Y7_N23 8 " "Info: 2: + IC(1.388 ns) + CELL(0.970 ns) = 3.468 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 8; REG Node = 'LATCH_ADDR:inst9\|ADDR\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { NADV LATCH_ADDR:inst9|ADDR[1] } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.202 ns) 5.177 ns inst20~2 3 COMB LCCOMB_X21_Y7_N14 2 " "Info: 3: + IC(1.507 ns) + CELL(0.202 ns) = 5.177 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 2; COMB Node = 'inst20~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { LATCH_ADDR:inst9|ADDR[1] inst20~2 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(0.206 ns) 7.707 ns inst20 4 COMB LCCOMB_X21_Y7_N20 16 " "Info: 4: + IC(2.324 ns) + CELL(0.206 ns) = 7.707 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 16; COMB Node = 'inst20'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.530 ns" { inst20~2 inst20 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.666 ns) 9.731 ns FREW:inst29\|74273:inst9\|14 5 REG LCFF_X21_Y8_N31 2 " "Info: 5: + IC(1.358 ns) + CELL(0.666 ns) = 9.731 ns; Loc. = LCFF_X21_Y8_N31; Fanout = 2; REG Node = 'FREW:inst29\|74273:inst9\|14'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { inst20 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.154 ns ( 32.41 % ) " "Info: Total cell delay = 3.154 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.577 ns ( 67.59 % ) " "Info: Total interconnect delay = 6.577 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.731 ns" { NADV LATCH_ADDR:inst9|ADDR[1] inst20~2 inst20 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.731 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[1] {} inst20~2 {} inst20 {} FREW:inst29|74273:inst9|14 {} } { 0.000ns 0.000ns 1.388ns 1.507ns 2.324ns 1.358ns } { 0.000ns 1.110ns 0.970ns 0.202ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 3.164 ns - Shortest register " "Info: - Shortest clock path from clock \"NADV\" to source register is 3.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.666 ns) 3.164 ns LATCH_ADDR:inst9\|nCS 2 REG LCFF_X21_Y7_N19 39 " "Info: 2: + IC(1.388 ns) + CELL(0.666 ns) = 3.164 ns; Loc. = LCFF_X21_Y7_N19; Fanout = 39; REG Node = 'LATCH_ADDR:inst9\|nCS'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { NADV LATCH_ADDR:inst9|nCS } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 56.13 % ) " "Info: Total cell delay = 1.776 ns ( 56.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.388 ns ( 43.87 % ) " "Info: Total interconnect delay = 1.388 ns ( 43.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { NADV LATCH_ADDR:inst9|nCS } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|nCS {} } { 0.000ns 0.000ns 1.388ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.731 ns" { NADV LATCH_ADDR:inst9|ADDR[1] inst20~2 inst20 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.731 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[1] {} inst20~2 {} inst20 {} FREW:inst29|74273:inst9|14 {} } { 0.000ns 0.000ns 1.388ns 1.507ns 2.324ns 1.358ns } { 0.000ns 1.110ns 0.970ns 0.202ns 0.206ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { NADV LATCH_ADDR:inst9|nCS } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|nCS {} } { 0.000ns 0.000ns 1.388ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.559 ns - Shortest register register " "Info: - Shortest register to register delay is 3.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LATCH_ADDR:inst9\|nCS 1 REG LCFF_X21_Y7_N19 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N19; Fanout = 39; REG Node = 'LATCH_ADDR:inst9\|nCS'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst9|nCS } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.370 ns) 2.396 ns freqcalc:inst3\|choose:inst3\|DOUT\[15\]~4 2 COMB LCCOMB_X20_Y8_N0 4 " "Info: 2: + IC(2.026 ns) + CELL(0.370 ns) = 2.396 ns; Loc. = LCCOMB_X20_Y8_N0; Fanout = 4; COMB Node = 'freqcalc:inst3\|choose:inst3\|DOUT\[15\]~4'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { LATCH_ADDR:inst9|nCS freqcalc:inst3|choose:inst3|DOUT[15]~4 } "NODE_NAME" } } { "freqcalc/choose.vhd" "" { Text "E:/nios/chen/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.366 ns) 3.451 ns D\[13\]~31 3 COMB LCCOMB_X21_Y8_N30 2 " "Info: 3: + IC(0.689 ns) + CELL(0.366 ns) = 3.451 ns; Loc. = LCCOMB_X21_Y8_N30; Fanout = 2; COMB Node = 'D\[13\]~31'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { freqcalc:inst3|choose:inst3|DOUT[15]~4 D[13]~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.559 ns FREW:inst29\|74273:inst9\|14 4 REG LCFF_X21_Y8_N31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.559 ns; Loc. = LCFF_X21_Y8_N31; Fanout = 2; REG Node = 'FREW:inst29\|74273:inst9\|14'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { D[13]~31 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.844 ns ( 23.71 % ) " "Info: Total cell delay = 0.844 ns ( 23.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.715 ns ( 76.29 % ) " "Info: Total interconnect delay = 2.715 ns ( 76.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.559 ns" { LATCH_ADDR:inst9|nCS freqcalc:inst3|choose:inst3|DOUT[15]~4 D[13]~31 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.559 ns" { LATCH_ADDR:inst9|nCS {} freqcalc:inst3|choose:inst3|DOUT[15]~4 {} D[13]~31 {} FREW:inst29|74273:inst9|14 {} } { 0.000ns 2.026ns 0.689ns 0.000ns } { 0.000ns 0.370ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.731 ns" { NADV LATCH_ADDR:inst9|ADDR[1] inst20~2 inst20 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.731 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[1] {} inst20~2 {} inst20 {} FREW:inst29|74273:inst9|14 {} } { 0.000ns 0.000ns 1.388ns 1.507ns 2.324ns 1.358ns } { 0.000ns 1.110ns 0.970ns 0.202ns 0.206ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { NADV LATCH_ADDR:inst9|nCS } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|nCS {} } { 0.000ns 0.000ns 1.388ns } { 0.000ns 1.110ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.559 ns" { LATCH_ADDR:inst9|nCS freqcalc:inst3|choose:inst3|DOUT[15]~4 D[13]~31 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.559 ns" { LATCH_ADDR:inst9|nCS {} freqcalc:inst3|choose:inst3|DOUT[15]~4 {} D[13]~31 {} FREW:inst29|74273:inst9|14 {} } { 0.000ns 2.026ns 0.689ns 0.000ns } { 0.000ns 0.370ns 0.366ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "NWE 23 " "Warning: Circuit may not operate. Detected 23 non-operational path(s) clocked by clock \"NWE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LATCH_DATA:inst1\|DATA\[12\]\$latch FREW:inst29\|74273:inst9\|15 NWE 1.738 ns " "Info: Found hold time violation between source  pin or register \"LATCH_DATA:inst1\|DATA\[12\]\$latch\" and destination pin or register \"FREW:inst29\|74273:inst9\|15\" for clock \"NWE\" (Hold time is 1.738 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.192 ns + Largest " "Info: + Largest clock skew is 3.192 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 7.197 ns + Longest register " "Info: + Longest clock path from clock \"NWE\" to destination register is 7.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.202 ns) 2.816 ns inst20~0 2 COMB LCCOMB_X20_Y7_N26 1 " "Info: 2: + IC(1.504 ns) + CELL(0.202 ns) = 2.816 ns; Loc. = LCCOMB_X20_Y7_N26; Fanout = 1; COMB Node = 'inst20~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { NWE inst20~0 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 3.381 ns inst20~1 3 COMB LCCOMB_X20_Y7_N30 3 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 3.381 ns; Loc. = LCCOMB_X20_Y7_N30; Fanout = 3; COMB Node = 'inst20~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { inst20~0 inst20~1 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.651 ns) 5.173 ns inst20 4 COMB LCCOMB_X21_Y7_N20 16 " "Info: 4: + IC(1.141 ns) + CELL(0.651 ns) = 5.173 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 16; COMB Node = 'inst20'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { inst20~1 inst20 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.666 ns) 7.197 ns FREW:inst29\|74273:inst9\|15 5 REG LCFF_X21_Y8_N29 2 " "Info: 5: + IC(1.358 ns) + CELL(0.666 ns) = 7.197 ns; Loc. = LCFF_X21_Y8_N29; Fanout = 2; REG Node = 'FREW:inst29\|74273:inst9\|15'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { inst20 FREW:inst29|74273:inst9|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.835 ns ( 39.39 % ) " "Info: Total cell delay = 2.835 ns ( 39.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.362 ns ( 60.61 % ) " "Info: Total interconnect delay = 4.362 ns ( 60.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.197 ns" { NWE inst20~0 inst20~1 inst20 FREW:inst29|74273:inst9|15 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.197 ns" { NWE {} NWE~combout {} inst20~0 {} inst20~1 {} inst20 {} FREW:inst29|74273:inst9|15 {} } { 0.000ns 0.000ns 1.504ns 0.359ns 1.141ns 1.358ns } { 0.000ns 1.110ns 0.202ns 0.206ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE source 4.005 ns - Shortest register " "Info: - Shortest clock path from clock \"NWE\" to source register is 4.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.206 ns) 2.818 ns LATCH_DATA:inst1\|DATA\[0\]~0 2 COMB LCCOMB_X20_Y7_N10 17 " "Info: 2: + IC(1.502 ns) + CELL(0.206 ns) = 2.818 ns; Loc. = LCCOMB_X20_Y7_N10; Fanout = 17; COMB Node = 'LATCH_DATA:inst1\|DATA\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.370 ns) 4.005 ns LATCH_DATA:inst1\|DATA\[12\]\$latch 3 REG LCCOMB_X19_Y7_N22 2 " "Info: 3: + IC(0.817 ns) + CELL(0.370 ns) = 4.005 ns; Loc. = LCCOMB_X19_Y7_N22; Fanout = 2; REG Node = 'LATCH_DATA:inst1\|DATA\[12\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[12]$latch } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 42.10 % ) " "Info: Total cell delay = 1.686 ns ( 42.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.319 ns ( 57.90 % ) " "Info: Total interconnect delay = 2.319 ns ( 57.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.005 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[12]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.005 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[12]$latch {} } { 0.000ns 0.000ns 1.502ns 0.817ns } { 0.000ns 1.110ns 0.206ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.197 ns" { NWE inst20~0 inst20~1 inst20 FREW:inst29|74273:inst9|15 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.197 ns" { NWE {} NWE~combout {} inst20~0 {} inst20~1 {} inst20 {} FREW:inst29|74273:inst9|15 {} } { 0.000ns 0.000ns 1.504ns 0.359ns 1.141ns 1.358ns } { 0.000ns 1.110ns 0.202ns 0.206ns 0.651ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.005 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[12]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.005 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[12]$latch {} } { 0.000ns 0.000ns 1.502ns 0.817ns } { 0.000ns 1.110ns 0.206ns 0.370ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.760 ns - Shortest register register " "Info: - Shortest register to register delay is 1.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LATCH_DATA:inst1\|DATA\[12\]\$latch 1 REG LCCOMB_X19_Y7_N22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y7_N22; Fanout = 2; REG Node = 'LATCH_DATA:inst1\|DATA\[12\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst1|DATA[12]$latch } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.206 ns) 1.652 ns D\[12\]~33 2 COMB LCCOMB_X21_Y8_N28 2 " "Info: 2: + IC(1.446 ns) + CELL(0.206 ns) = 1.652 ns; Loc. = LCCOMB_X21_Y8_N28; Fanout = 2; COMB Node = 'D\[12\]~33'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { LATCH_DATA:inst1|DATA[12]$latch D[12]~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.760 ns FREW:inst29\|74273:inst9\|15 3 REG LCFF_X21_Y8_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.760 ns; Loc. = LCFF_X21_Y8_N29; Fanout = 2; REG Node = 'FREW:inst29\|74273:inst9\|15'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { D[12]~33 FREW:inst29|74273:inst9|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 17.84 % ) " "Info: Total cell delay = 0.314 ns ( 17.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.446 ns ( 82.16 % ) " "Info: Total interconnect delay = 1.446 ns ( 82.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { LATCH_DATA:inst1|DATA[12]$latch D[12]~33 FREW:inst29|74273:inst9|15 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "1.760 ns" { LATCH_DATA:inst1|DATA[12]$latch {} D[12]~33 {} FREW:inst29|74273:inst9|15 {} } { 0.000ns 1.446ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.197 ns" { NWE inst20~0 inst20~1 inst20 FREW:inst29|74273:inst9|15 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.197 ns" { NWE {} NWE~combout {} inst20~0 {} inst20~1 {} inst20 {} FREW:inst29|74273:inst9|15 {} } { 0.000ns 0.000ns 1.504ns 0.359ns 1.141ns 1.358ns } { 0.000ns 1.110ns 0.202ns 0.206ns 0.651ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.005 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[12]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.005 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[12]$latch {} } { 0.000ns 0.000ns 1.502ns 0.817ns } { 0.000ns 1.110ns 0.206ns 0.370ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { LATCH_DATA:inst1|DATA[12]$latch D[12]~33 FREW:inst29|74273:inst9|15 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "1.760 ns" { LATCH_DATA:inst1|DATA[12]$latch {} D[12]~33 {} FREW:inst29|74273:inst9|15 {} } { 0.000ns 1.446ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LATCH_DATA:inst1\|DATA\[10\]\$latch AD\[10\] NWE 7.199 ns register " "Info: tsu for register \"LATCH_DATA:inst1\|DATA\[10\]\$latch\" (data pin = \"AD\[10\]\", clock pin = \"NWE\") is 7.199 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.788 ns + Longest pin register " "Info: + Longest pin to register delay is 9.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AD\[10\] 1 PIN PIN_47 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_47; Fanout = 1; PIN Node = 'AD\[10\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[10] } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 32 -152 24 48 "AD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns AD~5 2 COMB IOC_X5_Y0_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = IOC_X5_Y0_N1; Fanout = 2; COMB Node = 'AD~5'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { AD[10] AD~5 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 32 -152 24 48 "AD\[15..0\]" "" } { 368 376 425 384 "AD\[15..0\]" "" } { 24 74 128 40 "AD\[15..0\]" "" } { 192 112 161 208 "AD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.210 ns) + CELL(0.624 ns) 9.788 ns LATCH_DATA:inst1\|DATA\[10\]\$latch 3 REG LCCOMB_X19_Y7_N16 2 " "Info: 3: + IC(8.210 ns) + CELL(0.624 ns) = 9.788 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 2; REG Node = 'LATCH_DATA:inst1\|DATA\[10\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.834 ns" { AD~5 LATCH_DATA:inst1|DATA[10]$latch } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.578 ns ( 16.12 % ) " "Info: Total cell delay = 1.578 ns ( 16.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.210 ns ( 83.88 % ) " "Info: Total interconnect delay = 8.210 ns ( 83.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.788 ns" { AD[10] AD~5 LATCH_DATA:inst1|DATA[10]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.788 ns" { AD[10] {} AD~5 {} LATCH_DATA:inst1|DATA[10]$latch {} } { 0.000ns 0.000ns 8.210ns } { 0.000ns 0.954ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.418 ns + " "Info: + Micro setup delay of destination is 1.418 ns" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 4.007 ns - Shortest register " "Info: - Shortest clock path from clock \"NWE\" to destination register is 4.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.206 ns) 2.818 ns LATCH_DATA:inst1\|DATA\[0\]~0 2 COMB LCCOMB_X20_Y7_N10 17 " "Info: 2: + IC(1.502 ns) + CELL(0.206 ns) = 2.818 ns; Loc. = LCCOMB_X20_Y7_N10; Fanout = 17; COMB Node = 'LATCH_DATA:inst1\|DATA\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.370 ns) 4.007 ns LATCH_DATA:inst1\|DATA\[10\]\$latch 3 REG LCCOMB_X19_Y7_N16 2 " "Info: 3: + IC(0.819 ns) + CELL(0.370 ns) = 4.007 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 2; REG Node = 'LATCH_DATA:inst1\|DATA\[10\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[10]$latch } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 42.08 % ) " "Info: Total cell delay = 1.686 ns ( 42.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.321 ns ( 57.92 % ) " "Info: Total interconnect delay = 2.321 ns ( 57.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.007 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[10]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.007 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[10]$latch {} } { 0.000ns 0.000ns 1.502ns 0.819ns } { 0.000ns 1.110ns 0.206ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.788 ns" { AD[10] AD~5 LATCH_DATA:inst1|DATA[10]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.788 ns" { AD[10] {} AD~5 {} LATCH_DATA:inst1|DATA[10]$latch {} } { 0.000ns 0.000ns 8.210ns } { 0.000ns 0.954ns 0.624ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.007 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[10]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.007 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[10]$latch {} } { 0.000ns 0.000ns 1.502ns 0.819ns } { 0.000ns 1.110ns 0.206ns 0.370ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "NADV FRPIN\[19\] FREW:inst29\|74273:inst7\|16 15.372 ns register " "Info: tco from clock \"NADV\" to destination pin \"FRPIN\[19\]\" through register \"FREW:inst29\|74273:inst7\|16\" is 15.372 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 9.731 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to source register is 9.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.970 ns) 3.468 ns LATCH_ADDR:inst9\|ADDR\[1\] 2 REG LCFF_X21_Y7_N23 8 " "Info: 2: + IC(1.388 ns) + CELL(0.970 ns) = 3.468 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 8; REG Node = 'LATCH_ADDR:inst9\|ADDR\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { NADV LATCH_ADDR:inst9|ADDR[1] } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.202 ns) 5.177 ns inst20~2 3 COMB LCCOMB_X21_Y7_N14 2 " "Info: 3: + IC(1.507 ns) + CELL(0.202 ns) = 5.177 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 2; COMB Node = 'inst20~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { LATCH_ADDR:inst9|ADDR[1] inst20~2 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(0.206 ns) 7.707 ns inst20 4 COMB LCCOMB_X21_Y7_N20 16 " "Info: 4: + IC(2.324 ns) + CELL(0.206 ns) = 7.707 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 16; COMB Node = 'inst20'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.530 ns" { inst20~2 inst20 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.666 ns) 9.731 ns FREW:inst29\|74273:inst7\|16 5 REG LCFF_X21_Y8_N25 3 " "Info: 5: + IC(1.358 ns) + CELL(0.666 ns) = 9.731 ns; Loc. = LCFF_X21_Y8_N25; Fanout = 3; REG Node = 'FREW:inst29\|74273:inst7\|16'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { inst20 FREW:inst29|74273:inst7|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.154 ns ( 32.41 % ) " "Info: Total cell delay = 3.154 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.577 ns ( 67.59 % ) " "Info: Total interconnect delay = 6.577 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.731 ns" { NADV LATCH_ADDR:inst9|ADDR[1] inst20~2 inst20 FREW:inst29|74273:inst7|16 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.731 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[1] {} inst20~2 {} inst20 {} FREW:inst29|74273:inst7|16 {} } { 0.000ns 0.000ns 1.388ns 1.507ns 2.324ns 1.358ns } { 0.000ns 1.110ns 0.970ns 0.202ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.337 ns + Longest register pin " "Info: + Longest register to pin delay is 5.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FREW:inst29\|74273:inst7\|16 1 REG LCFF_X21_Y8_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y8_N25; Fanout = 3; REG Node = 'FREW:inst29\|74273:inst7\|16'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREW:inst29|74273:inst7|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(3.226 ns) 5.337 ns FRPIN\[19\] 2 PIN PIN_125 0 " "Info: 2: + IC(2.111 ns) + CELL(3.226 ns) = 5.337 ns; Loc. = PIN_125; Fanout = 0; PIN Node = 'FRPIN\[19\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { FREW:inst29|74273:inst7|16 FRPIN[19] } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 1256 336 512 1272 "FRPIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 60.45 % ) " "Info: Total cell delay = 3.226 ns ( 60.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.111 ns ( 39.55 % ) " "Info: Total interconnect delay = 2.111 ns ( 39.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { FREW:inst29|74273:inst7|16 FRPIN[19] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.337 ns" { FREW:inst29|74273:inst7|16 {} FRPIN[19] {} } { 0.000ns 2.111ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.731 ns" { NADV LATCH_ADDR:inst9|ADDR[1] inst20~2 inst20 FREW:inst29|74273:inst7|16 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.731 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[1] {} inst20~2 {} inst20 {} FREW:inst29|74273:inst7|16 {} } { 0.000ns 0.000ns 1.388ns 1.507ns 2.324ns 1.358ns } { 0.000ns 1.110ns 0.970ns 0.202ns 0.206ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { FREW:inst29|74273:inst7|16 FRPIN[19] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.337 ns" { FREW:inst29|74273:inst7|16 {} FRPIN[19] {} } { 0.000ns 2.111ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK25M CLKCARRY 6.392 ns Longest " "Info: Longest tpd from source pin \"CLK25M\" to destination pin \"CLKCARRY\" is 6.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK25M 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK25M'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25M } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.236 ns) + CELL(3.056 ns) 6.392 ns CLKCARRY 2 PIN PIN_93 0 " "Info: 2: + IC(2.236 ns) + CELL(3.056 ns) = 6.392 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'CLKCARRY'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { CLK25M CLKCARRY } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 32 208 712 "CLKCARRY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.156 ns ( 65.02 % ) " "Info: Total cell delay = 4.156 ns ( 65.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.236 ns ( 34.98 % ) " "Info: Total interconnect delay = 2.236 ns ( 34.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.392 ns" { CLK25M CLKCARRY } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.392 ns" { CLK25M {} CLK25M~combout {} CLKCARRY {} } { 0.000ns 0.000ns 2.236ns } { 0.000ns 1.100ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FREW:inst29\|74273:inst9\|14 NOE NADV 5.441 ns register " "Info: th for register \"FREW:inst29\|74273:inst9\|14\" (data pin = \"NOE\", clock pin = \"NADV\") is 5.441 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 9.731 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 9.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.970 ns) 3.468 ns LATCH_ADDR:inst9\|ADDR\[1\] 2 REG LCFF_X21_Y7_N23 8 " "Info: 2: + IC(1.388 ns) + CELL(0.970 ns) = 3.468 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 8; REG Node = 'LATCH_ADDR:inst9\|ADDR\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { NADV LATCH_ADDR:inst9|ADDR[1] } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.202 ns) 5.177 ns inst20~2 3 COMB LCCOMB_X21_Y7_N14 2 " "Info: 3: + IC(1.507 ns) + CELL(0.202 ns) = 5.177 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 2; COMB Node = 'inst20~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { LATCH_ADDR:inst9|ADDR[1] inst20~2 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(0.206 ns) 7.707 ns inst20 4 COMB LCCOMB_X21_Y7_N20 16 " "Info: 4: + IC(2.324 ns) + CELL(0.206 ns) = 7.707 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 16; COMB Node = 'inst20'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.530 ns" { inst20~2 inst20 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.666 ns) 9.731 ns FREW:inst29\|74273:inst9\|14 5 REG LCFF_X21_Y8_N31 2 " "Info: 5: + IC(1.358 ns) + CELL(0.666 ns) = 9.731 ns; Loc. = LCFF_X21_Y8_N31; Fanout = 2; REG Node = 'FREW:inst29\|74273:inst9\|14'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { inst20 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.154 ns ( 32.41 % ) " "Info: Total cell delay = 3.154 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.577 ns ( 67.59 % ) " "Info: Total interconnect delay = 6.577 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.731 ns" { NADV LATCH_ADDR:inst9|ADDR[1] inst20~2 inst20 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.731 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[1] {} inst20~2 {} inst20 {} FREW:inst29|74273:inst9|14 {} } { 0.000ns 0.000ns 1.388ns 1.507ns 2.324ns 1.358ns } { 0.000ns 1.110ns 0.970ns 0.202ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.596 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 11 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 11; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.824 ns) + CELL(0.499 ns) 3.433 ns freqcalc:inst3\|choose:inst3\|DOUT\[15\]~4 2 COMB LCCOMB_X20_Y8_N0 4 " "Info: 2: + IC(1.824 ns) + CELL(0.499 ns) = 3.433 ns; Loc. = LCCOMB_X20_Y8_N0; Fanout = 4; COMB Node = 'freqcalc:inst3\|choose:inst3\|DOUT\[15\]~4'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { NOE freqcalc:inst3|choose:inst3|DOUT[15]~4 } "NODE_NAME" } } { "freqcalc/choose.vhd" "" { Text "E:/nios/chen/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.366 ns) 4.488 ns D\[13\]~31 3 COMB LCCOMB_X21_Y8_N30 2 " "Info: 3: + IC(0.689 ns) + CELL(0.366 ns) = 4.488 ns; Loc. = LCCOMB_X21_Y8_N30; Fanout = 2; COMB Node = 'D\[13\]~31'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { freqcalc:inst3|choose:inst3|DOUT[15]~4 D[13]~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.596 ns FREW:inst29\|74273:inst9\|14 4 REG LCFF_X21_Y8_N31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.596 ns; Loc. = LCFF_X21_Y8_N31; Fanout = 2; REG Node = 'FREW:inst29\|74273:inst9\|14'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { D[13]~31 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.083 ns ( 45.32 % ) " "Info: Total cell delay = 2.083 ns ( 45.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.513 ns ( 54.68 % ) " "Info: Total interconnect delay = 2.513 ns ( 54.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { NOE freqcalc:inst3|choose:inst3|DOUT[15]~4 D[13]~31 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.596 ns" { NOE {} NOE~combout {} freqcalc:inst3|choose:inst3|DOUT[15]~4 {} D[13]~31 {} FREW:inst29|74273:inst9|14 {} } { 0.000ns 0.000ns 1.824ns 0.689ns 0.000ns } { 0.000ns 1.110ns 0.499ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.731 ns" { NADV LATCH_ADDR:inst9|ADDR[1] inst20~2 inst20 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.731 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[1] {} inst20~2 {} inst20 {} FREW:inst29|74273:inst9|14 {} } { 0.000ns 0.000ns 1.388ns 1.507ns 2.324ns 1.358ns } { 0.000ns 1.110ns 0.970ns 0.202ns 0.206ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { NOE freqcalc:inst3|choose:inst3|DOUT[15]~4 D[13]~31 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.596 ns" { NOE {} NOE~combout {} freqcalc:inst3|choose:inst3|DOUT[15]~4 {} D[13]~31 {} FREW:inst29|74273:inst9|14 {} } { 0.000ns 0.000ns 1.824ns 0.689ns 0.000ns } { 0.000ns 1.110ns 0.499ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 76 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 04 17:03:35 2014 " "Info: Processing ended: Mon Aug 04 17:03:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
