Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: control_hc_sr04.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "control_hc_sr04.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "control_hc_sr04"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : control_hc_sr04
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Programas_Lab_E6/FPGA_BLUETOOTH/control_hc_sr04.vhd" in Library work.
Entity <control_hc_sr04> compiled.
Entity <control_hc_sr04> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <control_hc_sr04> in library <work> (architecture <behavioral>) with generics.
	Conteo_max = 52200
	HZ_reloj = 12000000
	Pulso_trigger = 120
	centimetro = 348
	distancia_max = 150
	tiempo_sonico = 2400


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <control_hc_sr04> in library <work> (Architecture <behavioral>).
	Conteo_max = 52200
	HZ_reloj = 12000000
	Pulso_trigger = 120
	centimetro = 348
	distancia_max = 150
	tiempo_sonico = 2400
Entity <control_hc_sr04> analyzed. Unit <control_hc_sr04> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control_hc_sr04>.
    Related source file is "C:/Programas_Lab_E6/FPGA_BLUETOOTH/control_hc_sr04.vhd".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <TRIGGER>.
    Found 8-bit register for signal <LED>.
    Found 16-bit register for signal <contador>.
    Found 16-bit addsub for signal <contador$share0000> created at line 31.
    Found 8-bit register for signal <distancia>.
    Found 8-bit adder for signal <distancia$addsub0000> created at line 83.
    Found 9-bit comparator less for signal <distancia$cmp_lt0000> created at line 79.
    Found 16-bit comparator greater for signal <estado$cmp_gt0000> created at line 77.
    Found 16-bit comparator less for signal <estado$cmp_lt0000> created at line 44.
    Found 16-bit comparator less for signal <estado$cmp_lt0001> created at line 53.
    Found 16-bit comparator less for signal <estado$cmp_lt0002> created at line 62.
    Found 9-bit register for signal <sumador>.
    Found 9-bit adder for signal <sumador$addsub0000> created at line 80.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  42 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <control_hc_sr04> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit addsub                                         : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 1
 16-bit register                                       : 1
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 5
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 3
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <estado/FSM> on signal <estado[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 trig   | 001
 espera | 011
 echo   | 010
 conteo | 110
 envio  | 111
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 16-bit addsub                                         : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 42
 Flip-Flops                                            : 42
# Comparators                                          : 5
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 3
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <control_hc_sr04> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block control_hc_sr04, actual ratio is 11.
FlipFlop estado_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : control_hc_sr04.ngr
Top Level Output File Name         : control_hc_sr04
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 212
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 13
#      LUT2                        : 5
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 16
#      LUT3_D                      : 1
#      LUT4                        : 81
#      LUT4_D                      : 6
#      LUT4_L                      : 6
#      MUXCY                       : 45
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 46
#      FD                          : 36
#      FDRS                        : 1
#      FDS                         : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       71  out of    704    10%  
 Number of Slice Flip Flops:             46  out of   1408     3%  
 Number of 4 input LUTs:                135  out of   1408     9%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    108    11%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.383ns (Maximum Frequency: 156.655MHz)
   Minimum input arrival time before clock: 4.576ns
   Maximum output required time after clock: 5.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 6.383ns (frequency: 156.655MHz)
  Total number of paths / destination ports: 2971 / 57
-------------------------------------------------------------------------
Delay:               6.383ns (Levels of Logic = 12)
  Source:            contador_3 (FF)
  Destination:       contador_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: contador_3 to contador_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.495   0.677  contador_3 (contador_3)
     LUT1:I0->O            1   0.561   0.000  Mcompar_estado_cmp_lt0002_cy<0>_rt (Mcompar_estado_cmp_lt0002_cy<0>_rt)
     MUXCY:S->O            1   0.523   0.000  Mcompar_estado_cmp_lt0002_cy<0> (Mcompar_estado_cmp_lt0002_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_estado_cmp_lt0002_cy<1> (Mcompar_estado_cmp_lt0002_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_estado_cmp_lt0002_cy<2> (Mcompar_estado_cmp_lt0002_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_estado_cmp_lt0002_cy<3> (Mcompar_estado_cmp_lt0002_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_estado_cmp_lt0002_cy<4> (Mcompar_estado_cmp_lt0002_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_estado_cmp_lt0002_cy<5> (Mcompar_estado_cmp_lt0002_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_estado_cmp_lt0002_cy<6> (Mcompar_estado_cmp_lt0002_cy<6>)
     MUXCY:CI->O           3   0.179   0.453  Mcompar_estado_cmp_lt0002_cy<7> (Mcompar_estado_cmp_lt0002_cy<7>)
     LUT4:I3->O            1   0.561   0.359  contador_mux0001<0>123 (contador_mux0001<0>123)
     LUT4_D:I3->O         15   0.561   0.866  contador_mux0001<0>136 (N01)
     LUT4:I3->O            1   0.561   0.000  contador_mux0001<8>1 (contador_mux0001<8>)
     FD:D                      0.197          contador_7
    ----------------------------------------
    Total                      6.383ns (4.028ns logic, 2.355ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 44 / 28
-------------------------------------------------------------------------
Offset:              4.576ns (Levels of Logic = 4)
  Source:            ECO (PAD)
  Destination:       contador_0 (FF)
  Destination Clock: Clk rising

  Data Path: ECO to contador_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.824   0.646  ECO_IBUF (ECO_IBUF)
     LUT4:I0->O            1   0.561   0.359  contador_mux0001<0>123 (contador_mux0001<0>123)
     LUT4_D:I3->O         15   0.561   0.866  contador_mux0001<0>136 (N01)
     LUT4:I3->O            1   0.561   0.000  contador_mux0001<8>1 (contador_mux0001<8>)
     FD:D                      0.197          contador_7
    ----------------------------------------
    Total                      4.576ns (2.704ns logic, 1.871ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.271ns (Levels of Logic = 1)
  Source:            TRIGGER (FF)
  Destination:       TRIGGER (PAD)
  Source Clock:      Clk rising

  Data Path: TRIGGER to TRIGGER
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.495   0.380  TRIGGER (TRIGGER_OBUF)
     OBUF:I->O                 4.396          TRIGGER_OBUF (TRIGGER)
    ----------------------------------------
    Total                      5.271ns (4.891ns logic, 0.380ns route)
                                       (92.8% logic, 7.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.23 secs
 
--> 

Total memory usage is 4513344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

