
/root/projects/compiled/non_crypto/stripped/embecosm_mibench.git_getarg_4891b64f_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	f8dfb40c 			; <UNDEFINED> instruction: 0xf8dfb40c
   4:	e92d2400 	push	{sl, sp}
   8:	4bff4ff0 	blmi	0xfffd3fd0
   c:	8b02ed2d 	blhi	0xbb4c8
  10:	4cfeb093 	ldclmi	0, cr11, [lr], #588	; 0x24c
  14:	447c447a 	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
  18:	58d39405 	ldmpl	r3, {r0, r2, sl, ip, pc}^
  1c:	9311681b 	tstls	r1, #1769472	; 0x1b0000
  20:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  24:	930a9b1e 	movwls	r9, #43806	; 0xab1e
  28:	93081e0b 	movwls	r1, #36363	; 0x8e0b
  2c:	4bf8dd2c 	blmi	0xffe374e4
  30:	0a00f04f 	beq	0x3c174
  34:	ee084656 	mcr	6, 0, r4, cr8, cr6, {2}
  38:	447b0a10 	ldrbtmi	r0, [fp], #-2576	; 0xfffff5f0
  3c:	4bf59306 	blmi	0xffd64c5c
  40:	a01cf8cd 	andsge	pc, ip, sp, asr #17
  44:	ee08447b 	mcr	4, 0, r4, cr8, cr11, {3}
  48:	9a0a3a90 	bls	0x28ea90
  4c:	f8529907 			; <UNDEFINED> instruction: 0xf8529907
  50:	00893021 	addeq	r3, r9, r1, lsr #32
  54:	920d440a 	andls	r4, sp, #167772160	; 0xa000000
  58:	785a910c 	ldmdavc	sl, {r2, r3, r8, ip, pc}^
  5c:	781ab12a 	ldmdavc	sl, {r1, r3, r5, r8, ip, sp, pc}
  60:	3a2b920f 	bcc	0xae48a4
  64:	0ffdf012 	svceq	0x00fdf012
  68:	9b07d021 	blls	0x1f40f4
  6c:	93073301 	movwls	r3, #29441	; 0x7301
  70:	2307e9dd 	movwcs	lr, #31197	; 0x79dd
  74:	dce84293 	sfmle	f4, 2, [r8], #588	; 0x24c
  78:	447b4be7 	ldrbtmi	r4, [fp], #-3047	; 0xfffff419
  7c:	2b00681b 	blcs	0x1a0f0
  80:	2e00bf18 	mcrcs	15, 0, fp, cr0, cr8, {0}
  84:	81a1f040 			; <UNDEFINED> instruction: 0x81a1f040
  88:	4bdf4ae4 	blmi	0xff7d2c20
  8c:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
  90:	9b11681a 	blls	0x45a100
  94:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
  98:	f0400300 			; <UNDEFINED> instruction: 0xf0400300
  9c:	980881b1 	stmdals	r8, {r0, r4, r5, r7, r8, pc}
  a0:	ecbdb013 	ldc	0, cr11, [sp], #76	; 0x4c
  a4:	e8bd8b02 	pop	{r1, r8, r9, fp, pc}
  a8:	b0024ff0 	strdlt	r4, [r2], -r0
  ac:	f8df4770 			; <UNDEFINED> instruction: 0xf8df4770
  b0:	f103a370 			; <UNDEFINED> instruction: 0xf103a370
  b4:	4bdb0b01 	blmi	0xff6c2cc0
  b8:	447b44fa 	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
  bc:	23019309 	movwcs	r9, #4873	; 0x1309
  c0:	ab1f930e 	blge	0x7e4d00
  c4:	9b0b930b 	blls	0x2e4cf8
  c8:	f8533304 			; <UNDEFINED> instruction: 0xf8533304
  cc:	93105c04 	tstls	r0, #4, 24	; 0x400
  d0:	d0ca2d00 	sbcle	r2, sl, r0, lsl #26
  d4:	4628ac24 	strtmi	sl, [r8], -r4, lsr #24
  d8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  dc:	46814651 	pkhtbmi	r4, r1, r1, asr #12
  e0:	1f234658 	svcne	0x00234658
  e4:	f7ff9310 			; <UNDEFINED> instruction: 0xf7ff9310
  e8:	f854fffe 			; <UNDEFINED> instruction: 0xf854fffe
  ec:	e9548c08 	ldmdb	r4, {r3, sl, fp, pc}^
  f0:	93027304 	movwls	r7, #8964	; 0x2304
  f4:	d1532800 	cmple	r3, r0, lsl #16
  f8:	21019b06 	tstcs	r1, r6, lsl #22
  fc:	60199a05 	andsvs	r9, r9, r5, lsl #20
 100:	93031873 	movwls	r1, #14451	; 0x3873
 104:	f8524bc8 			; <UNDEFINED> instruction: 0xf8524bc8
 108:	2e009003 	cdpcs	0, 0, cr9, cr0, cr3, {0}
 10c:	80f1f000 	rscshi	pc, r1, r0
 110:	2000f8d9 	ldrdcs	pc, [r0], -r9
 114:	f0002f00 			; <UNDEFINED> instruction: 0xf0002f00
 118:	212580f9 	strdcs	r8, [r5, -r9]!
 11c:	92044638 	andls	r4, r4, #56, 12	; 0x3800000
 120:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 124:	46069a04 	strmi	r9, [r6], -r4, lsl #20
 128:	f0002800 			; <UNDEFINED> instruction: 0xf0002800
 12c:	461080ff 			; <UNDEFINED> instruction: 0x461080ff
 130:	21014abe 			; <UNDEFINED> instruction: 0x21014abe
 134:	447a462b 	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
 138:	95001875 	strls	r1, [r0, #-2165]	; 0xfffff78b
 13c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 140:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
 144:	4430fffe 	ldrtmi	pc, [r0], #-4094	; 0xfffff002	; <UNPREDICTABLE>
 148:	3c01f810 	stccc	8, cr15, [r1], {16}
 14c:	f2002b67 	vqdmulh.s<illegal width 8>	q1, q0, <illegal reg q11.5>
 150:	2b6480ce 	blcs	0x1920490
 154:	d107d818 	tstle	r7, r8, lsl r8
 158:	463a9b02 	ldrtmi	r9, [sl], -r2, lsl #22
 15c:	0000f8d9 	ldrdeq	pc, [r0], -r9
 160:	681b2101 	ldmdavs	fp, {r0, r8, sp}
 164:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 168:	46434ab1 			; <UNDEFINED> instruction: 0x46434ab1
 16c:	0000f8d9 	ldrdeq	pc, [r0], -r9
 170:	447a2101 	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
 174:	f7ff9e03 			; <UNDEFINED> instruction: 0xf7ff9e03
 178:	9410fffe 	ldrls	pc, [r0], #-4094	; 0xfffff002
 17c:	f8543410 			; <UNDEFINED> instruction: 0xf8543410
 180:	2d005c14 	stccs	12, cr5, [r0, #-80]	; 0xffffffb0
 184:	e770d1a7 	ldrb	sp, [r0, -r7, lsr #3]!
 188:	463a9b02 	ldrtmi	r9, [sl], -r2, lsl #22
 18c:	0000f8d9 	ldrdeq	pc, [r0], -r9
 190:	e9d32101 	ldmib	r3, {r0, r8, sp}^
 194:	e9cd6700 	stmib	sp, {r8, r9, sl, sp, lr}^
 198:	f7ff6700 			; <UNDEFINED> instruction: 0xf7ff6700
 19c:	e7e3fffe 			; <UNDEFINED> instruction: 0xe7e3fffe
 1a0:	0f01f1b9 	svceq	0x0001f1b9
 1a4:	4629d974 			; <UNDEFINED> instruction: 0x4629d974
 1a8:	f7ff4658 			; <UNDEFINED> instruction: 0xf7ff4658
 1ac:	2800fffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 1b0:	2f00d1e3 	svccs	0x0000d1e3
 1b4:	80cdf000 	sbchi	pc, sp, r0
 1b8:	9b079a0e 	blls	0x1e69f8
 1bc:	18d39908 	ldmne	r3, {r3, r8, fp, ip, pc}^
 1c0:	f280428b 	vsubl.s8	q2, d16, d11
 1c4:	990a80db 	stmdbls	sl, {r0, r1, r3, r4, r6, r7, pc}
 1c8:	32014638 	andcc	r4, r1, #56, 12	; 0x3800000
 1cc:	f851920e 			; <UNDEFINED> instruction: 0xf851920e
 1d0:	21254023 			; <UNDEFINED> instruction: 0x21254023
 1d4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1d8:	f0002800 			; <UNDEFINED> instruction: 0xf0002800
 1dc:	9a0280c7 	bls	0xa0500
 1e0:	46204639 			; <UNDEFINED> instruction: 0x46204639
 1e4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1e8:	d00c2801 	andle	r2, ip, r1, lsl #16
 1ec:	9a054b8e 	bls	0x15302c
 1f0:	58d3990a 	ldmpl	r3, {r1, r3, r8, fp, ip, pc}^
 1f4:	68184a8f 	ldmdavs	r8, {r0, r1, r2, r3, r7, r9, fp, lr}
 1f8:	e9cd447a 	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
 1fc:	680b4500 	stmdavs	fp, {r8, sl, lr}
 200:	f7ff2101 			; <UNDEFINED> instruction: 0xf7ff2101
 204:	44cbfffe 	strbmi	pc, [fp], #4094	; 0xffe	; <UNPREDICTABLE>
 208:	3000f89b 	mulcc	r0, fp, r8
 20c:	f47f2b00 			; <UNDEFINED> instruction: 0xf47f2b00
 210:	9b08af5a 	blls	0x22bf80
 214:	1a9b9a0e 	bne	0xfe6e6a54
 218:	93089a07 	movwls	r9, #35335	; 0x8a07
 21c:	f6ff4293 			; <UNDEFINED> instruction: 0xf6ff4293
 220:	4613af2b 	ldrmi	sl, [r3], -fp, lsr #30
 224:	99089a0e 	stmdbls	r8, {r1, r2, r3, r9, fp, ip, pc}
 228:	9c0c441a 	cfstrsls	mvf4, [ip], {26}
 22c:	9b0a1ac8 	blls	0x286d54
 230:	9d0d0091 	stcls	0, cr0, [sp, #-580]	; 0xfffffdbc
 234:	3104440b 	tstcc	r4, fp, lsl #8
 238:	bf1842a1 	svclt	0x001842a1
 23c:	ea452808 	b	0x114a264
 240:	bf8c0403 	svclt	0x008c0403
 244:	21002101 	tstcs	r0, r1, lsl #2
 248:	0f07f014 	svceq	0x0007f014
 24c:	0101f001 	tsteq	r1, r1	; <UNPREDICTABLE>
 250:	2100bf18 	tstcs	r0, r8, lsl pc
 254:	f0002900 			; <UNDEFINED> instruction: 0xf0002900
 258:	1c4280c0 	mcrrne	0, 12, r8, r2, cr0
 25c:	46293b08 	strtmi	r3, [r9], -r8, lsl #22
 260:	eb050854 	bl	0x1423b8
 264:	e9f304c4 	ldmib	r3!, {r2, r6, r7, sl}^
 268:	e8e18902 	stmia	r1!, {r1, r8, fp, pc}^
 26c:	428c8902 	addmi	r8, ip, #32768	; 0x8000
 270:	9b07d1f9 	blls	0x1f4a5c
 274:	0101f022 	tsteq	r1, r2, lsr #32	; <UNPREDICTABLE>
 278:	440b428a 	strmi	r4, [fp], #-650	; 0xfffffd76
 27c:	aef8f43f 	mrcge	4, 7, APSR_nzcv, cr8, cr15, {1}
 280:	990a9a0e 	stmdbls	sl, {r1, r2, r3, r9, fp, ip, pc}
 284:	f851441a 			; <UNDEFINED> instruction: 0xf851441a
 288:	f8412022 			; <UNDEFINED> instruction: 0xf8412022
 28c:	e6ef2023 	strbt	r2, [pc], r3, lsr #32
 290:	2000f89b 	mulcs	r0, fp, r8
 294:	429a782b 	addsmi	r7, sl, #2818048	; 0x2b0000
 298:	af6ff47f 	svcge	0x006ff47f
 29c:	d07a2f00 	rsbsle	r2, sl, r0, lsl #30
 2a0:	9b079a0e 	blls	0x1e6ae0
 2a4:	18d39908 	ldmne	r3, {r3, r8, fp, ip, pc}^
 2a8:	f280428b 	vsubl.s8	q2, d16, d11
 2ac:	990a8081 	stmdbls	sl, {r0, r7, pc}
 2b0:	32014638 	andcc	r4, r1, #56, 12	; 0x3800000
 2b4:	f851920e 			; <UNDEFINED> instruction: 0xf851920e
 2b8:	21254023 			; <UNDEFINED> instruction: 0x21254023
 2bc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 2c0:	d0562800 	subsle	r2, r6, r0, lsl #16
 2c4:	46399a02 	ldrtmi	r9, [r9], -r2, lsl #20
 2c8:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
 2cc:	2801fffe 	stmdacs	r1, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 2d0:	4b55d051 	blmi	0x157441c
 2d4:	990a9a05 	stmdbls	sl, {r0, r2, r9, fp, ip, pc}
 2d8:	4a5758d3 	bmi	0x15d662c
 2dc:	447a6818 	ldrbtmi	r6, [sl], #-2072	; 0xfffff7e8
 2e0:	4500e9cd 	strmi	lr, [r0, #-2509]	; 0xfffff633
 2e4:	2101680b 	tstcs	r1, fp, lsl #16
 2e8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 2ec:	2b75e043 	blcs	0x1d78400
 2f0:	4a52e731 	bmi	0x14b9fbc
 2f4:	3a10ee18 	bcc	0x43bb5c
 2f8:	0000f8d9 	ldrdeq	pc, [r0], -r9
 2fc:	f7ff447a 			; <UNDEFINED> instruction: 0xf7ff447a
 300:	f8d9fffe 			; <UNDEFINED> instruction: 0xf8d9fffe
 304:	2f002000 	svccs	0x00002000
 308:	af07f47f 	svcge	0x0007f47f
 30c:	681b9b02 	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
 310:	4b4bb9d3 	blmi	0x12eea64
 314:	e9cd447b 	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
 318:	46103800 	ldrmi	r3, [r0], -r0, lsl #16
 31c:	ee18462b 	cfmsub32	mvax1, mvfx4, mvfx8, mvfx11
 320:	21012a90 			; <UNDEFINED> instruction: 0x21012a90
 324:	f7ff9e03 			; <UNDEFINED> instruction: 0xf7ff9e03
 328:	e726fffe 			; <UNDEFINED> instruction: 0xe726fffe
 32c:	681b9b02 	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
 330:	4610b163 	ldrmi	fp, [r0], -r3, ror #2
 334:	e9cd4a43 	stmib	sp, {r0, r1, r6, r9, fp, lr}^
 338:	21013800 	tstcs	r1, r0, lsl #16
 33c:	447a462b 	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
 340:	f7ff9e03 			; <UNDEFINED> instruction: 0xf7ff9e03
 344:	e718fffe 			; <UNDEFINED> instruction: 0xe718fffe
 348:	e7e49b09 	strb	r9, [r4, r9, lsl #22]!
 34c:	447b4b3e 	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
 350:	9b0fe7ef 	blls	0x3fa314
 354:	bf0b2b2b 	svclt	0x000b2b2b
 358:	9a022301 	bls	0x88f64
 35c:	68139a02 	ldmdavs	r3, {r1, r9, fp, ip, pc}
 360:	fab3bf1c 	blx	0xfeceffd8
 364:	095bf383 	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
 368:	e74c6013 	smlald	r6, ip, r3, r0
 36c:	601c9b02 	andsvs	r9, ip, r2, lsl #22
 370:	9b02e749 	blls	0xba09c
 374:	f10b601c 			; <UNDEFINED> instruction: 0xf10b601c
 378:	e7450b01 	strb	r0, [r5, -r1, lsl #22]
 37c:	21014b2a 	tstcs	r1, sl, lsr #22
 380:	58d39a05 	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
 384:	68184a31 	ldmdavs	r8, {r0, r4, r5, r9, fp, lr}
 388:	9b0a447a 	blls	0x291578
 38c:	681b9500 	ldmdavs	fp, {r8, sl, ip, pc}
 390:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 394:	9b0fe737 	blls	0x3fa078
 398:	bf0b2b2b 	svclt	0x000b2b2b
 39c:	9a022301 	bls	0x88fa8
 3a0:	68139a02 	ldmdavs	r3, {r1, r9, fp, ip, pc}
 3a4:	fab3bf1c 	blx	0xfecf001c
 3a8:	095bf383 	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
 3ac:	e7e26013 			; <UNDEFINED> instruction: 0xe7e26013
 3b0:	21014b1d 	tstcs	r1, sp, lsl fp
 3b4:	58d39a05 	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
 3b8:	68184a25 	ldmdavs	r8, {r0, r2, r5, r9, fp, lr}
 3bc:	9b0a447a 	blls	0x2915ac
 3c0:	681b9500 	ldmdavs	fp, {r8, sl, ip, pc}
 3c4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3c8:	4b17e7d5 	blmi	0x5fa324
 3cc:	9a05200a 	bls	0x1483fc
 3d0:	681958d3 	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
 3d4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 3d8:	990ae656 	stmdbls	sl, {r1, r2, r4, r6, r9, sl, sp, lr, pc}
 3dc:	4380f102 	orrmi	pc, r0, #-2147483648	; 0x80000000
 3e0:	3b019808 	blcc	0x66408
 3e4:	eb019a0c 	bl	0x66c1c
 3e8:	3a040383 	bcc	0x1011fc
 3ec:	0080eb01 	addeq	lr, r0, r1, lsl #22
 3f0:	f853440a 			; <UNDEFINED> instruction: 0xf853440a
 3f4:	f8421f04 			; <UNDEFINED> instruction: 0xf8421f04
 3f8:	42821f04 	addmi	r1, r2, #4, 30
 3fc:	e637d1f9 			; <UNDEFINED> instruction: 0xe637d1f9
 400:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 404:	000003ec 	andeq	r0, r0, ip, ror #7
 408:	00000000 	andeq	r0, r0, r0
 40c:	000003f2 	strdeq	r0, [r0], -r2
 410:	000003d2 	ldrdeq	r0, [r0], -r2
 414:	000003cc 	andeq	r0, r0, ip, asr #7
 418:	0000039a 	muleq	r0, sl, r3
 41c:	0000038c 	andeq	r0, r0, ip, lsl #7
 420:	00000364 	andeq	r0, r0, r4, ror #6
 424:	00000366 	andeq	r0, r0, r6, ror #6
 428:	00000000 	andeq	r0, r0, r0
 42c:	000002f2 	strdeq	r0, [r0], -r2
 430:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
 434:	00000238 	andeq	r0, r0, r8, lsr r2
 438:	00000156 	andeq	r0, r0, r6, asr r1
 43c:	0000013c 	andeq	r0, r0, ip, lsr r1
 440:	00000128 	andeq	r0, r0, r8, lsr #2
 444:	00000102 	andeq	r0, r0, r2, lsl #2
 448:	000000f6 	strdeq	r0, [r0], -r6
 44c:	000000c0 	andeq	r0, r0, r0, asr #1
 450:	00000090 	muleq	r0, r0, r0
