INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acraddick/Hello_world/Hello_world.srcs/sources_1/new/UART_RX_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/acraddick/Hello_world/Hello_world.srcs/sim_1/new/UART_RX_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX_top_tb
