Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 21:24:04 2018
| Host         : DESKTOP-M3KG07M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topper_control_sets_placed.rpt
| Design       : topper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            2 |
|     10 |            4 |
|     12 |           10 |
|     14 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             182 |           55 |
| No           | No                    | Yes                    |             150 |           32 |
| No           | Yes                   | No                     |             284 |           61 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              84 |           17 |
| Yes          | Yes                   | No                     |             224 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |            Enable Signal            |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+-----------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  timer/bb/outty/clk_500                 |                                     | muxy/out[2]                                                                                                                                                         |                1 |              2 |
|  deb/divider/inst/clk_out1              |                                     | state_machine/AR[0]                                                                                                                                                 |                1 |              4 |
|  deb/divider/inst/clk_out1              |                                     | state_machine/seg1C_reg[3]                                                                                                                                          |                1 |              8 |
|  deb/divider/inst/clk_out1              | state_machine/Q_reg[3][0]           | state_machine/AR[0]                                                                                                                                                 |                2 |              8 |
|  deb/divider/inst/clk_out1              | state_machine/data_reg[4][0]        | reset_IBUF                                                                                                                                                          |                2 |             10 |
|  deb/divider/inst/clk_out1              | loader/load/hour_count[4]_i_1_n_0   | reset_IBUF                                                                                                                                                          |                2 |             10 |
|  deb/divider/inst/clk_out1              | alarm/load/hour_count[4]_i_1__0_n_0 | reset_IBUF                                                                                                                                                          |                1 |             10 |
|  state_machine/data_reg[4][0]           |                                     |                                                                                                                                                                     |                2 |             10 |
|  deb/divider/inst/clk_out1              | timer/clk1/offset_reg               | timer/day_count/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0                                                                                             |                2 |             12 |
|  deb/divider/inst/clk_out1              | timer/clk1/seg1f_reg[5]             | timer/minute/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count                        |                2 |             12 |
|  deb/divider/inst/clk_out1              | timer/clk1/CE                       | timer/month/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0                                                                                                 |                2 |             12 |
|  deb/divider/inst/clk_out1              | timer/clk1/CLK_1Hz                  | timer/sec/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count                           |                2 |             12 |
|  deb/divider/inst/clk_out1              | timer/clk1/hour_zone_reg[5]         | timer/hour/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count                          |                2 |             12 |
|  deb/divider/inst/clk_out1              | loader/load/min_count[5]_i_1_n_0    | reset_IBUF                                                                                                                                                          |                2 |             12 |
|  deb/divider/inst/clk_out1              | alarm/load/min_count[5]_i_1__0_n_0  | reset_IBUF                                                                                                                                                          |                3 |             12 |
|  deb/yeet/clk_10                        |                                     |                                                                                                                                                                     |                3 |             12 |
|  timer/decode/n_hour_inferred__2/i__n_0 |                                     |                                                                                                                                                                     |                4 |             12 |
|  timer/bb/outty/clk_500                 |                                     | driver/an_reg[0][0]                                                                                                                                                 |                2 |             12 |
|  deb/divider/inst/clk_out1              |                                     | state_machine/SS[0]                                                                                                                                                 |                3 |             14 |
|  timer/bb/outty/clk_500                 |                                     |                                                                                                                                                                     |                6 |             22 |
|  deb/divider/inst/audio_clock           | state_machine/CE                    | reset_IBUF                                                                                                                                                          |                3 |             24 |
|  deb/divider/inst/audio_clock           | state_machine/din_reg_reg[7]        | nolabel_line151/AudioTest/LineCount/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count |                4 |             32 |
|  clk_IBUF_BUFG                          |                                     | reset_IBUF                                                                                                                                                          |                8 |             42 |
|  clk_IBUF_BUFG                          |                                     |                                                                                                                                                                     |               13 |             48 |
|  deb/divider/inst/clk_out1              |                                     | deb/yeet/counter[31]_i_1__0_n_0                                                                                                                                     |                8 |             62 |
|  deb/divider/inst/clk_out1              | state_machine/E[0]                  | state_machine/SR[0]                                                                                                                                                 |                8 |             64 |
|  clk_IBUF_BUFG                          | enable_A_IBUF                       | reset_IBUF                                                                                                                                                          |               13 |             66 |
|  deb/divider/inst/clk_out1              |                                     | state_machine/count_reg[0][0]                                                                                                                                       |               17 |             68 |
|  deb/divider/inst/clk_out1              |                                     | state_machine/WM                                                                                                                                                    |               20 |             70 |
|  deb/divider/inst/clk_out1              |                                     |                                                                                                                                                                     |               27 |             78 |
|  deb/divider/inst/clk_out1              |                                     | reset_IBUF                                                                                                                                                          |               32 |            152 |
+-----------------------------------------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


