\section*{RISC-V Instruction Set}

\subsection*{Core Instruction Formats}
\small
\begin{center}
\begin{tabular}
{p{0in}p{0.4in}p{0.05in}p{0.05in}p{0.05in}p{0.05in}p{0.4in}p{0.6in}p{0.4in}p{0.6in}p{0.7in}l}
&
\multicolumn{1}{l}{\instbit{31}} &
\multicolumn{1}{r}{\instbit{27}} &
\instbit{26} &
\instbit{25} &
\multicolumn{1}{l}{\instbit{24}} &
\multicolumn{1}{r}{\instbit{20}} &
\instbitrange{19}{15} &
\instbitrange{14}{12} &
\instbitrange{11}{7} &
\instbitrange{6}{0} \\
\cline{2-11}

&
\multicolumn{4}{|c|}{funct7} &
\multicolumn{2}{c|}{rs2} &
\multicolumn{1}{c|}{rs1} &
\multicolumn{1}{c|}{funct3} &
\multicolumn{1}{c|}{rd} &
\multicolumn{1}{c|}{opcode} & R-type \\
\cline{2-11}

&
\multicolumn{6}{|c|}{imm[11:0]} &
\multicolumn{1}{c|}{rs1} &
\multicolumn{1}{c|}{funct3} &
\multicolumn{1}{c|}{rd} &
\multicolumn{1}{c|}{opcode} & I-type \\
\cline{2-11}

&
\multicolumn{4}{|c|}{imm[11:5]} &
\multicolumn{2}{c|}{rs2} &
\multicolumn{1}{c|}{rs1} &
\multicolumn{1}{c|}{funct3} &
\multicolumn{1}{c|}{imm[4:0]} &
\multicolumn{1}{c|}{opcode} & S-type \\
\cline{2-11}

&
\multicolumn{4}{|c|}{imm[12$\vert$10:5]} &
\multicolumn{2}{c|}{rs2} &
\multicolumn{1}{c|}{rs1} &
\multicolumn{1}{c|}{funct3} &
\multicolumn{1}{c|}{imm[4:1$\vert$11]} &
\multicolumn{1}{c|}{opcode} & B-type \\
\cline{2-11}

&
\multicolumn{8}{|c|}{imm[31:12]} &
\multicolumn{1}{c|}{rd} &
\multicolumn{1}{c|}{opcode} & U-type \\
\cline{2-11}

&
\multicolumn{8}{|c|}{imm[20$\vert$10:1$\vert$11$\vert$19:12]} &
\multicolumn{1}{c|}{rd} &
\multicolumn{1}{c|}{opcode} & J-type \\
\cline{2-11}
\end{tabular}
\end{center}

\subsection*{RV32I Base Integer Instructions}

\begin{tabular}
{T | l | c | T | T | T | T | l} \hline
\rm Inst & Name                    & FMT & \rm Opcode & \rm F3 & \rm F7 & \rm Description (C)          & Note \\ \hline
add      & ADD                     & R   & 0110011    & 0x0    & 0x00   & rd = rs1 + rs2               & \\
sub      & SUB                     & R   & 0110011    & 0x0    & 0x20   & rd = rs1 - rs2               & \\
xor      & XOR                     & R   & 0110011    & 0x4    & 0x00   & rd = rs1 \^{} rs2            & \\
or       & OR                      & R   & 0110011    & 0x6    & 0x00   & rd = rs1 | rs2               & \\
and      & AND                     & R   & 0110011    & 0x7    & 0x00   & rd = rs1 \& rs2              & \\
sll      & Shift Left Logical      & R   & 0110011    & 0x1    & 0x00   & rd = rs1 \verb|<<| rs2       & \\
srl      & Shift Right Logical     & R   & 0110011    & 0x2    & 0x00   & rd = rs1 \verb|>>| rs2       & \\
sra      & Shift Right Arith*      & R   & 0110011    & 0x3    & 0x20   & rd = rs1 \verb|>>| rs2       & msb-extends \\
slt      & Set Less Than           & R   & 0110011    & 0x2    &        & rd = (rs1 < rs2)?1:0         & \\
sltu     & Set Less Than (U)       & R   & 0110011    & 0x3    &        & rd = (rs1 < rs2)?1:0         & zero-extends \\ \hline
addi     & ADD Immediate           & I   & 0010011    & 0x0    & 0x00   & rd = rs1 + imm               & \\
xori     & XOR Immediate           & I   & 0010011    & 0x4    & 0x00   & rd = rs1 \^{} imm            & \\
ori      & OR Immediate            & I   & 0010011    & 0x6    & 0x00   & rd = rs1 | imm               & \\
andi     & AND Immediate           & I   & 0010011    & 0x7    & 0x00   & rd = rs1 \& imm              & \\
slli     & Shift Left Logical Imm  & I   & 0010011    & 0x1    & 0x00   & rd = rs1 \verb|<<| imm       & \\
srli     & Shift Right Logical Imm & I   & 0010011    & 0x1    & 0x00   & rd = rs1 \verb|>>| imm       & \\
srai     & Shift Right Arith Imm   & I   & 0010011    & 0x3    & 0x20   & rd = rs1 \verb|>>| imm       & msb-extends \\
slti     & Set Less Than Imm       & I   & 0010011    & 0x2    &        & rd = (rs1 < imm)?1:0         & \\
sltiu    & Set Less Than Imm (U)   & I   & 0010011    & 0x3    &        & rd = (rs1 < imm)?1:0         & zero-extends \\ \hline
lb       & Load Byte               & I   & 0000011    & 0x0    &        & rd = M[rs1+imm][0:7]         & \\
lh       & Load Half               & I   & 0000011    & 0x1    &        & rd = M[rs1+imm][0:15]        & \\
lw       & Load Word               & I   & 0000011    & 0x2    &        & rd = M[rs1+imm][0:31]        & \\
lbu      & Load Byte (U)           & I   & 0000011    & 0x4    &        & rd = M[rs1+imm][0:7]         & zero-extends \\
lhu      & Load Half (U)           & I   & 0000011    & 0x5    &        & rd = M[rs1+imm][0:15]        & zero-extends \\ \hline
sb       & Store Byte              & S   & 0100011    & 0x0    &        & M[rs1+imm][0:7]  = rs2[0:7]  & \\
sh       & Store Half              & S   & 0100011    & 0x1    &        & M[rs1+imm][0:15] = rs2[0:15] & \\
sw       & Store Word              & S   & 0100011    & 0x2    &        & M[rs1+imm][0:31] = rs2[0:31] & \\ \hline
beq      & Branch ==               & B   & 1100011    & 0x0    &        & if(rs1 == rs2) PC += imm     & \\
bne      & Branch !=               & B   & 1100011    & 0x1    &        & if(rs1 != rs2) PC += imm     & \\
blt      & Branch <                & B   & 1100011    & 0x4    &        & if(rs1 < \enspace rs2) PC += imm & \\
bge      & Branch $\leq$           & B   & 1100011    & 0x5    &        & if(rs1 >= rs2) PC += imm     & \\
bltu     & Branch < (U)            & B   & 1100011    & 0x6    &        & if(rs1 < \enspace rs2) PC += imm & zero-extends \\
bgeu     & Branch $\geq$ (U)       & B   & 1100011    & 0x7    &        & if(rs1 >= rs2) PC += imm     & zero-extends \\ \hline
jal      & Jump And Link           & J   & 1101111    &        &        & rd = PC+4; PC += imm         & \\
jalr     & Jump And Link Reg       & I   & 1100111    & 0x0    &        & rd = PC+4; PC = rs1 + imm    & \\ \hline
lui      & Load Upper Imm          & U   & 0110111    &        &        & rd = imm \verb|<<| 12        & \\
auipc    & Add Upper Imm to PC     & U   & 0010111    &        &        & rd = PC + (imm \verb|<<| 12) & \\ \hline
ecall    & Environment Call        & I   & 1110011    & 0x0    & 0x00   & Transfer control to OS       & imm: 0x000 \\ \hline
ebreak   & Environment Break       & I   & 1110011    & 0x0    & 0x00   & Transfer control to debugger & imm: 0x001 \\ \hline

\end{tabular}
