

================================================================
== Vitis HLS Report for 'set3DFloatArray_5'
================================================================
* Date:           Fri Dec 22 00:44:03 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.529 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15492|    15492|  0.155 ms|  0.155 ms|  15492|  15492|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |    15490|    15490|         4|          1|          1|  15488|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    187|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     97|    -|
|Register         |        -|    -|     200|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     200|    348|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+-------------------------+-----------+
    |          Instance          |          Module         | Expression|
    +----------------------------+-------------------------+-----------+
    |mul_mul_5ns_11ns_14_4_1_U1  |mul_mul_5ns_11ns_14_4_1  |    i0 * i1|
    +----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_171_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln10_fu_217_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln12_fu_244_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln14_fu_290_p2       |         +|   0|  0|  21|          14|          14|
    |add_ln8_1_fu_153_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln8_fu_135_p2        |         +|   0|  0|  21|          14|           1|
    |and_ln10_fu_211_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_147_p2      |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln12_fu_205_p2      |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln8_fu_141_p2       |      icmp|   0|  0|  12|          14|          11|
    |or_ln10_fu_223_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln10_1_fu_159_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln10_2_fu_250_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln10_3_fu_228_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln10_4_fu_263_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln10_5_fu_236_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln10_6_fu_177_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln10_fu_193_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln10_fu_200_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 187|          97|          77|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_95_p4  |   9|          2|    5|         10|
    |i_reg_91                   |   9|          2|    5|         10|
    |ii_reg_113                 |   9|          2|    5|         10|
    |iii_reg_124                |   9|          2|    6|         12|
    |indvar_flatten17_reg_80    |   9|          2|   14|         28|
    |indvar_flatten_reg_102     |   9|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  97|         21|   49|        101|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln10_reg_350         |   5|   0|    5|          0|
    |and_ln10_reg_345         |   1|   0|    1|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_reg_91                 |   5|   0|    5|          0|
    |icmp_ln10_reg_317        |   1|   0|    1|          0|
    |icmp_ln8_reg_313         |   1|   0|    1|          0|
    |ii_reg_113               |   5|   0|    5|          0|
    |iii_reg_124              |   6|   0|    6|          0|
    |indvar_flatten17_reg_80  |  14|   0|   14|          0|
    |indvar_flatten_reg_102   |  11|   0|   11|          0|
    |select_ln10_1_reg_325    |   5|   0|    5|          0|
    |select_ln10_3_reg_355    |   6|   0|    6|          0|
    |tmp_2_reg_340            |   5|   0|   10|          5|
    |icmp_ln10_reg_317        |  64|  32|    1|          0|
    |icmp_ln8_reg_313         |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 200|  64|   79|          5|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|array_r_address0  |  out|   14|   ap_memory|            array_r|         array|
|array_r_ce0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_we0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_d0        |  out|   32|   ap_memory|            array_r|         array|
+------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../src/hls/cnn.cpp:8]   --->   Operation 7 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i14 0, void %.lr.ph11, i14 %add_ln8, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 8 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i5 0, void %.lr.ph11, i5 %select_ln10_1, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void %.lr.ph11, i11 %select_ln10_6, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.98ns)   --->   "%add_ln8 = add i14 %indvar_flatten17, i14 1" [../src/hls/cnn.cpp:8]   --->   Operation 11 'add' 'add_ln8' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.86ns)   --->   "%icmp_ln8 = icmp_eq  i14 %indvar_flatten17, i14 15488" [../src/hls/cnn.cpp:8]   --->   Operation 12 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %._crit_edge7.loopexit, void %._crit_edge12.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 13 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_eq  i11 %indvar_flatten, i11 704" [../src/hls/cnn.cpp:10]   --->   Operation 14 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.87ns)   --->   "%add_ln8_1 = add i5 %i, i5 1" [../src/hls/cnn.cpp:8]   --->   Operation 15 'add' 'add_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.48ns)   --->   "%select_ln10_1 = select i1 %icmp_ln10, i5 %add_ln8_1, i5 %i" [../src/hls/cnn.cpp:10]   --->   Operation 16 'select' 'select_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %select_ln10_1" [../src/hls/cnn.cpp:10]   --->   Operation 17 'zext' 'zext_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 18 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln10 = mul i14 %zext_ln10, i14 704" [../src/hls/cnn.cpp:10]   --->   Operation 18 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [1/1] (0.94ns)   --->   "%add_ln10_1 = add i11 %indvar_flatten, i11 1" [../src/hls/cnn.cpp:10]   --->   Operation 19 'add' 'add_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.45ns)   --->   "%select_ln10_6 = select i1 %icmp_ln10, i11 1, i11 %add_ln10_1" [../src/hls/cnn.cpp:10]   --->   Operation 20 'select' 'select_ln10_6' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 21 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln10 = mul i14 %zext_ln10, i14 704" [../src/hls/cnn.cpp:10]   --->   Operation 21 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ii = phi i5 0, void %.lr.ph11, i5 %select_ln10_5, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:10]   --->   Operation 22 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph11, i6 %add_ln12, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:12]   --->   Operation 23 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %ii, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 24 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.48ns)   --->   "%select_ln10 = select i1 %icmp_ln10, i5 0, i5 %ii" [../src/hls/cnn.cpp:10]   --->   Operation 26 'select' 'select_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 27 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln10 = mul i14 %zext_ln10, i14 704" [../src/hls/cnn.cpp:10]   --->   Operation 27 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln10)   --->   "%xor_ln10 = xor i1 %icmp_ln10, i1 1" [../src/hls/cnn.cpp:10]   --->   Operation 28 'xor' 'xor_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.87ns)   --->   "%icmp_ln12 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:12]   --->   Operation 29 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln10 = and i1 %icmp_ln12, i1 %xor_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 30 'and' 'and_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.87ns)   --->   "%add_ln10 = add i5 %select_ln10, i5 1" [../src/hls/cnn.cpp:10]   --->   Operation 31 'add' 'add_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_3)   --->   "%or_ln10 = or i1 %and_ln10, i1 %icmp_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 32 'or' 'or_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln10_3 = select i1 %or_ln10, i6 0, i6 %iii" [../src/hls/cnn.cpp:10]   --->   Operation 33 'select' 'select_ln10_3' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.48ns)   --->   "%select_ln10_5 = select i1 %and_ln10, i5 %add_ln10, i5 %select_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 34 'select' 'select_ln10_5' <Predicate = (!icmp_ln8)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln12 = add i6 %select_ln10_3, i6 1" [../src/hls/cnn.cpp:12]   --->   Operation 35 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15488, i64 15488, i64 15488"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 38 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln10 = mul i14 %zext_ln10, i14 704" [../src/hls/cnn.cpp:10]   --->   Operation 38 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_2 = select i1 %icmp_ln10, i10 0, i10 %tmp_2" [../src/hls/cnn.cpp:10]   --->   Operation 39 'select' 'select_ln10_2' <Predicate = (!icmp_ln8 & !and_ln10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln10, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 42 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln8 & and_ln10)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_4 = select i1 %and_ln10, i10 %p_mid1, i10 %select_ln10_2" [../src/hls/cnn.cpp:10]   --->   Operation 43 'select' 'select_ln10_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_4_cast = zext i10 %select_ln10_4" [../src/hls/cnn.cpp:10]   --->   Operation 44 'zext' 'select_ln10_4_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/hls/cnn.cpp:12]   --->   Operation 46 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %mul_ln10, i32 6, i32 13" [../src/hls/cnn.cpp:14]   --->   Operation 47 'partselect' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_1, i6 %select_ln10_3" [../src/hls/cnn.cpp:14]   --->   Operation 48 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.98ns) (out node of the LUT)   --->   "%add_ln14 = add i14 %tmp, i14 %select_ln10_4_cast" [../src/hls/cnn.cpp:14]   --->   Operation 49 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i14 %add_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 50 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 51 'getelementptr' 'array_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i14 %array_addr" [../src/hls/cnn.cpp:14]   --->   Operation 52 'store' 'store_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15488> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [../src/hls/cnn.cpp:18]   --->   Operation 54 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8             (br               ) [ 0111110]
indvar_flatten17   (phi              ) [ 0010000]
i                  (phi              ) [ 0010000]
indvar_flatten     (phi              ) [ 0010000]
add_ln8            (add              ) [ 0111110]
icmp_ln8           (icmp             ) [ 0011110]
br_ln8             (br               ) [ 0000000]
icmp_ln10          (icmp             ) [ 0011110]
add_ln8_1          (add              ) [ 0000000]
select_ln10_1      (select           ) [ 0111110]
zext_ln10          (zext             ) [ 0011110]
add_ln10_1         (add              ) [ 0000000]
select_ln10_6      (select           ) [ 0111110]
ii                 (phi              ) [ 0011100]
iii                (phi              ) [ 0011100]
tmp_2              (bitconcatenate   ) [ 0010010]
specpipeline_ln0   (specpipeline     ) [ 0000000]
select_ln10        (select           ) [ 0000000]
xor_ln10           (xor              ) [ 0000000]
icmp_ln12          (icmp             ) [ 0000000]
and_ln10           (and              ) [ 0010010]
add_ln10           (add              ) [ 0010010]
or_ln10            (or               ) [ 0000000]
select_ln10_3      (select           ) [ 0010010]
select_ln10_5      (select           ) [ 0111110]
add_ln12           (add              ) [ 0111110]
specloopname_ln0   (specloopname     ) [ 0000000]
empty              (speclooptripcount) [ 0000000]
mul_ln10           (mul              ) [ 0000000]
select_ln10_2      (select           ) [ 0000000]
specpipeline_ln0   (specpipeline     ) [ 0000000]
specloopname_ln0   (specloopname     ) [ 0000000]
p_mid1             (bitconcatenate   ) [ 0000000]
select_ln10_4      (select           ) [ 0000000]
select_ln10_4_cast (zext             ) [ 0000000]
specpipeline_ln0   (specpipeline     ) [ 0000000]
specloopname_ln12  (specloopname     ) [ 0000000]
tmp_1              (partselect       ) [ 0000000]
tmp                (bitconcatenate   ) [ 0000000]
add_ln14           (add              ) [ 0000000]
zext_ln14          (zext             ) [ 0000000]
array_addr         (getelementptr    ) [ 0000000]
store_ln14         (store            ) [ 0000000]
br_ln0             (br               ) [ 0111110]
ret_ln18           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="array_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="14" slack="0"/>
<pin id="70" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln14_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="14" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/5 "/>
</bind>
</comp>

<comp id="80" class="1005" name="indvar_flatten17_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="1"/>
<pin id="82" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten17_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="14" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="i_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="1"/>
<pin id="93" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="indvar_flatten_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="1"/>
<pin id="104" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="11" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="ii_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="3"/>
<pin id="115" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="ii_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="3"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/4 "/>
</bind>
</comp>

<comp id="124" class="1005" name="iii_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="3"/>
<pin id="126" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="iii_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="3"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln8_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln8_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="14" slack="0"/>
<pin id="143" dir="0" index="1" bw="14" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln10_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="0" index="1" bw="11" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln8_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="select_ln10_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="5" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln10_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln10_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln10_6_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="11" slack="0"/>
<pin id="180" dir="0" index="2" bw="11" slack="0"/>
<pin id="181" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_6/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln10_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="2"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="xor_ln10_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="2"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln12_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="6" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="and_ln10_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln10_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="or_ln10_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="2"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln10_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="6" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_3/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln10_5_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_5/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln12_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln10_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="3"/>
<pin id="252" dir="0" index="1" bw="10" slack="0"/>
<pin id="253" dir="0" index="2" bw="10" slack="1"/>
<pin id="254" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_2/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_mid1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="5" slack="1"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln10_4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="10" slack="0"/>
<pin id="266" dir="0" index="2" bw="10" slack="0"/>
<pin id="267" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_4/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln10_4_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln10_4_cast/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="14" slack="0"/>
<pin id="277" dir="0" index="2" bw="4" slack="0"/>
<pin id="278" dir="0" index="3" bw="5" slack="0"/>
<pin id="279" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="14" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="0" index="2" bw="6" slack="1"/>
<pin id="287" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln14_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="14" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln14_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/5 "/>
</bind>
</comp>

<comp id="301" class="1007" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="14" slack="0"/>
<pin id="304" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln10/2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="add_ln8_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="14" slack="0"/>
<pin id="310" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="313" class="1005" name="icmp_ln8_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="317" class="1005" name="icmp_ln10_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="2"/>
<pin id="319" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="325" class="1005" name="select_ln10_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="zext_ln10_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="14" slack="1"/>
<pin id="332" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="335" class="1005" name="select_ln10_6_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_6 "/>
</bind>
</comp>

<comp id="340" class="1005" name="tmp_2_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="1"/>
<pin id="342" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="345" class="1005" name="and_ln10_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln10 "/>
</bind>
</comp>

<comp id="350" class="1005" name="add_ln10_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="1"/>
<pin id="352" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="355" class="1005" name="select_ln10_3_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="1"/>
<pin id="357" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10_3 "/>
</bind>
</comp>

<comp id="360" class="1005" name="select_ln10_5_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_5 "/>
</bind>
</comp>

<comp id="365" class="1005" name="add_ln12_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="62" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="64" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="84" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="84" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="106" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="95" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="147" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="153" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="95" pin="4"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="106" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="147" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="171" pin="2"/><net_sink comp="177" pin=2"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="117" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="117" pin="4"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="128" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="200" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="193" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="211" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="128" pin="4"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="211" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="217" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="193" pin="3"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="228" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="4" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="250" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="274" pin="4"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="270" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="305"><net_src comp="167" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="301" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="311"><net_src comp="135" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="316"><net_src comp="141" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="147" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="328"><net_src comp="159" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="333"><net_src comp="167" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="338"><net_src comp="177" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="343"><net_src comp="185" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="348"><net_src comp="211" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="353"><net_src comp="217" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="358"><net_src comp="228" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="363"><net_src comp="236" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="368"><net_src comp="244" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {5 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		br_ln8 : 2
		icmp_ln10 : 1
		add_ln8_1 : 1
		select_ln10_1 : 2
		zext_ln10 : 3
		mul_ln10 : 4
		add_ln10_1 : 1
		select_ln10_6 : 2
	State 3
	State 4
		tmp_2 : 1
		select_ln10 : 1
		icmp_ln12 : 1
		and_ln10 : 2
		add_ln10 : 2
		or_ln10 : 2
		select_ln10_3 : 2
		select_ln10_5 : 2
		add_ln12 : 3
	State 5
		select_ln10_4 : 1
		select_ln10_4_cast : 2
		tmp_1 : 1
		tmp : 2
		add_ln14 : 3
		zext_ln14 : 4
		array_addr : 5
		store_ln14 : 6
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |       add_ln8_fu_135      |    0    |    0    |    21   |
|          |      add_ln8_1_fu_153     |    0    |    0    |    12   |
|    add   |     add_ln10_1_fu_171     |    0    |    0    |    18   |
|          |      add_ln10_fu_217      |    0    |    0    |    12   |
|          |      add_ln12_fu_244      |    0    |    0    |    13   |
|          |      add_ln14_fu_290      |    0    |    0    |    21   |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln10_1_fu_159   |    0    |    0    |    5    |
|          |    select_ln10_6_fu_177   |    0    |    0    |    10   |
|          |     select_ln10_fu_193    |    0    |    0    |    5    |
|  select  |    select_ln10_3_fu_228   |    0    |    0    |    6    |
|          |    select_ln10_5_fu_236   |    0    |    0    |    5    |
|          |    select_ln10_2_fu_250   |    0    |    0    |    9    |
|          |    select_ln10_4_fu_263   |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln8_fu_141      |    0    |    0    |    12   |
|   icmp   |      icmp_ln10_fu_147     |    0    |    0    |    11   |
|          |      icmp_ln12_fu_205     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln10_fu_200      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    and   |      and_ln10_fu_211      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln10_fu_223      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_301        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln10_fu_167     |    0    |    0    |    0    |
|   zext   | select_ln10_4_cast_fu_270 |    0    |    0    |    0    |
|          |      zext_ln14_fu_296     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_2_fu_185       |    0    |    0    |    0    |
|bitconcatenate|       p_mid1_fu_256       |    0    |    0    |    0    |
|          |         tmp_fu_283        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|        tmp_1_fu_274       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   185   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln10_reg_350   |    5   |
|    add_ln12_reg_365   |    6   |
|    add_ln8_reg_308    |   14   |
|    and_ln10_reg_345   |    1   |
|        i_reg_91       |    5   |
|   icmp_ln10_reg_317   |    1   |
|    icmp_ln8_reg_313   |    1   |
|       ii_reg_113      |    5   |
|      iii_reg_124      |    6   |
|indvar_flatten17_reg_80|   14   |
| indvar_flatten_reg_102|   11   |
| select_ln10_1_reg_325 |    5   |
| select_ln10_3_reg_355 |    6   |
| select_ln10_5_reg_360 |    5   |
| select_ln10_6_reg_335 |   11   |
|     tmp_2_reg_340     |   10   |
|   zext_ln10_reg_330   |   14   |
+-----------------------+--------+
|         Total         |   120  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_301 |  p0  |   2  |   5  |   10   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   10   ||  0.489  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   185  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   120  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   120  |   194  |
+-----------+--------+--------+--------+--------+
