Analysis for QUEUE_SIZE = 31, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 12s -> 12s
Frequency: 100 MHz -> Implementation: 38s -> 38s
Frequency: 100 MHz -> Power: 0.462 W
Frequency: 100 MHz -> CLB LUTs Used: 641
Frequency: 100 MHz -> CLB LUTs Util%: 0.45 %
Frequency: 100 MHz -> CLB Registers Used: 503
Frequency: 100 MHz -> CLB Registers Util%: 0.18 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 7.076 ns
Frequency: 100 MHz -> Achieved Frequency: 341.997 MHz


Frequency: 150 MHz -> Synthesis: 10s -> 10s
Frequency: 150 MHz -> Implementation: 37s -> 37s
Frequency: 150 MHz -> Power: 0.468 W
Frequency: 150 MHz -> CLB LUTs Used: 641
Frequency: 150 MHz -> CLB LUTs Util%: 0.45 %
Frequency: 150 MHz -> CLB Registers Used: 503
Frequency: 150 MHz -> CLB Registers Util%: 0.18 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 3.697 ns
Frequency: 150 MHz -> Achieved Frequency: 336.738 MHz


Frequency: 200 MHz -> Synthesis: 10s -> 10s
Frequency: 200 MHz -> Implementation: 37s -> 37s
Frequency: 200 MHz -> Power: 0.473 W
Frequency: 200 MHz -> CLB LUTs Used: 641
Frequency: 200 MHz -> CLB LUTs Util%: 0.45 %
Frequency: 200 MHz -> CLB Registers Used: 503
Frequency: 200 MHz -> CLB Registers Util%: 0.18 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.330 ns
Frequency: 200 MHz -> Achieved Frequency: 374.532 MHz


Frequency: 250 MHz -> Synthesis: 10s -> 10s
Frequency: 250 MHz -> Implementation: 38s -> 38s
Frequency: 250 MHz -> Power: 0.479 W
Frequency: 250 MHz -> CLB LUTs Used: 641
Frequency: 250 MHz -> CLB LUTs Util%: 0.45 %
Frequency: 250 MHz -> CLB Registers Used: 503
Frequency: 250 MHz -> CLB Registers Util%: 0.18 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.337 ns
Frequency: 250 MHz -> Achieved Frequency: 375.516 MHz


Frequency: 300 MHz -> Synthesis: 10s -> 10s
Frequency: 300 MHz -> Implementation: 37s -> 37s
Frequency: 300 MHz -> Power: 0.484 W
Frequency: 300 MHz -> CLB LUTs Used: 641
Frequency: 300 MHz -> CLB LUTs Util%: 0.45 %
Frequency: 300 MHz -> CLB Registers Used: 503
Frequency: 300 MHz -> CLB Registers Util%: 0.18 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.829 ns
Frequency: 300 MHz -> Achieved Frequency: 399.308 MHz


Frequency: 350 MHz -> Synthesis: 10s -> 10s
Frequency: 350 MHz -> Implementation: 38s -> 38s
Frequency: 350 MHz -> Power: 0.490 W
Frequency: 350 MHz -> CLB LUTs Used: 641
Frequency: 350 MHz -> CLB LUTs Util%: 0.45 %
Frequency: 350 MHz -> CLB Registers Used: 503
Frequency: 350 MHz -> CLB Registers Util%: 0.18 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.575 ns
Frequency: 350 MHz -> Achieved Frequency: 438.185 MHz


Frequency: 400 MHz -> Synthesis: 10s -> 10s
Frequency: 400 MHz -> Implementation: 48s -> 48s
Frequency: 400 MHz -> Power: 0.496 W
Frequency: 400 MHz -> CLB LUTs Used: 641
Frequency: 400 MHz -> CLB LUTs Util%: 0.45 %
Frequency: 400 MHz -> CLB Registers Used: 503
Frequency: 400 MHz -> CLB Registers Util%: 0.18 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.324 ns
Frequency: 400 MHz -> Achieved Frequency: 459.559 MHz


Frequency: 450 MHz -> Synthesis: 10s -> 10s
Frequency: 450 MHz -> Implementation: 49s -> 49s
Frequency: 450 MHz -> Power: 0.498 W
Frequency: 450 MHz -> CLB LUTs Used: 641
Frequency: 450 MHz -> CLB LUTs Util%: 0.45 %
Frequency: 450 MHz -> CLB Registers Used: 503
Frequency: 450 MHz -> CLB Registers Util%: 0.18 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.102 ns
Frequency: 450 MHz -> Achieved Frequency: 471.649 MHz


Frequency: 500 MHz -> Synthesis: 10s -> 10s
Frequency: 500 MHz -> Implementation: 51s -> 51s
Frequency: 500 MHz -> Power: 0.503 W
Frequency: 500 MHz -> CLB LUTs Used: 645
Frequency: 500 MHz -> CLB LUTs Util%: 0.46 %
Frequency: 500 MHz -> CLB Registers Used: 503
Frequency: 500 MHz -> CLB Registers Util%: 0.18 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.093 ns
Frequency: 500 MHz -> Achieved Frequency: 524.384 MHz


Frequency: 550 MHz -> Synthesis: 11s -> 11s
Frequency: 550 MHz -> Implementation: 1m 2s -> 62s
Frequency: 550 MHz -> Power: 0.507 W
Frequency: 550 MHz -> CLB LUTs Used: 653
Frequency: 550 MHz -> CLB LUTs Util%: 0.46 %
Frequency: 550 MHz -> CLB Registers Used: 506
Frequency: 550 MHz -> CLB Registers Util%: 0.18 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.137 ns
Frequency: 550 MHz -> Achieved Frequency: 511.461 MHz


Frequency: 600 MHz -> Synthesis: 10s -> 10s
Frequency: 600 MHz -> Implementation: 1m 6s -> 66s
Frequency: 600 MHz -> Power: 0.514 W
Frequency: 600 MHz -> CLB LUTs Used: 656
Frequency: 600 MHz -> CLB LUTs Util%: 0.47 %
Frequency: 600 MHz -> CLB Registers Used: 503
Frequency: 600 MHz -> CLB Registers Util%: 0.18 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.176 ns
Frequency: 600 MHz -> Achieved Frequency: 542.692 MHz


Frequency: 650 MHz -> Synthesis: 11s -> 11s
Frequency: 650 MHz -> Implementation: 1m 8s -> 68s
Frequency: 650 MHz -> Power: 0.521 W
Frequency: 650 MHz -> CLB LUTs Used: 656
Frequency: 650 MHz -> CLB LUTs Util%: 0.47 %
Frequency: 650 MHz -> CLB Registers Used: 503
Frequency: 650 MHz -> CLB Registers Util%: 0.18 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.241 ns
Frequency: 650 MHz -> Achieved Frequency: 561.968 MHz


Frequency: 700 MHz -> Synthesis: 11s -> 11s
Frequency: 700 MHz -> Implementation: 1m 9s -> 69s
Frequency: 700 MHz -> Power: 0.529 W
Frequency: 700 MHz -> CLB LUTs Used: 657
Frequency: 700 MHz -> CLB LUTs Util%: 0.47 %
Frequency: 700 MHz -> CLB Registers Used: 505
Frequency: 700 MHz -> CLB Registers Util%: 0.18 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.405 ns
Frequency: 700 MHz -> Achieved Frequency: 545.384 MHz


Frequency: 750 MHz -> Synthesis: 10s -> 10s
Frequency: 750 MHz -> Implementation: 1m 4s -> 64s
Frequency: 750 MHz -> Power: 0.536 W
Frequency: 750 MHz -> CLB LUTs Used: 657
Frequency: 750 MHz -> CLB LUTs Util%: 0.47 %
Frequency: 750 MHz -> CLB Registers Used: 503
Frequency: 750 MHz -> CLB Registers Util%: 0.18 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.485 ns
Frequency: 750 MHz -> Achieved Frequency: 549.954 MHz


Frequency: 800 MHz -> Synthesis: 10s -> 10s
Frequency: 800 MHz -> Implementation: 1m 8s -> 68s
Frequency: 800 MHz -> Power: 0.541 W
Frequency: 800 MHz -> CLB LUTs Used: 656
Frequency: 800 MHz -> CLB LUTs Util%: 0.47 %
Frequency: 800 MHz -> CLB Registers Used: 503
Frequency: 800 MHz -> CLB Registers Util%: 0.18 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.519 ns
Frequency: 800 MHz -> Achieved Frequency: 565.291 MHz


