/**
* @file Merlin5_DesignSpec_atb_demod_freq
* RBus systemc program.
*
* @author RS_MM2_SD
* @email mm_mm2_rd_sw_kernel@realtek.com
* @ingroup model_rbus
 * @version { 1.0 }
 **
 */

#ifndef _RBUS_ATB_DEMOD_FREQ_REG_H_
#define _RBUS_ATB_DEMOD_FREQ_REG_H_

#include "rbus_types.h"



//  ATB_DEMOD_FREQ Register Address
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_EN_7_0                                       0x18165808
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_EN_7_0_reg_addr                               "0xB8165808"
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_EN_7_0_reg                                    0xB8165808
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_EN_7_0_inst_addr                              "0x0000"
#define  set_ATB_DEMOD_FREQ_LDPC_CYCLE_EN_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_CYCLE_EN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_CYCLE_EN_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_CYCLE_EN_7_0_reg))
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_EN_7_0_ldpc_cycle_en_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_EN_7_0_ldpc_cycle_en_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_EN_7_0_ldpc_cycle_en_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_EN_7_0_get_ldpc_cycle_en_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_TEST_MODE_7_0                                      0x1816580C
#define  ATB_DEMOD_FREQ_LDPC_TEST_MODE_7_0_reg_addr                              "0xB816580C"
#define  ATB_DEMOD_FREQ_LDPC_TEST_MODE_7_0_reg                                   0xB816580C
#define  ATB_DEMOD_FREQ_LDPC_TEST_MODE_7_0_inst_addr                             "0x0001"
#define  set_ATB_DEMOD_FREQ_LDPC_TEST_MODE_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_TEST_MODE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_TEST_MODE_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_TEST_MODE_7_0_reg))
#define  ATB_DEMOD_FREQ_LDPC_TEST_MODE_7_0_ldpc_test_mode_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_LDPC_TEST_MODE_7_0_ldpc_test_mode_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_TEST_MODE_7_0_ldpc_test_mode_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_TEST_MODE_7_0_get_ldpc_test_mode_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_MONITOR_CLR                                        0x18165810
#define  ATB_DEMOD_FREQ_LDPC_MONITOR_CLR_reg_addr                                "0xB8165810"
#define  ATB_DEMOD_FREQ_LDPC_MONITOR_CLR_reg                                     0xB8165810
#define  ATB_DEMOD_FREQ_LDPC_MONITOR_CLR_inst_addr                               "0x0002"
#define  set_ATB_DEMOD_FREQ_LDPC_MONITOR_CLR_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_MONITOR_CLR_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_MONITOR_CLR_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_MONITOR_CLR_reg))
#define  ATB_DEMOD_FREQ_LDPC_MONITOR_CLR_ldpc_monitor_clr_shift                  (0)
#define  ATB_DEMOD_FREQ_LDPC_MONITOR_CLR_ldpc_monitor_clr_mask                   (0x00000001)
#define  ATB_DEMOD_FREQ_LDPC_MONITOR_CLR_ldpc_monitor_clr(data)                  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_LDPC_MONITOR_CLR_get_ldpc_monitor_clr(data)              (0x00000001&(data))

#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_7_0                                    0x18165814
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_7_0_reg_addr                            "0xB8165814"
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_7_0_reg                                 0xB8165814
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_7_0_inst_addr                           "0x0003"
#define  set_ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_7_0_reg))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_7_0_ldpc_frm_err_wnd_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_7_0_ldpc_frm_err_wnd_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_7_0_ldpc_frm_err_wnd_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_7_0_get_ldpc_frm_err_wnd_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_15_8                                   0x18165818
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_15_8_reg_addr                           "0xB8165818"
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_15_8_reg                                0xB8165818
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_15_8_inst_addr                          "0x0004"
#define  set_ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_15_8_reg))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_15_8_ldpc_frm_err_wnd_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_15_8_ldpc_frm_err_wnd_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_15_8_ldpc_frm_err_wnd_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_15_8_get_ldpc_frm_err_wnd_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_23_16                                  0x1816581C
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_23_16_reg_addr                          "0xB816581C"
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_23_16_reg                               0xB816581C
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_23_16_inst_addr                         "0x0005"
#define  set_ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_23_16_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_23_16_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_23_16_reg))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_23_16_ldpc_frm_err_wnd_23_16_shift      (0)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_23_16_ldpc_frm_err_wnd_23_16_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_23_16_ldpc_frm_err_wnd_23_16(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_23_16_get_ldpc_frm_err_wnd_23_16(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_31_24                                  0x18165820
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_31_24_reg_addr                          "0xB8165820"
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_31_24_reg                               0xB8165820
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_31_24_inst_addr                         "0x0006"
#define  set_ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_31_24_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_31_24_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_31_24_reg))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_31_24_ldpc_frm_err_wnd_31_24_shift      (0)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_31_24_ldpc_frm_err_wnd_31_24_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_31_24_ldpc_frm_err_wnd_31_24(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_WND_31_24_get_ldpc_frm_err_wnd_31_24(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_ITER_NUM_5_0                                       0x18165840
#define  ATB_DEMOD_FREQ_LDPC_ITER_NUM_5_0_reg_addr                               "0xB8165840"
#define  ATB_DEMOD_FREQ_LDPC_ITER_NUM_5_0_reg                                    0xB8165840
#define  ATB_DEMOD_FREQ_LDPC_ITER_NUM_5_0_inst_addr                              "0x0007"
#define  set_ATB_DEMOD_FREQ_LDPC_ITER_NUM_5_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_ITER_NUM_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_ITER_NUM_5_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_ITER_NUM_5_0_reg))
#define  ATB_DEMOD_FREQ_LDPC_ITER_NUM_5_0_ldpc_iter_num_5_0_shift                (0)
#define  ATB_DEMOD_FREQ_LDPC_ITER_NUM_5_0_ldpc_iter_num_5_0_mask                 (0x0000003F)
#define  ATB_DEMOD_FREQ_LDPC_ITER_NUM_5_0_ldpc_iter_num_5_0(data)                (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_LDPC_ITER_NUM_5_0_get_ldpc_iter_num_5_0(data)            (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_7_0                                    0x18165900
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_7_0_reg_addr                            "0xB8165900"
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_7_0_reg                                 0xB8165900
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_7_0_inst_addr                           "0x0008"
#define  set_ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_7_0_reg))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_7_0_ldpc_frm_err_cnt_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_7_0_ldpc_frm_err_cnt_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_7_0_ldpc_frm_err_cnt_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_7_0_get_ldpc_frm_err_cnt_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_15_8                                   0x18165904
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_15_8_reg_addr                           "0xB8165904"
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_15_8_reg                                0xB8165904
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_15_8_inst_addr                          "0x0009"
#define  set_ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_15_8_reg))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_15_8_ldpc_frm_err_cnt_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_15_8_ldpc_frm_err_cnt_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_15_8_ldpc_frm_err_cnt_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_15_8_get_ldpc_frm_err_cnt_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_23_16                                  0x18165908
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_23_16_reg_addr                          "0xB8165908"
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_23_16_reg                               0xB8165908
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_23_16_inst_addr                         "0x000A"
#define  set_ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_23_16_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_23_16_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_23_16_reg))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_23_16_ldpc_frm_err_cnt_23_16_shift      (0)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_23_16_ldpc_frm_err_cnt_23_16_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_23_16_ldpc_frm_err_cnt_23_16(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_23_16_get_ldpc_frm_err_cnt_23_16(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_31_24                                  0x1816590C
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_31_24_reg_addr                          "0xB816590C"
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_31_24_reg                               0xB816590C
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_31_24_inst_addr                         "0x000B"
#define  set_ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_31_24_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_31_24_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_31_24_reg))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_31_24_ldpc_frm_err_cnt_31_24_shift      (0)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_31_24_ldpc_frm_err_cnt_31_24_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_31_24_ldpc_frm_err_cnt_31_24(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_FRM_ERR_CNT_31_24_get_ldpc_frm_err_cnt_31_24(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_BER_ERR_CNT_7_0                                         0x18165910
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_7_0_reg_addr                                 "0xB8165910"
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_7_0_reg                                      0xB8165910
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_7_0_inst_addr                                "0x000C"
#define  set_ATB_DEMOD_FREQ_BER_ERR_CNT_7_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_BER_ERR_CNT_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_BER_ERR_CNT_7_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_BER_ERR_CNT_7_0_reg))
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_7_0_ber_err_cnt_7_0_shift                    (0)
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_7_0_ber_err_cnt_7_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_7_0_ber_err_cnt_7_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_7_0_get_ber_err_cnt_7_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_BER_ERR_CNT_15_8                                        0x18165914
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_15_8_reg_addr                                "0xB8165914"
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_15_8_reg                                     0xB8165914
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_15_8_inst_addr                               "0x000D"
#define  set_ATB_DEMOD_FREQ_BER_ERR_CNT_15_8_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_BER_ERR_CNT_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_BER_ERR_CNT_15_8_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_BER_ERR_CNT_15_8_reg))
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_15_8_ber_err_cnt_15_8_shift                  (0)
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_15_8_ber_err_cnt_15_8_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_15_8_ber_err_cnt_15_8(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_15_8_get_ber_err_cnt_15_8(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_BER_ERR_CNT_23_16                                       0x18165918
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_23_16_reg_addr                               "0xB8165918"
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_23_16_reg                                    0xB8165918
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_23_16_inst_addr                              "0x000E"
#define  set_ATB_DEMOD_FREQ_BER_ERR_CNT_23_16_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_BER_ERR_CNT_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_BER_ERR_CNT_23_16_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_BER_ERR_CNT_23_16_reg))
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_23_16_ber_err_cnt_23_16_shift                (0)
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_23_16_ber_err_cnt_23_16_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_23_16_ber_err_cnt_23_16(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_23_16_get_ber_err_cnt_23_16(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_BER_ERR_CNT_31_24                                       0x1816591C
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_31_24_reg_addr                               "0xB816591C"
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_31_24_reg                                    0xB816591C
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_31_24_inst_addr                              "0x000F"
#define  set_ATB_DEMOD_FREQ_BER_ERR_CNT_31_24_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_BER_ERR_CNT_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_BER_ERR_CNT_31_24_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_BER_ERR_CNT_31_24_reg))
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_31_24_ber_err_cnt_31_24_shift                (0)
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_31_24_ber_err_cnt_31_24_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_31_24_ber_err_cnt_31_24(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_BER_ERR_CNT_31_24_get_ber_err_cnt_31_24(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_CFG_ADDR_7_0                                       0x18165940
#define  ATB_DEMOD_FREQ_LDPC_CFG_ADDR_7_0_reg_addr                               "0xB8165940"
#define  ATB_DEMOD_FREQ_LDPC_CFG_ADDR_7_0_reg                                    0xB8165940
#define  ATB_DEMOD_FREQ_LDPC_CFG_ADDR_7_0_inst_addr                              "0x0010"
#define  set_ATB_DEMOD_FREQ_LDPC_CFG_ADDR_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_CFG_ADDR_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_CFG_ADDR_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_CFG_ADDR_7_0_reg))
#define  ATB_DEMOD_FREQ_LDPC_CFG_ADDR_7_0_ldpc_cfg_addr_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_LDPC_CFG_ADDR_7_0_ldpc_cfg_addr_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_CFG_ADDR_7_0_ldpc_cfg_addr_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_CFG_ADDR_7_0_get_ldpc_cfg_addr_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_CFG_DAT_7_0                                        0x18165944
#define  ATB_DEMOD_FREQ_LDPC_CFG_DAT_7_0_reg_addr                                "0xB8165944"
#define  ATB_DEMOD_FREQ_LDPC_CFG_DAT_7_0_reg                                     0xB8165944
#define  ATB_DEMOD_FREQ_LDPC_CFG_DAT_7_0_inst_addr                               "0x0011"
#define  set_ATB_DEMOD_FREQ_LDPC_CFG_DAT_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_CFG_DAT_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_CFG_DAT_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_CFG_DAT_7_0_reg))
#define  ATB_DEMOD_FREQ_LDPC_CFG_DAT_7_0_ldpc_cfg_dat_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_LDPC_CFG_DAT_7_0_ldpc_cfg_dat_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_CFG_DAT_7_0_ldpc_cfg_dat_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_CFG_DAT_7_0_get_ldpc_cfg_dat_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_CFG_EN_0                                           0x18165948
#define  ATB_DEMOD_FREQ_LDPC_CFG_EN_0_reg_addr                                   "0xB8165948"
#define  ATB_DEMOD_FREQ_LDPC_CFG_EN_0_reg                                        0xB8165948
#define  ATB_DEMOD_FREQ_LDPC_CFG_EN_0_inst_addr                                  "0x0012"
#define  set_ATB_DEMOD_FREQ_LDPC_CFG_EN_0_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_CFG_EN_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_CFG_EN_0_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_CFG_EN_0_reg))
#define  ATB_DEMOD_FREQ_LDPC_CFG_EN_0_ldpc_cfg_en_0_shift                        (0)
#define  ATB_DEMOD_FREQ_LDPC_CFG_EN_0_ldpc_cfg_en_0_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_LDPC_CFG_EN_0_ldpc_cfg_en_0(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_LDPC_CFG_EN_0_get_ldpc_cfg_en_0(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_LDPC_CYCLE_LONG_7_0                                     0x18165998
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_LONG_7_0_reg_addr                             "0xB8165998"
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_LONG_7_0_reg                                  0xB8165998
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_LONG_7_0_inst_addr                            "0x0013"
#define  set_ATB_DEMOD_FREQ_LDPC_CYCLE_LONG_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_CYCLE_LONG_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_CYCLE_LONG_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_CYCLE_LONG_7_0_reg))
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_LONG_7_0_ldpc_cycle_long_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_LONG_7_0_ldpc_cycle_long_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_LONG_7_0_ldpc_cycle_long_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_LONG_7_0_get_ldpc_cycle_long_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_CYCLE_SHORT_7_0                                    0x1816599C
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_SHORT_7_0_reg_addr                            "0xB816599C"
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_SHORT_7_0_reg                                 0xB816599C
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_SHORT_7_0_inst_addr                           "0x0014"
#define  set_ATB_DEMOD_FREQ_LDPC_CYCLE_SHORT_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_CYCLE_SHORT_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_CYCLE_SHORT_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_CYCLE_SHORT_7_0_reg))
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_SHORT_7_0_ldpc_cycle_short_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_SHORT_7_0_ldpc_cycle_short_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_SHORT_7_0_ldpc_cycle_short_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LDPC_CYCLE_SHORT_7_0_get_ldpc_cycle_short_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LDPC_OFFSET_2_0                                         0x181659A0
#define  ATB_DEMOD_FREQ_LDPC_OFFSET_2_0_reg_addr                                 "0xB81659A0"
#define  ATB_DEMOD_FREQ_LDPC_OFFSET_2_0_reg                                      0xB81659A0
#define  ATB_DEMOD_FREQ_LDPC_OFFSET_2_0_inst_addr                                "0x0015"
#define  set_ATB_DEMOD_FREQ_LDPC_OFFSET_2_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_OFFSET_2_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LDPC_OFFSET_2_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_LDPC_OFFSET_2_0_reg))
#define  ATB_DEMOD_FREQ_LDPC_OFFSET_2_0_ldpc_offset_2_0_shift                    (0)
#define  ATB_DEMOD_FREQ_LDPC_OFFSET_2_0_ldpc_offset_2_0_mask                     (0x00000007)
#define  ATB_DEMOD_FREQ_LDPC_OFFSET_2_0_ldpc_offset_2_0(data)                    (0x00000007&(data))
#define  ATB_DEMOD_FREQ_LDPC_OFFSET_2_0_get_ldpc_offset_2_0(data)                (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_BYPASS_BCH                            0x181659C0
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_BYPASS_BCH_reg_addr                    "0xB81659C0"
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_BYPASS_BCH_reg                         0xB81659C0
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_BYPASS_BCH_inst_addr                   "0x0016"
#define  set_ATB_DEMOD_FREQ_PARAMS_BER_TUNING_BYPASS_BCH_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_BER_TUNING_BYPASS_BCH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_BER_TUNING_BYPASS_BCH_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_BER_TUNING_BYPASS_BCH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_BYPASS_BCH_params_ber_tuning_bypass_bch_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_BYPASS_BCH_params_ber_tuning_bypass_bch_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_BYPASS_BCH_params_ber_tuning_bypass_bch(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_BYPASS_BCH_get_params_ber_tuning_bypass_bch(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_EN                               0x181659C4
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_EN_reg_addr                       "0xB81659C4"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_EN_reg                            0xB81659C4
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_EN_inst_addr                      "0x0017"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_EN_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_EN_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_EN_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_EN_params_ldpc_ber_tuning_en_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_EN_params_ldpc_ber_tuning_en_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_EN_params_ldpc_ber_tuning_en(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_EN_get_params_ldpc_ber_tuning_en(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_ALPHA_5_0                        0x181659C8
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_ALPHA_5_0_reg_addr                "0xB81659C8"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_ALPHA_5_0_reg                     0xB81659C8
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_ALPHA_5_0_inst_addr               "0x0018"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_ALPHA_5_0_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_ALPHA_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_ALPHA_5_0_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_ALPHA_5_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_ALPHA_5_0_params_ldpc_ber_tuning_alpha_5_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_ALPHA_5_0_params_ldpc_ber_tuning_alpha_5_0_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_ALPHA_5_0_params_ldpc_ber_tuning_alpha_5_0(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_BER_TUNING_ALPHA_5_0_get_params_ldpc_ber_tuning_alpha_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_STABLE_TIME_7_0                       0x181659CC
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_STABLE_TIME_7_0_reg_addr               "0xB81659CC"
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_STABLE_TIME_7_0_reg                    0xB81659CC
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_STABLE_TIME_7_0_inst_addr              "0x0019"
#define  set_ATB_DEMOD_FREQ_PARAMS_BER_TUNING_STABLE_TIME_7_0_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_BER_TUNING_STABLE_TIME_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_BER_TUNING_STABLE_TIME_7_0_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_BER_TUNING_STABLE_TIME_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_STABLE_TIME_7_0_params_ber_tuning_stable_time_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_STABLE_TIME_7_0_params_ber_tuning_stable_time_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_STABLE_TIME_7_0_params_ber_tuning_stable_time_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_BER_TUNING_STABLE_TIME_7_0_get_params_ber_tuning_stable_time_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_00_7_0                              0x181659D4
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_00_7_0_reg_addr                      "0xB81659D4"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_00_7_0_reg                           0xB81659D4
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_00_7_0_inst_addr                     "0x001A"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_00_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_00_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_00_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_00_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_00_7_0_params_iter_num_thr_00_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_00_7_0_params_iter_num_thr_00_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_00_7_0_params_iter_num_thr_00_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_00_7_0_get_params_iter_num_thr_00_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_01_7_0                              0x181659D8
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_01_7_0_reg_addr                      "0xB81659D8"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_01_7_0_reg                           0xB81659D8
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_01_7_0_inst_addr                     "0x001B"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_01_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_01_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_01_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_01_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_01_7_0_params_iter_num_thr_01_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_01_7_0_params_iter_num_thr_01_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_01_7_0_params_iter_num_thr_01_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_01_7_0_get_params_iter_num_thr_01_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_02_7_0                              0x181659DC
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_02_7_0_reg_addr                      "0xB81659DC"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_02_7_0_reg                           0xB81659DC
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_02_7_0_inst_addr                     "0x001C"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_02_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_02_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_02_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_02_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_02_7_0_params_iter_num_thr_02_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_02_7_0_params_iter_num_thr_02_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_02_7_0_params_iter_num_thr_02_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_02_7_0_get_params_iter_num_thr_02_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_03_7_0                              0x181659E0
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_03_7_0_reg_addr                      "0xB81659E0"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_03_7_0_reg                           0xB81659E0
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_03_7_0_inst_addr                     "0x001D"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_03_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_03_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_03_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_03_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_03_7_0_params_iter_num_thr_03_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_03_7_0_params_iter_num_thr_03_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_03_7_0_params_iter_num_thr_03_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_03_7_0_get_params_iter_num_thr_03_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_04_7_0                              0x181659E4
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_04_7_0_reg_addr                      "0xB81659E4"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_04_7_0_reg                           0xB81659E4
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_04_7_0_inst_addr                     "0x001E"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_04_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_04_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_04_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_04_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_04_7_0_params_iter_num_thr_04_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_04_7_0_params_iter_num_thr_04_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_04_7_0_params_iter_num_thr_04_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_04_7_0_get_params_iter_num_thr_04_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_05_7_0                              0x181659E8
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_05_7_0_reg_addr                      "0xB81659E8"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_05_7_0_reg                           0xB81659E8
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_05_7_0_inst_addr                     "0x001F"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_05_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_05_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_05_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_05_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_05_7_0_params_iter_num_thr_05_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_05_7_0_params_iter_num_thr_05_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_05_7_0_params_iter_num_thr_05_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_05_7_0_get_params_iter_num_thr_05_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_06_7_0                              0x181659EC
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_06_7_0_reg_addr                      "0xB81659EC"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_06_7_0_reg                           0xB81659EC
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_06_7_0_inst_addr                     "0x0020"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_06_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_06_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_06_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_06_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_06_7_0_params_iter_num_thr_06_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_06_7_0_params_iter_num_thr_06_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_06_7_0_params_iter_num_thr_06_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_06_7_0_get_params_iter_num_thr_06_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_07_7_0                              0x181659F0
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_07_7_0_reg_addr                      "0xB81659F0"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_07_7_0_reg                           0xB81659F0
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_07_7_0_inst_addr                     "0x0021"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_07_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_07_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_07_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_07_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_07_7_0_params_iter_num_thr_07_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_07_7_0_params_iter_num_thr_07_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_07_7_0_params_iter_num_thr_07_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_07_7_0_get_params_iter_num_thr_07_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_08_7_0                              0x181659F4
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_08_7_0_reg_addr                      "0xB81659F4"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_08_7_0_reg                           0xB81659F4
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_08_7_0_inst_addr                     "0x0022"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_08_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_08_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_08_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_08_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_08_7_0_params_iter_num_thr_08_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_08_7_0_params_iter_num_thr_08_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_08_7_0_params_iter_num_thr_08_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_08_7_0_get_params_iter_num_thr_08_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_09_7_0                              0x181659F8
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_09_7_0_reg_addr                      "0xB81659F8"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_09_7_0_reg                           0xB81659F8
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_09_7_0_inst_addr                     "0x0023"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_09_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_09_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_09_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_09_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_09_7_0_params_iter_num_thr_09_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_09_7_0_params_iter_num_thr_09_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_09_7_0_params_iter_num_thr_09_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_09_7_0_get_params_iter_num_thr_09_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_10_7_0                              0x181659FC
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_10_7_0_reg_addr                      "0xB81659FC"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_10_7_0_reg                           0xB81659FC
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_10_7_0_inst_addr                     "0x0024"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_10_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_10_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_10_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_10_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_10_7_0_params_iter_num_thr_10_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_10_7_0_params_iter_num_thr_10_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_10_7_0_params_iter_num_thr_10_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_10_7_0_get_params_iter_num_thr_10_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_11_7_0                              0x18165A00
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_11_7_0_reg_addr                      "0xB8165A00"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_11_7_0_reg                           0xB8165A00
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_11_7_0_inst_addr                     "0x0025"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_11_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_11_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_11_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_11_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_11_7_0_params_iter_num_thr_11_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_11_7_0_params_iter_num_thr_11_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_11_7_0_params_iter_num_thr_11_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_11_7_0_get_params_iter_num_thr_11_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_12_7_0                              0x18165A04
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_12_7_0_reg_addr                      "0xB8165A04"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_12_7_0_reg                           0xB8165A04
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_12_7_0_inst_addr                     "0x0026"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_12_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_12_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_12_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_12_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_12_7_0_params_iter_num_thr_12_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_12_7_0_params_iter_num_thr_12_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_12_7_0_params_iter_num_thr_12_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_12_7_0_get_params_iter_num_thr_12_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_13_7_0                              0x18165A08
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_13_7_0_reg_addr                      "0xB8165A08"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_13_7_0_reg                           0xB8165A08
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_13_7_0_inst_addr                     "0x0027"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_13_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_13_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_13_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_13_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_13_7_0_params_iter_num_thr_13_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_13_7_0_params_iter_num_thr_13_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_13_7_0_params_iter_num_thr_13_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_13_7_0_get_params_iter_num_thr_13_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_14_7_0                              0x18165A0C
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_14_7_0_reg_addr                      "0xB8165A0C"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_14_7_0_reg                           0xB8165A0C
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_14_7_0_inst_addr                     "0x0028"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_14_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_14_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_14_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_14_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_14_7_0_params_iter_num_thr_14_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_14_7_0_params_iter_num_thr_14_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_14_7_0_params_iter_num_thr_14_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_14_7_0_get_params_iter_num_thr_14_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_15_7_0                              0x18165A10
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_15_7_0_reg_addr                      "0xB8165A10"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_15_7_0_reg                           0xB8165A10
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_15_7_0_inst_addr                     "0x0029"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_15_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_15_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_15_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_15_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_15_7_0_params_iter_num_thr_15_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_15_7_0_params_iter_num_thr_15_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_15_7_0_params_iter_num_thr_15_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_THR_15_7_0_get_params_iter_num_thr_15_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_7_0                             0x18165A14
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_7_0_reg_addr                     "0xB8165A14"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_7_0_reg                          0xB8165A14
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_7_0_inst_addr                    "0x002A"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_7_0_params_inv_ber_table_00_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_7_0_params_inv_ber_table_00_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_7_0_params_inv_ber_table_00_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_7_0_get_params_inv_ber_table_00_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_15_8                            0x18165A18
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_15_8_reg_addr                    "0xB8165A18"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_15_8_reg                         0xB8165A18
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_15_8_inst_addr                   "0x002B"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_15_8_params_inv_ber_table_00_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_15_8_params_inv_ber_table_00_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_15_8_params_inv_ber_table_00_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_15_8_get_params_inv_ber_table_00_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_23_16                           0x18165A1C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_23_16_reg_addr                   "0xB8165A1C"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_23_16_reg                        0xB8165A1C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_23_16_inst_addr                  "0x002C"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_23_16_params_inv_ber_table_00_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_23_16_params_inv_ber_table_00_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_23_16_params_inv_ber_table_00_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_00_23_16_get_params_inv_ber_table_00_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_7_0                             0x18165A20
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_7_0_reg_addr                     "0xB8165A20"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_7_0_reg                          0xB8165A20
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_7_0_inst_addr                    "0x002D"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_7_0_params_inv_ber_table_01_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_7_0_params_inv_ber_table_01_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_7_0_params_inv_ber_table_01_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_7_0_get_params_inv_ber_table_01_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_15_8                            0x18165A24
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_15_8_reg_addr                    "0xB8165A24"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_15_8_reg                         0xB8165A24
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_15_8_inst_addr                   "0x002E"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_15_8_params_inv_ber_table_01_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_15_8_params_inv_ber_table_01_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_15_8_params_inv_ber_table_01_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_15_8_get_params_inv_ber_table_01_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_23_16                           0x18165A28
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_23_16_reg_addr                   "0xB8165A28"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_23_16_reg                        0xB8165A28
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_23_16_inst_addr                  "0x002F"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_23_16_params_inv_ber_table_01_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_23_16_params_inv_ber_table_01_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_23_16_params_inv_ber_table_01_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_01_23_16_get_params_inv_ber_table_01_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_7_0                             0x18165A2C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_7_0_reg_addr                     "0xB8165A2C"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_7_0_reg                          0xB8165A2C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_7_0_inst_addr                    "0x0030"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_7_0_params_inv_ber_table_02_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_7_0_params_inv_ber_table_02_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_7_0_params_inv_ber_table_02_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_7_0_get_params_inv_ber_table_02_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_15_8                            0x18165A30
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_15_8_reg_addr                    "0xB8165A30"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_15_8_reg                         0xB8165A30
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_15_8_inst_addr                   "0x0031"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_15_8_params_inv_ber_table_02_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_15_8_params_inv_ber_table_02_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_15_8_params_inv_ber_table_02_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_15_8_get_params_inv_ber_table_02_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_23_16                           0x18165A34
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_23_16_reg_addr                   "0xB8165A34"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_23_16_reg                        0xB8165A34
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_23_16_inst_addr                  "0x0032"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_23_16_params_inv_ber_table_02_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_23_16_params_inv_ber_table_02_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_23_16_params_inv_ber_table_02_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_02_23_16_get_params_inv_ber_table_02_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_7_0                             0x18165A38
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_7_0_reg_addr                     "0xB8165A38"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_7_0_reg                          0xB8165A38
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_7_0_inst_addr                    "0x0033"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_7_0_params_inv_ber_table_03_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_7_0_params_inv_ber_table_03_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_7_0_params_inv_ber_table_03_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_7_0_get_params_inv_ber_table_03_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_15_8                            0x18165A3C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_15_8_reg_addr                    "0xB8165A3C"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_15_8_reg                         0xB8165A3C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_15_8_inst_addr                   "0x0034"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_15_8_params_inv_ber_table_03_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_15_8_params_inv_ber_table_03_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_15_8_params_inv_ber_table_03_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_15_8_get_params_inv_ber_table_03_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_23_16                           0x18165A40
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_23_16_reg_addr                   "0xB8165A40"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_23_16_reg                        0xB8165A40
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_23_16_inst_addr                  "0x0035"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_23_16_params_inv_ber_table_03_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_23_16_params_inv_ber_table_03_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_23_16_params_inv_ber_table_03_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_03_23_16_get_params_inv_ber_table_03_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_7_0                             0x18165A44
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_7_0_reg_addr                     "0xB8165A44"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_7_0_reg                          0xB8165A44
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_7_0_inst_addr                    "0x0036"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_7_0_params_inv_ber_table_04_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_7_0_params_inv_ber_table_04_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_7_0_params_inv_ber_table_04_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_7_0_get_params_inv_ber_table_04_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_15_8                            0x18165A48
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_15_8_reg_addr                    "0xB8165A48"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_15_8_reg                         0xB8165A48
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_15_8_inst_addr                   "0x0037"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_15_8_params_inv_ber_table_04_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_15_8_params_inv_ber_table_04_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_15_8_params_inv_ber_table_04_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_15_8_get_params_inv_ber_table_04_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_23_16                           0x18165A4C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_23_16_reg_addr                   "0xB8165A4C"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_23_16_reg                        0xB8165A4C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_23_16_inst_addr                  "0x0038"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_23_16_params_inv_ber_table_04_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_23_16_params_inv_ber_table_04_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_23_16_params_inv_ber_table_04_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_04_23_16_get_params_inv_ber_table_04_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_7_0                             0x18165A50
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_7_0_reg_addr                     "0xB8165A50"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_7_0_reg                          0xB8165A50
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_7_0_inst_addr                    "0x0039"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_7_0_params_inv_ber_table_05_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_7_0_params_inv_ber_table_05_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_7_0_params_inv_ber_table_05_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_7_0_get_params_inv_ber_table_05_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_15_8                            0x18165A54
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_15_8_reg_addr                    "0xB8165A54"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_15_8_reg                         0xB8165A54
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_15_8_inst_addr                   "0x003A"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_15_8_params_inv_ber_table_05_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_15_8_params_inv_ber_table_05_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_15_8_params_inv_ber_table_05_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_15_8_get_params_inv_ber_table_05_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_23_16                           0x18165A58
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_23_16_reg_addr                   "0xB8165A58"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_23_16_reg                        0xB8165A58
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_23_16_inst_addr                  "0x003B"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_23_16_params_inv_ber_table_05_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_23_16_params_inv_ber_table_05_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_23_16_params_inv_ber_table_05_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_05_23_16_get_params_inv_ber_table_05_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_7_0                             0x18165A5C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_7_0_reg_addr                     "0xB8165A5C"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_7_0_reg                          0xB8165A5C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_7_0_inst_addr                    "0x003C"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_7_0_params_inv_ber_table_06_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_7_0_params_inv_ber_table_06_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_7_0_params_inv_ber_table_06_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_7_0_get_params_inv_ber_table_06_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_15_8                            0x18165A60
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_15_8_reg_addr                    "0xB8165A60"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_15_8_reg                         0xB8165A60
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_15_8_inst_addr                   "0x003D"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_15_8_params_inv_ber_table_06_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_15_8_params_inv_ber_table_06_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_15_8_params_inv_ber_table_06_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_15_8_get_params_inv_ber_table_06_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_23_16                           0x18165A64
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_23_16_reg_addr                   "0xB8165A64"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_23_16_reg                        0xB8165A64
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_23_16_inst_addr                  "0x003E"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_23_16_params_inv_ber_table_06_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_23_16_params_inv_ber_table_06_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_23_16_params_inv_ber_table_06_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_06_23_16_get_params_inv_ber_table_06_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_7_0                             0x18165A68
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_7_0_reg_addr                     "0xB8165A68"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_7_0_reg                          0xB8165A68
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_7_0_inst_addr                    "0x003F"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_7_0_params_inv_ber_table_07_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_7_0_params_inv_ber_table_07_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_7_0_params_inv_ber_table_07_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_7_0_get_params_inv_ber_table_07_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_15_8                            0x18165A6C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_15_8_reg_addr                    "0xB8165A6C"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_15_8_reg                         0xB8165A6C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_15_8_inst_addr                   "0x0040"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_15_8_params_inv_ber_table_07_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_15_8_params_inv_ber_table_07_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_15_8_params_inv_ber_table_07_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_15_8_get_params_inv_ber_table_07_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_23_16                           0x18165A70
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_23_16_reg_addr                   "0xB8165A70"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_23_16_reg                        0xB8165A70
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_23_16_inst_addr                  "0x0041"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_23_16_params_inv_ber_table_07_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_23_16_params_inv_ber_table_07_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_23_16_params_inv_ber_table_07_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_07_23_16_get_params_inv_ber_table_07_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_7_0                             0x18165A74
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_7_0_reg_addr                     "0xB8165A74"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_7_0_reg                          0xB8165A74
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_7_0_inst_addr                    "0x0042"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_7_0_params_inv_ber_table_08_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_7_0_params_inv_ber_table_08_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_7_0_params_inv_ber_table_08_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_7_0_get_params_inv_ber_table_08_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_15_8                            0x18165A78
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_15_8_reg_addr                    "0xB8165A78"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_15_8_reg                         0xB8165A78
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_15_8_inst_addr                   "0x0043"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_15_8_params_inv_ber_table_08_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_15_8_params_inv_ber_table_08_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_15_8_params_inv_ber_table_08_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_15_8_get_params_inv_ber_table_08_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_23_16                           0x18165A7C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_23_16_reg_addr                   "0xB8165A7C"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_23_16_reg                        0xB8165A7C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_23_16_inst_addr                  "0x0044"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_23_16_params_inv_ber_table_08_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_23_16_params_inv_ber_table_08_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_23_16_params_inv_ber_table_08_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_08_23_16_get_params_inv_ber_table_08_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_7_0                             0x18165A80
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_7_0_reg_addr                     "0xB8165A80"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_7_0_reg                          0xB8165A80
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_7_0_inst_addr                    "0x0045"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_7_0_params_inv_ber_table_09_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_7_0_params_inv_ber_table_09_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_7_0_params_inv_ber_table_09_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_7_0_get_params_inv_ber_table_09_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_15_8                            0x18165A84
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_15_8_reg_addr                    "0xB8165A84"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_15_8_reg                         0xB8165A84
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_15_8_inst_addr                   "0x0046"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_15_8_params_inv_ber_table_09_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_15_8_params_inv_ber_table_09_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_15_8_params_inv_ber_table_09_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_15_8_get_params_inv_ber_table_09_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_23_16                           0x18165A88
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_23_16_reg_addr                   "0xB8165A88"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_23_16_reg                        0xB8165A88
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_23_16_inst_addr                  "0x0047"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_23_16_params_inv_ber_table_09_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_23_16_params_inv_ber_table_09_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_23_16_params_inv_ber_table_09_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_09_23_16_get_params_inv_ber_table_09_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_7_0                             0x18165A8C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_7_0_reg_addr                     "0xB8165A8C"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_7_0_reg                          0xB8165A8C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_7_0_inst_addr                    "0x0048"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_7_0_params_inv_ber_table_10_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_7_0_params_inv_ber_table_10_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_7_0_params_inv_ber_table_10_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_7_0_get_params_inv_ber_table_10_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_15_8                            0x18165A90
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_15_8_reg_addr                    "0xB8165A90"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_15_8_reg                         0xB8165A90
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_15_8_inst_addr                   "0x0049"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_15_8_params_inv_ber_table_10_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_15_8_params_inv_ber_table_10_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_15_8_params_inv_ber_table_10_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_15_8_get_params_inv_ber_table_10_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_23_16                           0x18165A94
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_23_16_reg_addr                   "0xB8165A94"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_23_16_reg                        0xB8165A94
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_23_16_inst_addr                  "0x004A"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_23_16_params_inv_ber_table_10_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_23_16_params_inv_ber_table_10_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_23_16_params_inv_ber_table_10_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_10_23_16_get_params_inv_ber_table_10_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_7_0                             0x18165A98
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_7_0_reg_addr                     "0xB8165A98"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_7_0_reg                          0xB8165A98
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_7_0_inst_addr                    "0x004B"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_7_0_params_inv_ber_table_11_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_7_0_params_inv_ber_table_11_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_7_0_params_inv_ber_table_11_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_7_0_get_params_inv_ber_table_11_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_15_8                            0x18165A9C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_15_8_reg_addr                    "0xB8165A9C"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_15_8_reg                         0xB8165A9C
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_15_8_inst_addr                   "0x004C"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_15_8_params_inv_ber_table_11_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_15_8_params_inv_ber_table_11_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_15_8_params_inv_ber_table_11_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_15_8_get_params_inv_ber_table_11_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_23_16                           0x18165AA0
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_23_16_reg_addr                   "0xB8165AA0"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_23_16_reg                        0xB8165AA0
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_23_16_inst_addr                  "0x004D"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_23_16_params_inv_ber_table_11_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_23_16_params_inv_ber_table_11_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_23_16_params_inv_ber_table_11_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_11_23_16_get_params_inv_ber_table_11_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_7_0                             0x18165AA4
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_7_0_reg_addr                     "0xB8165AA4"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_7_0_reg                          0xB8165AA4
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_7_0_inst_addr                    "0x004E"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_7_0_params_inv_ber_table_12_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_7_0_params_inv_ber_table_12_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_7_0_params_inv_ber_table_12_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_7_0_get_params_inv_ber_table_12_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_15_8                            0x18165AA8
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_15_8_reg_addr                    "0xB8165AA8"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_15_8_reg                         0xB8165AA8
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_15_8_inst_addr                   "0x004F"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_15_8_params_inv_ber_table_12_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_15_8_params_inv_ber_table_12_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_15_8_params_inv_ber_table_12_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_15_8_get_params_inv_ber_table_12_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_23_16                           0x18165AAC
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_23_16_reg_addr                   "0xB8165AAC"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_23_16_reg                        0xB8165AAC
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_23_16_inst_addr                  "0x0050"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_23_16_params_inv_ber_table_12_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_23_16_params_inv_ber_table_12_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_23_16_params_inv_ber_table_12_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_12_23_16_get_params_inv_ber_table_12_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_7_0                             0x18165AB0
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_7_0_reg_addr                     "0xB8165AB0"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_7_0_reg                          0xB8165AB0
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_7_0_inst_addr                    "0x0051"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_7_0_params_inv_ber_table_13_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_7_0_params_inv_ber_table_13_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_7_0_params_inv_ber_table_13_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_7_0_get_params_inv_ber_table_13_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_15_8                            0x18165AB4
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_15_8_reg_addr                    "0xB8165AB4"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_15_8_reg                         0xB8165AB4
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_15_8_inst_addr                   "0x0052"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_15_8_params_inv_ber_table_13_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_15_8_params_inv_ber_table_13_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_15_8_params_inv_ber_table_13_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_15_8_get_params_inv_ber_table_13_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_23_16                           0x18165AB8
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_23_16_reg_addr                   "0xB8165AB8"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_23_16_reg                        0xB8165AB8
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_23_16_inst_addr                  "0x0053"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_23_16_params_inv_ber_table_13_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_23_16_params_inv_ber_table_13_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_23_16_params_inv_ber_table_13_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_13_23_16_get_params_inv_ber_table_13_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_7_0                             0x18165ABC
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_7_0_reg_addr                     "0xB8165ABC"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_7_0_reg                          0xB8165ABC
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_7_0_inst_addr                    "0x0054"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_7_0_params_inv_ber_table_14_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_7_0_params_inv_ber_table_14_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_7_0_params_inv_ber_table_14_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_7_0_get_params_inv_ber_table_14_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_15_8                            0x18165AC0
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_15_8_reg_addr                    "0xB8165AC0"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_15_8_reg                         0xB8165AC0
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_15_8_inst_addr                   "0x0055"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_15_8_params_inv_ber_table_14_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_15_8_params_inv_ber_table_14_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_15_8_params_inv_ber_table_14_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_15_8_get_params_inv_ber_table_14_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_23_16                           0x18165AC4
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_23_16_reg_addr                   "0xB8165AC4"
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_23_16_reg                        0xB8165AC4
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_23_16_inst_addr                  "0x0056"
#define  set_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_23_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_23_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_23_16_params_inv_ber_table_14_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_23_16_params_inv_ber_table_14_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_23_16_params_inv_ber_table_14_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_INV_BER_TABLE_14_23_16_get_params_inv_ber_table_14_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_FLAG                                    0x18165AC8
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_FLAG_reg_addr                            "0xB8165AC8"
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_FLAG_reg                                 0xB8165AC8
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_FLAG_inst_addr                           "0x0057"
#define  set_ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_FLAG_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_FLAG_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_FLAG_reg))
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_FLAG_s2x_ldpc_config_flag_shift          (0)
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_FLAG_s2x_ldpc_config_flag_mask           (0x00000001)
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_FLAG_s2x_ldpc_config_flag(data)          (0x00000001&(data))
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_FLAG_get_s2x_ldpc_config_flag(data)      (0x00000001&(data))

#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_ITER_5_0                                0x18165ACC
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_ITER_5_0_reg_addr                        "0xB8165ACC"
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_ITER_5_0_reg                             0xB8165ACC
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_ITER_5_0_inst_addr                       "0x0058"
#define  set_ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_ITER_5_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_ITER_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_ITER_5_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_ITER_5_0_reg))
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_ITER_5_0_s2x_ldpc_config_iter_5_0_shift  (0)
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_ITER_5_0_s2x_ldpc_config_iter_5_0_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_ITER_5_0_s2x_ldpc_config_iter_5_0(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_ITER_5_0_get_s2x_ldpc_config_iter_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_CYCLE_7_0                               0x18165AD0
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_CYCLE_7_0_reg_addr                       "0xB8165AD0"
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_CYCLE_7_0_reg                            0xB8165AD0
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_CYCLE_7_0_inst_addr                      "0x0059"
#define  set_ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_CYCLE_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_CYCLE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_CYCLE_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_CYCLE_7_0_reg))
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_CYCLE_7_0_s2x_ldpc_config_cycle_7_0_shift (0)
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_CYCLE_7_0_s2x_ldpc_config_cycle_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_CYCLE_7_0_s2x_ldpc_config_cycle_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2X_LDPC_CONFIG_CYCLE_7_0_get_s2x_ldpc_config_cycle_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_ITER_NUM_MAX_5_0                             0x18165AD4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_ITER_NUM_MAX_5_0_reg_addr                     "0xB8165AD4"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_ITER_NUM_MAX_5_0_reg                          0xB8165AD4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_ITER_NUM_MAX_5_0_inst_addr                    "0x005A"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_ITER_NUM_MAX_5_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_ITER_NUM_MAX_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_ITER_NUM_MAX_5_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_ITER_NUM_MAX_5_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_ITER_NUM_MAX_5_0_params_s2x_iter_num_max_5_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_ITER_NUM_MAX_5_0_params_s2x_iter_num_max_5_0_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_ITER_NUM_MAX_5_0_params_s2x_iter_num_max_5_0(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_ITER_NUM_MAX_5_0_get_params_s2x_iter_num_max_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_45M_COEF_5_0                                0x18165AD8
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_45M_COEF_5_0_reg_addr                        "0xB8165AD8"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_45M_COEF_5_0_reg                             0xB8165AD8
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_45M_COEF_5_0_inst_addr                       "0x005B"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_45M_COEF_5_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_45M_COEF_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_45M_COEF_5_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_45M_COEF_5_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_45M_COEF_5_0_params_ldpc_45m_coef_5_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_45M_COEF_5_0_params_ldpc_45m_coef_5_0_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_45M_COEF_5_0_params_ldpc_45m_coef_5_0(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_45M_COEF_5_0_get_params_ldpc_45m_coef_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_40M_COEF_5_0                                0x18165ADC
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_40M_COEF_5_0_reg_addr                        "0xB8165ADC"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_40M_COEF_5_0_reg                             0xB8165ADC
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_40M_COEF_5_0_inst_addr                       "0x005C"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_40M_COEF_5_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_40M_COEF_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_40M_COEF_5_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_40M_COEF_5_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_40M_COEF_5_0_params_ldpc_40m_coef_5_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_40M_COEF_5_0_params_ldpc_40m_coef_5_0_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_40M_COEF_5_0_params_ldpc_40m_coef_5_0(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_40M_COEF_5_0_get_params_ldpc_40m_coef_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_35M_COEF_5_0                                0x18165AE0
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_35M_COEF_5_0_reg_addr                        "0xB8165AE0"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_35M_COEF_5_0_reg                             0xB8165AE0
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_35M_COEF_5_0_inst_addr                       "0x005D"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_35M_COEF_5_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_35M_COEF_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_35M_COEF_5_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_35M_COEF_5_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_35M_COEF_5_0_params_ldpc_35m_coef_5_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_35M_COEF_5_0_params_ldpc_35m_coef_5_0_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_35M_COEF_5_0_params_ldpc_35m_coef_5_0(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_35M_COEF_5_0_get_params_ldpc_35m_coef_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_30M_COEF_5_0                                0x18165AE4
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_30M_COEF_5_0_reg_addr                        "0xB8165AE4"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_30M_COEF_5_0_reg                             0xB8165AE4
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_30M_COEF_5_0_inst_addr                       "0x005E"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_30M_COEF_5_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_30M_COEF_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_30M_COEF_5_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_30M_COEF_5_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_30M_COEF_5_0_params_ldpc_30m_coef_5_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_30M_COEF_5_0_params_ldpc_30m_coef_5_0_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_30M_COEF_5_0_params_ldpc_30m_coef_5_0(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_30M_COEF_5_0_get_params_ldpc_30m_coef_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_25M_COEF_5_0                                0x18165AE8
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_25M_COEF_5_0_reg_addr                        "0xB8165AE8"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_25M_COEF_5_0_reg                             0xB8165AE8
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_25M_COEF_5_0_inst_addr                       "0x005F"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_25M_COEF_5_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_25M_COEF_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_25M_COEF_5_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_25M_COEF_5_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_25M_COEF_5_0_params_ldpc_25m_coef_5_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_25M_COEF_5_0_params_ldpc_25m_coef_5_0_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_25M_COEF_5_0_params_ldpc_25m_coef_5_0(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_25M_COEF_5_0_get_params_ldpc_25m_coef_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_20M_COEF_5_0                                0x18165AEC
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_20M_COEF_5_0_reg_addr                        "0xB8165AEC"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_20M_COEF_5_0_reg                             0xB8165AEC
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_20M_COEF_5_0_inst_addr                       "0x0060"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_20M_COEF_5_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_20M_COEF_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_20M_COEF_5_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_20M_COEF_5_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_20M_COEF_5_0_params_ldpc_20m_coef_5_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_20M_COEF_5_0_params_ldpc_20m_coef_5_0_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_20M_COEF_5_0_params_ldpc_20m_coef_5_0(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_20M_COEF_5_0_get_params_ldpc_20m_coef_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_15M_COEF_5_0                                0x18165AF0
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_15M_COEF_5_0_reg_addr                        "0xB8165AF0"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_15M_COEF_5_0_reg                             0xB8165AF0
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_15M_COEF_5_0_inst_addr                       "0x0061"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_15M_COEF_5_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_15M_COEF_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_15M_COEF_5_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_15M_COEF_5_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_15M_COEF_5_0_params_ldpc_15m_coef_5_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_15M_COEF_5_0_params_ldpc_15m_coef_5_0_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_15M_COEF_5_0_params_ldpc_15m_coef_5_0(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_15M_COEF_5_0_get_params_ldpc_15m_coef_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_10M_COEF_5_0                                0x18165AF4
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_10M_COEF_5_0_reg_addr                        "0xB8165AF4"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_10M_COEF_5_0_reg                             0xB8165AF4
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_10M_COEF_5_0_inst_addr                       "0x0062"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_10M_COEF_5_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_10M_COEF_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_10M_COEF_5_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_10M_COEF_5_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_10M_COEF_5_0_params_ldpc_10m_coef_5_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_10M_COEF_5_0_params_ldpc_10m_coef_5_0_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_10M_COEF_5_0_params_ldpc_10m_coef_5_0(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_10M_COEF_5_0_get_params_ldpc_10m_coef_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_05M_COEF_5_0                                0x18165AF8
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_05M_COEF_5_0_reg_addr                        "0xB8165AF8"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_05M_COEF_5_0_reg                             0xB8165AF8
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_05M_COEF_5_0_inst_addr                       "0x0063"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_05M_COEF_5_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_05M_COEF_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_05M_COEF_5_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_05M_COEF_5_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_05M_COEF_5_0_params_ldpc_05m_coef_5_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_05M_COEF_5_0_params_ldpc_05m_coef_5_0_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_05M_COEF_5_0_params_ldpc_05m_coef_5_0(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_05M_COEF_5_0_get_params_ldpc_05m_coef_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_MODE                                    0x18165AFC
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_MODE_reg_addr                            "0xB8165AFC"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_MODE_reg                                 0xB8165AFC
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_MODE_inst_addr                           "0x0064"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_MODE_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_MODE_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_MODE_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_MODE_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_MODE_params_iter_num_mode_shift          (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_MODE_params_iter_num_mode_mask           (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_MODE_params_iter_num_mode(data)          (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_MODE_get_params_iter_num_mode(data)      (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_QPSK                                  0x18165B00
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_QPSK_reg_addr                          "0xB8165B00"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_QPSK_reg                               0xB8165B00
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_QPSK_inst_addr                         "0x0065"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_QPSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_QPSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_QPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_QPSK_params_ldpc_cycle_qpsk_shift      (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_QPSK_params_ldpc_cycle_qpsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_QPSK_params_ldpc_cycle_qpsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_QPSK_get_params_ldpc_cycle_qpsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_8PSK                                  0x18165B04
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_8PSK_reg_addr                          "0xB8165B04"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_8PSK_reg                               0xB8165B04
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_8PSK_inst_addr                         "0x0066"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_8PSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_8PSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_8PSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_8PSK_params_ldpc_cycle_8psk_shift      (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_8PSK_params_ldpc_cycle_8psk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_8PSK_params_ldpc_cycle_8psk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_8PSK_get_params_ldpc_cycle_8psk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_16APSK                                0x18165B08
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_16APSK_reg_addr                        "0xB8165B08"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_16APSK_reg                             0xB8165B08
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_16APSK_inst_addr                       "0x0067"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_16APSK_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_16APSK_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_16APSK_params_ldpc_cycle_16apsk_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_16APSK_params_ldpc_cycle_16apsk_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_16APSK_params_ldpc_cycle_16apsk(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_16APSK_get_params_ldpc_cycle_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_32APSK                                0x18165B10
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_32APSK_reg_addr                        "0xB8165B10"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_32APSK_reg                             0xB8165B10
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_32APSK_inst_addr                       "0x0068"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_32APSK_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_32APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_32APSK_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_32APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_32APSK_params_ldpc_cycle_32apsk_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_32APSK_params_ldpc_cycle_32apsk_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_32APSK_params_ldpc_cycle_32apsk(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_CYCLE_32APSK_get_params_ldpc_cycle_32apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_7_0                                0x18165B14
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_7_0_reg_addr                        "0xB8165B14"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_7_0_reg                             0xB8165B14
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_7_0_inst_addr                       "0x0069"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_7_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_7_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_7_0_params_ldpc_iter_win_7_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_7_0_params_ldpc_iter_win_7_0_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_7_0_params_ldpc_iter_win_7_0(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_7_0_get_params_ldpc_iter_win_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_15_8                               0x18165B18
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_15_8_reg_addr                       "0xB8165B18"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_15_8_reg                            0xB8165B18
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_15_8_inst_addr                      "0x006A"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_15_8_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_15_8_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_15_8_params_ldpc_iter_win_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_15_8_params_ldpc_iter_win_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_15_8_params_ldpc_iter_win_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_ITER_WIN_15_8_get_params_ldpc_iter_win_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_7_0                                0x18165B1C
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_7_0_reg_addr                        "0xB8165B1C"
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_7_0_reg                             0xB8165B1C
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_7_0_inst_addr                       "0x006B"
#define  set_ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_7_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_7_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_7_0_ro_ldpc_iter_num_sum_7_0_shift  (0)
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_7_0_ro_ldpc_iter_num_sum_7_0_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_7_0_ro_ldpc_iter_num_sum_7_0(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_7_0_get_ro_ldpc_iter_num_sum_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_15_8                               0x18165B20
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_15_8_reg_addr                       "0xB8165B20"
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_15_8_reg                            0xB8165B20
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_15_8_inst_addr                      "0x006C"
#define  set_ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_15_8_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_15_8_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_15_8_ro_ldpc_iter_num_sum_15_8_shift (0)
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_15_8_ro_ldpc_iter_num_sum_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_15_8_ro_ldpc_iter_num_sum_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_15_8_get_ro_ldpc_iter_num_sum_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_21_16                              0x18165B24
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_21_16_reg_addr                      "0xB8165B24"
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_21_16_reg                           0xB8165B24
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_21_16_inst_addr                     "0x006D"
#define  set_ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_21_16_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_21_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_21_16_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_21_16_reg))
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_21_16_ro_ldpc_iter_num_sum_21_16_shift (0)
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_21_16_ro_ldpc_iter_num_sum_21_16_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_21_16_ro_ldpc_iter_num_sum_21_16(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_RO_LDPC_ITER_NUM_SUM_21_16_get_ro_ldpc_iter_num_sum_21_16(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE                                0x18165B28
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_reg_addr                        "0xB8165B28"
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_reg                             0xB8165B28
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_inst_addr                       "0x006E"
#define  set_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_params_iter_num_new_mode_shift  (1)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_params_iter_num_vcm_mode_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_params_iter_num_new_mode_mask   (0x00000002)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_params_iter_num_vcm_mode_mask   (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_params_iter_num_new_mode(data)  (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_params_iter_num_vcm_mode(data)  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_get_params_iter_num_new_mode(data) ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_PARAMS_ITER_NUM_VCM_MODE_get_params_iter_num_vcm_mode(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_L1_MOD_VCM_RO_3_0                                0x18165B2C
#define  ATB_DEMOD_FREQ_PARAMS_L1_MOD_VCM_RO_3_0_reg_addr                        "0xB8165B2C"
#define  ATB_DEMOD_FREQ_PARAMS_L1_MOD_VCM_RO_3_0_reg                             0xB8165B2C
#define  ATB_DEMOD_FREQ_PARAMS_L1_MOD_VCM_RO_3_0_inst_addr                       "0x006F"
#define  set_ATB_DEMOD_FREQ_PARAMS_L1_MOD_VCM_RO_3_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_L1_MOD_VCM_RO_3_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_L1_MOD_VCM_RO_3_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_L1_MOD_VCM_RO_3_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_L1_MOD_VCM_RO_3_0_params_l1_mod_vcm_ro_3_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_L1_MOD_VCM_RO_3_0_params_l1_mod_vcm_ro_3_0_mask   (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_L1_MOD_VCM_RO_3_0_params_l1_mod_vcm_ro_3_0(data)  (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_L1_MOD_VCM_RO_3_0_get_params_l1_mod_vcm_ro_3_0(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LDPC_RATE_VCM_RO_5_0                             0x18165B30
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_RATE_VCM_RO_5_0_reg_addr                     "0xB8165B30"
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_RATE_VCM_RO_5_0_reg                          0xB8165B30
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_RATE_VCM_RO_5_0_inst_addr                    "0x0070"
#define  set_ATB_DEMOD_FREQ_PARAMS_LDPC_RATE_VCM_RO_5_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_RATE_VCM_RO_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LDPC_RATE_VCM_RO_5_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LDPC_RATE_VCM_RO_5_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_RATE_VCM_RO_5_0_params_ldpc_rate_vcm_ro_5_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_RATE_VCM_RO_5_0_params_ldpc_rate_vcm_ro_5_0_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_RATE_VCM_RO_5_0_params_ldpc_rate_vcm_ro_5_0(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LDPC_RATE_VCM_RO_5_0_get_params_ldpc_rate_vcm_ro_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_THR_7_0                             0x18165C04
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_THR_7_0_reg_addr                     "0xB8165C04"
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_THR_7_0_reg                          0xB8165C04
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_THR_7_0_inst_addr                    "0x0071"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_THR_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_THR_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_THR_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_THR_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_THR_7_0_par_cmm_bbp_mod_acq_thr_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_THR_7_0_par_cmm_bbp_mod_acq_thr_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_THR_7_0_par_cmm_bbp_mod_acq_thr_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_THR_7_0_get_par_cmm_bbp_mod_acq_thr_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_THR_7_0                             0x18165C08
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_THR_7_0_reg_addr                     "0xB8165C08"
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_THR_7_0_reg                          0xB8165C08
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_THR_7_0_inst_addr                    "0x0072"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_THR_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_THR_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_THR_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_THR_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_THR_7_0_par_dat_bbp_mod_acq_thr_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_THR_7_0_par_dat_bbp_mod_acq_thr_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_THR_7_0_par_dat_bbp_mod_acq_thr_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_THR_7_0_get_par_dat_bbp_mod_acq_thr_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_BYPASS_BBF_SCRAMB                                   0x18165C0C
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BBF_SCRAMB_reg_addr                           "0xB8165C0C"
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BBF_SCRAMB_reg                                0xB8165C0C
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BBF_SCRAMB_inst_addr                          "0x0073"
#define  set_ATB_DEMOD_FREQ_PAR_BYPASS_BBF_SCRAMB_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BYPASS_BBF_SCRAMB_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_BYPASS_BBF_SCRAMB_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BYPASS_BBF_SCRAMB_reg))
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BBF_SCRAMB_par_bypass_bbf_scramb_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BBF_SCRAMB_par_bypass_bbf_scramb_mask         (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BBF_SCRAMB_par_bypass_bbf_scramb(data)        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BBF_SCRAMB_get_par_bypass_bbf_scramb(data)    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_BYPASS_BCH                                          0x18165C10
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BCH_reg_addr                                  "0xB8165C10"
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BCH_reg                                       0xB8165C10
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BCH_inst_addr                                 "0x0074"
#define  set_ATB_DEMOD_FREQ_PAR_BYPASS_BCH_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BYPASS_BCH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_BYPASS_BCH_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BYPASS_BCH_reg))
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BCH_par_bypass_bch_shift                      (0)
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BCH_par_bypass_bch_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BCH_par_bypass_bch(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_BYPASS_BCH_get_par_bypass_bch(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_MOD_ACQ_RIGHT_THR                               0x18165C1C
#define  ATB_DEMOD_FREQ_PAR_CMM_MOD_ACQ_RIGHT_THR_reg_addr                       "0xB8165C1C"
#define  ATB_DEMOD_FREQ_PAR_CMM_MOD_ACQ_RIGHT_THR_reg                            0xB8165C1C
#define  ATB_DEMOD_FREQ_PAR_CMM_MOD_ACQ_RIGHT_THR_inst_addr                      "0x0075"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_MOD_ACQ_RIGHT_THR_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_MOD_ACQ_RIGHT_THR_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_MOD_ACQ_RIGHT_THR_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_MOD_ACQ_RIGHT_THR_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_MOD_ACQ_RIGHT_THR_par_cmm_mod_acq_right_thr_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_MOD_ACQ_RIGHT_THR_par_cmm_mod_acq_right_thr_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_MOD_ACQ_RIGHT_THR_par_cmm_mod_acq_right_thr(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_MOD_ACQ_RIGHT_THR_get_par_cmm_mod_acq_right_thr(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_MOD_ACQ_RIGHT_THR                               0x18165C20
#define  ATB_DEMOD_FREQ_PAR_DAT_MOD_ACQ_RIGHT_THR_reg_addr                       "0xB8165C20"
#define  ATB_DEMOD_FREQ_PAR_DAT_MOD_ACQ_RIGHT_THR_reg                            0xB8165C20
#define  ATB_DEMOD_FREQ_PAR_DAT_MOD_ACQ_RIGHT_THR_inst_addr                      "0x0076"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_MOD_ACQ_RIGHT_THR_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_MOD_ACQ_RIGHT_THR_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_MOD_ACQ_RIGHT_THR_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_MOD_ACQ_RIGHT_THR_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_MOD_ACQ_RIGHT_THR_par_dat_mod_acq_right_thr_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_MOD_ACQ_RIGHT_THR_par_dat_mod_acq_right_thr_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_MOD_ACQ_RIGHT_THR_par_dat_mod_acq_right_thr(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_MOD_ACQ_RIGHT_THR_get_par_dat_mod_acq_right_thr(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_HDP                                         0x18165C24
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_HDP_reg_addr                                 "0xB8165C24"
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_HDP_reg                                      0xB8165C24
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_HDP_inst_addr                                "0x0077"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BBP_HDP_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_HDP_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BBP_HDP_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_HDP_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_HDP_par_cmm_bbp_hdp_shift                    (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_HDP_par_cmm_bbp_hdp_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_HDP_par_cmm_bbp_hdp(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_HDP_get_par_cmm_bbp_hdp(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ                                     0x18165C28
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_reg_addr                             "0xB8165C28"
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_reg                                  0xB8165C28
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_inst_addr                            "0x0078"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_par_cmm_bbp_mod_acq_shift            (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_par_cmm_bbp_mod_acq_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_par_cmm_bbp_mod_acq(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_MOD_ACQ_get_par_cmm_bbp_mod_acq(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO                                         0x18165C2C
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO_reg_addr                                 "0xB8165C2C"
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO_reg                                      0xB8165C2C
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO_inst_addr                                "0x0079"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO_par_cmm_bbp_pro_shift                    (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO_par_cmm_bbp_pro_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO_par_cmm_bbp_pro(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO_get_par_cmm_bbp_pro(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO2                                        0x18165C30
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO2_reg_addr                                "0xB8165C30"
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO2_reg                                     0xB8165C30
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO2_inst_addr                               "0x007A"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO2_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO2_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO2_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO2_par_cmm_bbp_pro2_shift                  (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO2_par_cmm_bbp_pro2_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO2_par_cmm_bbp_pro2(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO2_get_par_cmm_bbp_pro2(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO3                                        0x18165C34
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO3_reg_addr                                "0xB8165C34"
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO3_reg                                     0xB8165C34
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO3_inst_addr                               "0x007B"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO3_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO3_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO3_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO3_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO3_par_cmm_bbp_pro3_shift                  (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO3_par_cmm_bbp_pro3_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO3_par_cmm_bbp_pro3(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_PRO3_get_par_cmm_bbp_pro3(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI                                         0x18165C38
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI_reg_addr                                 "0xB8165C38"
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI_reg                                      0xB8165C38
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI_inst_addr                                "0x007C"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI_par_cmm_bbp_tei_shift                    (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI_par_cmm_bbp_tei_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI_par_cmm_bbp_tei(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI_get_par_cmm_bbp_tei(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI1                                        0x18165C3C
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI1_reg_addr                                "0xB8165C3C"
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI1_reg                                     0xB8165C3C
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI1_inst_addr                               "0x007D"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI1_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI1_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI1_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI1_par_cmm_bbp_tei1_shift                  (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI1_par_cmm_bbp_tei1_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI1_par_cmm_bbp_tei1(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TEI1_get_par_cmm_bbp_tei1(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_HDP                                         0x18165C40
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_HDP_reg_addr                                 "0xB8165C40"
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_HDP_reg                                      0xB8165C40
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_HDP_inst_addr                                "0x007E"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BBP_HDP_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_HDP_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BBP_HDP_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_HDP_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_HDP_par_dat_bbp_hdp_shift                    (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_HDP_par_dat_bbp_hdp_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_HDP_par_dat_bbp_hdp(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_HDP_get_par_dat_bbp_hdp(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ                                     0x18165C44
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_reg_addr                             "0xB8165C44"
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_reg                                  0xB8165C44
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_inst_addr                            "0x007F"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_par_dat_bbp_mod_acq_shift            (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_par_dat_bbp_mod_acq_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_par_dat_bbp_mod_acq(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_MOD_ACQ_get_par_dat_bbp_mod_acq(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO                                         0x18165C48
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO_reg_addr                                 "0xB8165C48"
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO_reg                                      0xB8165C48
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO_inst_addr                                "0x0080"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO_par_dat_bbp_pro_shift                    (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO_par_dat_bbp_pro_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO_par_dat_bbp_pro(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO_get_par_dat_bbp_pro(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO2                                        0x18165C4C
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO2_reg_addr                                "0xB8165C4C"
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO2_reg                                     0xB8165C4C
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO2_inst_addr                               "0x0081"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO2_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO2_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO2_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO2_par_dat_bbp_pro2_shift                  (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO2_par_dat_bbp_pro2_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO2_par_dat_bbp_pro2(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO2_get_par_dat_bbp_pro2(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO3                                        0x18165C50
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO3_reg_addr                                "0xB8165C50"
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO3_reg                                     0xB8165C50
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO3_inst_addr                               "0x0082"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO3_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO3_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO3_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO3_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO3_par_dat_bbp_pro3_shift                  (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO3_par_dat_bbp_pro3_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO3_par_dat_bbp_pro3(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_PRO3_get_par_dat_bbp_pro3(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI                                         0x18165C54
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI_reg_addr                                 "0xB8165C54"
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI_reg                                      0xB8165C54
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI_inst_addr                                "0x0083"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI_par_dat_bbp_tei_shift                    (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI_par_dat_bbp_tei_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI_par_dat_bbp_tei(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI_get_par_dat_bbp_tei(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI1                                        0x18165C58
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI1_reg_addr                                "0xB8165C58"
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI1_reg                                     0xB8165C58
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI1_inst_addr                               "0x0084"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI1_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI1_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI1_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI1_par_dat_bbp_tei1_shift                  (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI1_par_dat_bbp_tei1_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI1_par_dat_bbp_tei1(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TEI1_get_par_dat_bbp_tei1(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_CLR                                     0x18165C5C
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_CLR_reg_addr                             "0xB8165C5C"
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_CLR_reg                                  0xB8165C5C
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_CLR_inst_addr                            "0x0085"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_CLR_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_CLR_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_CLR_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_CLR_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_CLR_par_cmm_bbp_err_clr_shift            (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_CLR_par_cmm_bbp_err_clr_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_CLR_par_cmm_bbp_err_clr(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_CLR_get_par_cmm_bbp_err_clr(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_ENB                                     0x18165C60
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_ENB_reg_addr                             "0xB8165C60"
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_ENB_reg                                  0xB8165C60
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_ENB_inst_addr                            "0x0086"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_ENB_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_ENB_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_ENB_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_ENB_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_ENB_par_cmm_bbp_err_enb_shift            (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_ENB_par_cmm_bbp_err_enb_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_ENB_par_cmm_bbp_err_enb(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_ERR_ENB_get_par_cmm_bbp_err_enb(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TSR                                         0x18165C64
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TSR_reg_addr                                 "0xB8165C64"
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TSR_reg                                      0xB8165C64
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TSR_inst_addr                                "0x0087"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BBP_TSR_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_TSR_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BBP_TSR_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BBP_TSR_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TSR_par_cmm_bbp_tsr_shift                    (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TSR_par_cmm_bbp_tsr_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TSR_par_cmm_bbp_tsr(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BBP_TSR_get_par_cmm_bbp_tsr(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_CLR                                     0x18165C68
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_CLR_reg_addr                             "0xB8165C68"
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_CLR_reg                                  0xB8165C68
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_CLR_inst_addr                            "0x0088"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_CLR_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_CLR_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_CLR_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_CLR_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_CLR_par_dat_bbp_err_clr_shift            (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_CLR_par_dat_bbp_err_clr_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_CLR_par_dat_bbp_err_clr(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_CLR_get_par_dat_bbp_err_clr(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_ENB                                     0x18165C6C
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_ENB_reg_addr                             "0xB8165C6C"
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_ENB_reg                                  0xB8165C6C
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_ENB_inst_addr                            "0x0089"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_ENB_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_ENB_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_ENB_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_ENB_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_ENB_par_dat_bbp_err_enb_shift            (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_ENB_par_dat_bbp_err_enb_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_ENB_par_dat_bbp_err_enb(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_ERR_ENB_get_par_dat_bbp_err_enb(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TSR                                         0x18165C70
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TSR_reg_addr                                 "0xB8165C70"
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TSR_reg                                      0xB8165C70
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TSR_inst_addr                                "0x008A"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BBP_TSR_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_TSR_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BBP_TSR_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BBP_TSR_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TSR_par_dat_bbp_tsr_shift                    (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TSR_par_dat_bbp_tsr_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TSR_par_dat_bbp_tsr(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BBP_TSR_get_par_dat_bbp_tsr(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND                                          0x18165C74
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_reg_addr                                  "0xB8165C74"
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_reg                                       0xB8165C74
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_inst_addr                                 "0x008B"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_INBAND_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_INBAND_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_INBAND_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_INBAND_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_par_dat_inband_shift                      (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_par_dat_inband_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_par_dat_inband(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_get_par_dat_inband(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND                                          0x18165C78
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_reg_addr                                  "0xB8165C78"
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_reg                                       0xB8165C78
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_inst_addr                                 "0x008C"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_INBAND_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_INBAND_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_INBAND_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_INBAND_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_par_cmm_inband_shift                      (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_par_cmm_inband_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_par_cmm_inband(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_get_par_cmm_inband(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISSY_EXIST                                          0x18165C7C
#define  ATB_DEMOD_FREQ_PAR_ISSY_EXIST_reg_addr                                  "0xB8165C7C"
#define  ATB_DEMOD_FREQ_PAR_ISSY_EXIST_reg                                       0xB8165C7C
#define  ATB_DEMOD_FREQ_PAR_ISSY_EXIST_inst_addr                                 "0x008D"
#define  set_ATB_DEMOD_FREQ_PAR_ISSY_EXIST_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISSY_EXIST_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISSY_EXIST_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISSY_EXIST_reg))
#define  ATB_DEMOD_FREQ_PAR_ISSY_EXIST_par_issy_exist_shift                      (0)
#define  ATB_DEMOD_FREQ_PAR_ISSY_EXIST_par_issy_exist_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISSY_EXIST_par_issy_exist(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISSY_EXIST_get_par_issy_exist(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ADD_TIM_FRC_EN                                      0x18165C80
#define  ATB_DEMOD_FREQ_PAR_ADD_TIM_FRC_EN_reg_addr                              "0xB8165C80"
#define  ATB_DEMOD_FREQ_PAR_ADD_TIM_FRC_EN_reg                                   0xB8165C80
#define  ATB_DEMOD_FREQ_PAR_ADD_TIM_FRC_EN_inst_addr                             "0x008E"
#define  set_ATB_DEMOD_FREQ_PAR_ADD_TIM_FRC_EN_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ADD_TIM_FRC_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ADD_TIM_FRC_EN_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ADD_TIM_FRC_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_ADD_TIM_FRC_EN_par_add_tim_frc_en_shift              (0)
#define  ATB_DEMOD_FREQ_PAR_ADD_TIM_FRC_EN_par_add_tim_frc_en_mask               (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_ADD_TIM_FRC_EN_par_add_tim_frc_en(data)              (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_ADD_TIM_FRC_EN_get_par_add_tim_frc_en(data)          (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_7_0                                    0x18165C84
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_7_0_reg_addr                            "0xB8165C84"
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_7_0_reg                                 0xB8165C84
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_7_0_inst_addr                           "0x008F"
#define  set_ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_7_0_par_clk_rate_smp_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_7_0_par_clk_rate_smp_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_7_0_par_clk_rate_smp_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_7_0_get_par_clk_rate_smp_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_15_8                                   0x18165C88
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_15_8_reg_addr                           "0xB8165C88"
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_15_8_reg                                0xB8165C88
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_15_8_inst_addr                          "0x0090"
#define  set_ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_15_8_par_clk_rate_smp_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_15_8_par_clk_rate_smp_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_15_8_par_clk_rate_smp_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_15_8_get_par_clk_rate_smp_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_21_16                                  0x18165C8C
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_21_16_reg_addr                          "0xB8165C8C"
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_21_16_reg                               0xB8165C8C
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_21_16_inst_addr                         "0x0091"
#define  set_ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_21_16_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_21_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_21_16_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_21_16_reg))
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_21_16_par_clk_rate_smp_21_16_shift      (0)
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_21_16_par_clk_rate_smp_21_16_mask       (0x0000003F)
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_21_16_par_clk_rate_smp_21_16(data)      (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PAR_CLK_RATE_SMP_21_16_get_par_clk_rate_smp_21_16(data)  (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FUL_FSTOUT_EN                             0x18165C90
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FUL_FSTOUT_EN_reg_addr                     "0xB8165C90"
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FUL_FSTOUT_EN_reg                          0xB8165C90
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FUL_FSTOUT_EN_inst_addr                    "0x0092"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FUL_FSTOUT_EN_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FUL_FSTOUT_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FUL_FSTOUT_EN_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FUL_FSTOUT_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FUL_FSTOUT_EN_par_cmm_djbuf_ful_fstout_en_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FUL_FSTOUT_EN_par_cmm_djbuf_ful_fstout_en_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FUL_FSTOUT_EN_par_cmm_djbuf_ful_fstout_en(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FUL_FSTOUT_EN_get_par_cmm_djbuf_ful_fstout_en(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_7_0                         0x18165C94
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_7_0_reg_addr                 "0xB8165C94"
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_7_0_reg                      0xB8165C94
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_7_0_inst_addr                "0x0093"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_7_0_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_7_0_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_7_0_par_cmm_djbuf_fulout_pktnum_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_7_0_par_cmm_djbuf_fulout_pktnum_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_7_0_par_cmm_djbuf_fulout_pktnum_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_7_0_get_par_cmm_djbuf_fulout_pktnum_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_15_8                        0x18165C98
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_15_8_reg_addr                "0xB8165C98"
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_15_8_reg                     0xB8165C98
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_15_8_inst_addr               "0x0094"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_15_8_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_15_8_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_15_8_par_cmm_djbuf_fulout_pktnum_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_15_8_par_cmm_djbuf_fulout_pktnum_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_15_8_par_cmm_djbuf_fulout_pktnum_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_DJBUF_FULOUT_PKTNUM_15_8_get_par_cmm_djbuf_fulout_pktnum_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_MOD_EN                                   0x18165C9C
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_MOD_EN_reg_addr                           "0xB8165C9C"
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_MOD_EN_reg                                0xB8165C9C
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_MOD_EN_inst_addr                          "0x0095"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_INBAND_MOD_EN_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_INBAND_MOD_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_INBAND_MOD_EN_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_INBAND_MOD_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_MOD_EN_par_cmm_inband_mod_en_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_MOD_EN_par_cmm_inband_mod_en_mask         (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_MOD_EN_par_cmm_inband_mod_en(data)        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_INBAND_MOD_EN_get_par_cmm_inband_mod_en(data)    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_7_0                            0x18165CA0
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_7_0_reg_addr                    "0xB8165CA0"
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_7_0_reg                         0xB8165CA0
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_7_0_inst_addr                   "0x0096"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_7_0_par_cmm_init_pkt_num_min_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_7_0_par_cmm_init_pkt_num_min_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_7_0_par_cmm_init_pkt_num_min_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_7_0_get_par_cmm_init_pkt_num_min_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_15_8                           0x18165CA4
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_15_8_reg_addr                   "0xB8165CA4"
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_15_8_reg                        0xB8165CA4
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_15_8_inst_addr                  "0x0097"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_15_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_15_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_15_8_par_cmm_init_pkt_num_min_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_15_8_par_cmm_init_pkt_num_min_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_15_8_par_cmm_init_pkt_num_min_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_PKT_NUM_MIN_15_8_get_par_cmm_init_pkt_num_min_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_SRC_MIN_EN                                 0x18165CA8
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_SRC_MIN_EN_reg_addr                         "0xB8165CA8"
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_SRC_MIN_EN_reg                              0xB8165CA8
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_SRC_MIN_EN_inst_addr                        "0x0098"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_INIT_SRC_MIN_EN_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_INIT_SRC_MIN_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_INIT_SRC_MIN_EN_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_INIT_SRC_MIN_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_SRC_MIN_EN_par_cmm_init_src_min_en_shift    (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_SRC_MIN_EN_par_cmm_init_src_min_en_mask     (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_SRC_MIN_EN_par_cmm_init_src_min_en(data)    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_INIT_SRC_MIN_EN_get_par_cmm_init_src_min_en(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFEPT_EN                            0x18165CAC
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFEPT_EN_reg_addr                    "0xB8165CAC"
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFEPT_EN_reg                         0xB8165CAC
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFEPT_EN_inst_addr                   "0x0099"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFEPT_EN_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFEPT_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFEPT_EN_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFEPT_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFEPT_EN_par_cmm_pll_cmps_atbufept_en_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFEPT_EN_par_cmm_pll_cmps_atbufept_en_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFEPT_EN_par_cmm_pll_cmps_atbufept_en(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFEPT_EN_get_par_cmm_pll_cmps_atbufept_en(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFFUL_EN                            0x18165CB0
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFFUL_EN_reg_addr                    "0xB8165CB0"
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFFUL_EN_reg                         0xB8165CB0
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFFUL_EN_inst_addr                   "0x009A"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFFUL_EN_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFFUL_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFFUL_EN_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFFUL_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFFUL_EN_par_cmm_pll_cmps_atbufful_en_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFFUL_EN_par_cmm_pll_cmps_atbufful_en_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFFUL_EN_par_cmm_pll_cmps_atbufful_en(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_PLL_CMPS_ATBUFFUL_EN_get_par_cmm_pll_cmps_atbufful_en(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_7_0                            0x18165CB4
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_7_0_reg_addr                    "0xB8165CB4"
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_7_0_reg                         0xB8165CB4
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_7_0_inst_addr                   "0x009B"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_7_0_par_cmm_updt_pkt_num_min_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_7_0_par_cmm_updt_pkt_num_min_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_7_0_par_cmm_updt_pkt_num_min_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_7_0_get_par_cmm_updt_pkt_num_min_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_15_8                           0x18165CB8
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_15_8_reg_addr                   "0xB8165CB8"
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_15_8_reg                        0xB8165CB8
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_15_8_inst_addr                  "0x009C"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_15_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_15_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_15_8_par_cmm_updt_pkt_num_min_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_15_8_par_cmm_updt_pkt_num_min_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_15_8_par_cmm_updt_pkt_num_min_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_PKT_NUM_MIN_15_8_get_par_cmm_updt_pkt_num_min_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_SRC_MIN_EN                                 0x18165CBC
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_SRC_MIN_EN_reg_addr                         "0xB8165CBC"
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_SRC_MIN_EN_reg                              0xB8165CBC
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_SRC_MIN_EN_inst_addr                        "0x009D"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_UPDT_SRC_MIN_EN_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_UPDT_SRC_MIN_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_UPDT_SRC_MIN_EN_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_UPDT_SRC_MIN_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_SRC_MIN_EN_par_cmm_updt_src_min_en_shift    (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_SRC_MIN_EN_par_cmm_updt_src_min_en_mask     (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_SRC_MIN_EN_par_cmm_updt_src_min_en(data)    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_UPDT_SRC_MIN_EN_get_par_cmm_updt_src_min_en(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FUL_FSTOUT_EN                             0x18165CC0
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FUL_FSTOUT_EN_reg_addr                     "0xB8165CC0"
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FUL_FSTOUT_EN_reg                          0xB8165CC0
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FUL_FSTOUT_EN_inst_addr                    "0x009E"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FUL_FSTOUT_EN_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FUL_FSTOUT_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FUL_FSTOUT_EN_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FUL_FSTOUT_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FUL_FSTOUT_EN_par_dat_djbuf_ful_fstout_en_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FUL_FSTOUT_EN_par_dat_djbuf_ful_fstout_en_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FUL_FSTOUT_EN_par_dat_djbuf_ful_fstout_en(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FUL_FSTOUT_EN_get_par_dat_djbuf_ful_fstout_en(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_7_0                         0x18165CC4
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_7_0_reg_addr                 "0xB8165CC4"
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_7_0_reg                      0xB8165CC4
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_7_0_inst_addr                "0x009F"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_7_0_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_7_0_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_7_0_par_dat_djbuf_fulout_pktnum_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_7_0_par_dat_djbuf_fulout_pktnum_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_7_0_par_dat_djbuf_fulout_pktnum_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_7_0_get_par_dat_djbuf_fulout_pktnum_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_15_8                        0x18165CC8
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_15_8_reg_addr                "0xB8165CC8"
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_15_8_reg                     0xB8165CC8
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_15_8_inst_addr               "0x00A0"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_15_8_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_15_8_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_15_8_par_dat_djbuf_fulout_pktnum_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_15_8_par_dat_djbuf_fulout_pktnum_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_15_8_par_dat_djbuf_fulout_pktnum_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_DJBUF_FULOUT_PKTNUM_15_8_get_par_dat_djbuf_fulout_pktnum_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_MOD_EN                                   0x18165CCC
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_MOD_EN_reg_addr                           "0xB8165CCC"
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_MOD_EN_reg                                0xB8165CCC
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_MOD_EN_inst_addr                          "0x00A1"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_INBAND_MOD_EN_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_INBAND_MOD_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_INBAND_MOD_EN_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_INBAND_MOD_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_MOD_EN_par_dat_inband_mod_en_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_MOD_EN_par_dat_inband_mod_en_mask         (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_MOD_EN_par_dat_inband_mod_en(data)        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_INBAND_MOD_EN_get_par_dat_inband_mod_en(data)    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_7_0                            0x18165CD0
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_7_0_reg_addr                    "0xB8165CD0"
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_7_0_reg                         0xB8165CD0
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_7_0_inst_addr                   "0x00A2"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_7_0_par_dat_init_pkt_num_min_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_7_0_par_dat_init_pkt_num_min_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_7_0_par_dat_init_pkt_num_min_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_7_0_get_par_dat_init_pkt_num_min_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_15_8                           0x18165CD4
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_15_8_reg_addr                   "0xB8165CD4"
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_15_8_reg                        0xB8165CD4
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_15_8_inst_addr                  "0x00A3"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_15_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_15_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_15_8_par_dat_init_pkt_num_min_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_15_8_par_dat_init_pkt_num_min_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_15_8_par_dat_init_pkt_num_min_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_PKT_NUM_MIN_15_8_get_par_dat_init_pkt_num_min_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_SRC_MIN_EN                                 0x18165CD8
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_SRC_MIN_EN_reg_addr                         "0xB8165CD8"
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_SRC_MIN_EN_reg                              0xB8165CD8
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_SRC_MIN_EN_inst_addr                        "0x00A4"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_INIT_SRC_MIN_EN_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_INIT_SRC_MIN_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_INIT_SRC_MIN_EN_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_INIT_SRC_MIN_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_SRC_MIN_EN_par_dat_init_src_min_en_shift    (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_SRC_MIN_EN_par_dat_init_src_min_en_mask     (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_SRC_MIN_EN_par_dat_init_src_min_en(data)    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_INIT_SRC_MIN_EN_get_par_dat_init_src_min_en(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFEPT_EN                            0x18165CDC
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFEPT_EN_reg_addr                    "0xB8165CDC"
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFEPT_EN_reg                         0xB8165CDC
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFEPT_EN_inst_addr                   "0x00A5"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFEPT_EN_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFEPT_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFEPT_EN_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFEPT_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFEPT_EN_par_dat_pll_cmps_atbufept_en_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFEPT_EN_par_dat_pll_cmps_atbufept_en_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFEPT_EN_par_dat_pll_cmps_atbufept_en(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFEPT_EN_get_par_dat_pll_cmps_atbufept_en(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFFUL_EN                            0x18165CE0
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFFUL_EN_reg_addr                    "0xB8165CE0"
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFFUL_EN_reg                         0xB8165CE0
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFFUL_EN_inst_addr                   "0x00A6"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFFUL_EN_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFFUL_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFFUL_EN_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFFUL_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFFUL_EN_par_dat_pll_cmps_atbufful_en_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFFUL_EN_par_dat_pll_cmps_atbufful_en_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFFUL_EN_par_dat_pll_cmps_atbufful_en(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_PLL_CMPS_ATBUFFUL_EN_get_par_dat_pll_cmps_atbufful_en(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_7_0                            0x18165CE4
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_7_0_reg_addr                    "0xB8165CE4"
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_7_0_reg                         0xB8165CE4
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_7_0_inst_addr                   "0x00A7"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_7_0_par_dat_updt_pkt_num_min_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_7_0_par_dat_updt_pkt_num_min_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_7_0_par_dat_updt_pkt_num_min_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_7_0_get_par_dat_updt_pkt_num_min_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_15_8                           0x18165CE8
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_15_8_reg_addr                   "0xB8165CE8"
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_15_8_reg                        0xB8165CE8
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_15_8_inst_addr                  "0x00A8"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_15_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_15_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_15_8_par_dat_updt_pkt_num_min_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_15_8_par_dat_updt_pkt_num_min_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_15_8_par_dat_updt_pkt_num_min_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_PKT_NUM_MIN_15_8_get_par_dat_updt_pkt_num_min_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_SRC_MIN_EN                                 0x18165CEC
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_SRC_MIN_EN_reg_addr                         "0xB8165CEC"
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_SRC_MIN_EN_reg                              0xB8165CEC
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_SRC_MIN_EN_inst_addr                        "0x00A9"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_UPDT_SRC_MIN_EN_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_UPDT_SRC_MIN_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_UPDT_SRC_MIN_EN_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_UPDT_SRC_MIN_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_SRC_MIN_EN_par_dat_updt_src_min_en_shift    (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_SRC_MIN_EN_par_dat_updt_src_min_en_mask     (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_SRC_MIN_EN_par_dat_updt_src_min_en(data)    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_UPDT_SRC_MIN_EN_get_par_dat_updt_src_min_en(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_CMM_INBAND                                  0x18165CF0
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_CMM_INBAND_reg_addr                          "0xB8165CF0"
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_CMM_INBAND_reg                               0xB8165CF0
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_CMM_INBAND_inst_addr                         "0x00AA"
#define  set_ATB_DEMOD_FREQ_PAR_FRC_WAT_CMM_INBAND_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FRC_WAT_CMM_INBAND_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_FRC_WAT_CMM_INBAND_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FRC_WAT_CMM_INBAND_reg))
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_CMM_INBAND_par_frc_wat_cmm_inband_shift      (0)
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_CMM_INBAND_par_frc_wat_cmm_inband_mask       (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_CMM_INBAND_par_frc_wat_cmm_inband(data)      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_CMM_INBAND_get_par_frc_wat_cmm_inband(data)  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_DAT_INBAND                                  0x18165CF4
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_DAT_INBAND_reg_addr                          "0xB8165CF4"
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_DAT_INBAND_reg                               0xB8165CF4
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_DAT_INBAND_inst_addr                         "0x00AB"
#define  set_ATB_DEMOD_FREQ_PAR_FRC_WAT_DAT_INBAND_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FRC_WAT_DAT_INBAND_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_FRC_WAT_DAT_INBAND_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FRC_WAT_DAT_INBAND_reg))
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_DAT_INBAND_par_frc_wat_dat_inband_shift      (0)
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_DAT_INBAND_par_frc_wat_dat_inband_mask       (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_DAT_INBAND_par_frc_wat_dat_inband(data)      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_FRC_WAT_DAT_INBAND_get_par_frc_wat_dat_inband(data)  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_FST_OUT_EN                                          0x18165CF8
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_EN_reg_addr                                  "0xB8165CF8"
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_EN_reg                                       0xB8165CF8
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_EN_inst_addr                                 "0x00AC"
#define  set_ATB_DEMOD_FREQ_PAR_FST_OUT_EN_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FST_OUT_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_FST_OUT_EN_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FST_OUT_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_EN_par_fst_out_en_shift                      (0)
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_EN_par_fst_out_en_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_EN_par_fst_out_en(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_EN_get_par_fst_out_en(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_7_0                                    0x18165CFC
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_7_0_reg_addr                            "0xB8165CFC"
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_7_0_reg                                 0xB8165CFC
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_7_0_inst_addr                           "0x00AD"
#define  set_ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_7_0_par_fst_out_intv_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_7_0_par_fst_out_intv_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_7_0_par_fst_out_intv_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_7_0_get_par_fst_out_intv_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_15_8                                   0x18165D00
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_15_8_reg_addr                           "0xB8165D00"
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_15_8_reg                                0xB8165D00
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_15_8_inst_addr                          "0x00AE"
#define  set_ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_15_8_par_fst_out_intv_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_15_8_par_fst_out_intv_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_15_8_par_fst_out_intv_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_FST_OUT_INTV_15_8_get_par_fst_out_intv_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_7_0                               0x18165D04
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_7_0_reg_addr                       "0xB8165D04"
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_7_0_reg                            0xB8165D04
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_7_0_inst_addr                      "0x00AF"
#define  set_ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_7_0_par_int_stage_pkt_num_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_7_0_par_int_stage_pkt_num_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_7_0_par_int_stage_pkt_num_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_7_0_get_par_int_stage_pkt_num_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_15_8                              0x18165D08
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_15_8_reg_addr                      "0xB8165D08"
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_15_8_reg                           0xB8165D08
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_15_8_inst_addr                     "0x00B0"
#define  set_ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_15_8_par_int_stage_pkt_num_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_15_8_par_int_stage_pkt_num_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_15_8_par_int_stage_pkt_num_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_INT_STAGE_PKT_NUM_15_8_get_par_int_stage_pkt_num_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_7_0                               0x18165D0C
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_7_0_reg_addr                       "0xB8165D0C"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_7_0_reg                            0xB8165D0C
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_7_0_inst_addr                      "0x00B1"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_7_0_par_iscr_pll_cov_alp1_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_7_0_par_iscr_pll_cov_alp1_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_7_0_par_iscr_pll_cov_alp1_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_7_0_get_par_iscr_pll_cov_alp1_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_15_8                              0x18165D10
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_15_8_reg_addr                      "0xB8165D10"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_15_8_reg                           0xB8165D10
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_15_8_inst_addr                     "0x00B2"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_15_8_par_iscr_pll_cov_alp1_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_15_8_par_iscr_pll_cov_alp1_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_15_8_par_iscr_pll_cov_alp1_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP1_15_8_get_par_iscr_pll_cov_alp1_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_7_0                               0x18165D14
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_7_0_reg_addr                       "0xB8165D14"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_7_0_reg                            0xB8165D14
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_7_0_inst_addr                      "0x00B3"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_7_0_par_iscr_pll_cov_alp2_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_7_0_par_iscr_pll_cov_alp2_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_7_0_par_iscr_pll_cov_alp2_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_7_0_get_par_iscr_pll_cov_alp2_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_15_8                              0x18165D18
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_15_8_reg_addr                      "0xB8165D18"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_15_8_reg                           0xB8165D18
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_15_8_inst_addr                     "0x00B4"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_15_8_par_iscr_pll_cov_alp2_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_15_8_par_iscr_pll_cov_alp2_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_15_8_par_iscr_pll_cov_alp2_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_COV_ALP2_15_8_get_par_iscr_pll_cov_alp2_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_7_0                        0x18165D1C
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_7_0_reg_addr                "0xB8165D1C"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_7_0_reg                     0xB8165D1C
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_7_0_inst_addr               "0x00B5"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_7_0_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_7_0_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_7_0_par_iscr_pll_err_rst_dif_mgn_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_7_0_par_iscr_pll_err_rst_dif_mgn_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_7_0_par_iscr_pll_err_rst_dif_mgn_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_7_0_get_par_iscr_pll_err_rst_dif_mgn_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_15_8                       0x18165D20
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_15_8_reg_addr               "0xB8165D20"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_15_8_reg                    0xB8165D20
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_15_8_inst_addr              "0x00B6"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_15_8_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_15_8_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_15_8_par_iscr_pll_err_rst_dif_mgn_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_15_8_par_iscr_pll_err_rst_dif_mgn_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_15_8_par_iscr_pll_err_rst_dif_mgn_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_DIF_MGN_15_8_get_par_iscr_pll_err_rst_dif_mgn_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_7_0                        0x18165D24
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_7_0_reg_addr                "0xB8165D24"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_7_0_reg                     0xB8165D24
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_7_0_inst_addr               "0x00B7"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_7_0_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_7_0_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_7_0_par_iscr_pll_err_rst_num_mgn_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_7_0_par_iscr_pll_err_rst_num_mgn_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_7_0_par_iscr_pll_err_rst_num_mgn_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_7_0_get_par_iscr_pll_err_rst_num_mgn_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_15_8                       0x18165D28
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_15_8_reg_addr               "0xB8165D28"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_15_8_reg                    0xB8165D28
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_15_8_inst_addr              "0x00B8"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_15_8_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_15_8_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_15_8_par_iscr_pll_err_rst_num_mgn_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_15_8_par_iscr_pll_err_rst_num_mgn_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_15_8_par_iscr_pll_err_rst_num_mgn_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_ERR_RST_NUM_MGN_15_8_get_par_iscr_pll_err_rst_num_mgn_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_7_0                               0x18165D2C
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_7_0_reg_addr                       "0xB8165D2C"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_7_0_reg                            0xB8165D2C
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_7_0_inst_addr                      "0x00B9"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_7_0_par_iscr_pll_int_alp1_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_7_0_par_iscr_pll_int_alp1_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_7_0_par_iscr_pll_int_alp1_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_7_0_get_par_iscr_pll_int_alp1_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_15_8                              0x18165D30
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_15_8_reg_addr                      "0xB8165D30"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_15_8_reg                           0xB8165D30
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_15_8_inst_addr                     "0x00BA"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_15_8_par_iscr_pll_int_alp1_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_15_8_par_iscr_pll_int_alp1_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_15_8_par_iscr_pll_int_alp1_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP1_15_8_get_par_iscr_pll_int_alp1_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_7_0                               0x18165D34
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_7_0_reg_addr                       "0xB8165D34"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_7_0_reg                            0xB8165D34
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_7_0_inst_addr                      "0x00BB"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_7_0_par_iscr_pll_int_alp2_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_7_0_par_iscr_pll_int_alp2_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_7_0_par_iscr_pll_int_alp2_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_7_0_get_par_iscr_pll_int_alp2_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_15_8                              0x18165D38
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_15_8_reg_addr                      "0xB8165D38"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_15_8_reg                           0xB8165D38
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_15_8_inst_addr                     "0x00BC"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_15_8_par_iscr_pll_int_alp2_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_15_8_par_iscr_pll_int_alp2_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_15_8_par_iscr_pll_int_alp2_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INT_ALP2_15_8_get_par_iscr_pll_int_alp2_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_7_0                           0x18165D3C
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_7_0_reg_addr                   "0xB8165D3C"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_7_0_reg                        0xB8165D3C
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_7_0_inst_addr                  "0x00BD"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_7_0_par_iscr_pll_intv_max_val_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_7_0_par_iscr_pll_intv_max_val_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_7_0_par_iscr_pll_intv_max_val_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_7_0_get_par_iscr_pll_intv_max_val_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_15_8                          0x18165D40
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_15_8_reg_addr                  "0xB8165D40"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_15_8_reg                       0xB8165D40
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_15_8_inst_addr                 "0x00BE"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_15_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_15_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_15_8_par_iscr_pll_intv_max_val_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_15_8_par_iscr_pll_intv_max_val_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_15_8_par_iscr_pll_intv_max_val_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_15_8_get_par_iscr_pll_intv_max_val_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_19_16                         0x18165D44
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_19_16_reg_addr                 "0xB8165D44"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_19_16_reg                      0xB8165D44
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_19_16_inst_addr                "0x00BF"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_19_16_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_19_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_19_16_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_19_16_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_19_16_par_iscr_pll_intv_max_val_19_16_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_19_16_par_iscr_pll_intv_max_val_19_16_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_19_16_par_iscr_pll_intv_max_val_19_16(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_19_16_get_par_iscr_pll_intv_max_val_19_16(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_EN                            0x18165D48
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_EN_reg_addr                    "0xB8165D48"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_EN_reg                         0xB8165D48
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_EN_inst_addr                   "0x00C0"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_EN_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_EN_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_EN_par_iscr_pll_intv_max_val_en_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_EN_par_iscr_pll_intv_max_val_en_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_EN_par_iscr_pll_intv_max_val_en(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MAX_VAL_EN_get_par_iscr_pll_intv_max_val_en(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_7_0                       0x18165D4C
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_7_0_reg_addr               "0xB8165D4C"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_7_0_reg                    0xB8165D4C
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_7_0_inst_addr              "0x00C1"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_7_0_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_7_0_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_7_0_par_iscr_pll_intv_min_val_mgn_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_7_0_par_iscr_pll_intv_min_val_mgn_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_7_0_par_iscr_pll_intv_min_val_mgn_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_7_0_get_par_iscr_pll_intv_min_val_mgn_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_15_8                      0x18165D50
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_15_8_reg_addr              "0xB8165D50"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_15_8_reg                   0xB8165D50
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_15_8_inst_addr             "0x00C2"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_15_8_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_15_8_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_15_8_par_iscr_pll_intv_min_val_mgn_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_15_8_par_iscr_pll_intv_min_val_mgn_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_15_8_par_iscr_pll_intv_min_val_mgn_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_INTV_MIN_VAL_MGN_15_8_get_par_iscr_pll_intv_min_val_mgn_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_7_0                               0x18165D54
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_7_0_reg_addr                       "0xB8165D54"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_7_0_reg                            0xB8165D54
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_7_0_inst_addr                      "0x00C3"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_7_0_par_iscr_pll_mid_alp1_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_7_0_par_iscr_pll_mid_alp1_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_7_0_par_iscr_pll_mid_alp1_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_7_0_get_par_iscr_pll_mid_alp1_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_15_8                              0x18165D58
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_15_8_reg_addr                      "0xB8165D58"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_15_8_reg                           0xB8165D58
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_15_8_inst_addr                     "0x00C4"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_15_8_par_iscr_pll_mid_alp1_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_15_8_par_iscr_pll_mid_alp1_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_15_8_par_iscr_pll_mid_alp1_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP1_15_8_get_par_iscr_pll_mid_alp1_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_7_0                               0x18165D5C
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_7_0_reg_addr                       "0xB8165D5C"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_7_0_reg                            0xB8165D5C
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_7_0_inst_addr                      "0x00C5"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_7_0_par_iscr_pll_mid_alp2_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_7_0_par_iscr_pll_mid_alp2_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_7_0_par_iscr_pll_mid_alp2_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_7_0_get_par_iscr_pll_mid_alp2_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_15_8                              0x18165D60
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_15_8_reg_addr                      "0xB8165D60"
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_15_8_reg                           0xB8165D60
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_15_8_inst_addr                     "0x00C6"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_15_8_par_iscr_pll_mid_alp2_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_15_8_par_iscr_pll_mid_alp2_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_15_8_par_iscr_pll_mid_alp2_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_PLL_MID_ALP2_15_8_get_par_iscr_pll_mid_alp2_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_SRC_SEL                                        0x18165D64
#define  ATB_DEMOD_FREQ_PAR_ISCR_SRC_SEL_reg_addr                                "0xB8165D64"
#define  ATB_DEMOD_FREQ_PAR_ISCR_SRC_SEL_reg                                     0xB8165D64
#define  ATB_DEMOD_FREQ_PAR_ISCR_SRC_SEL_inst_addr                               "0x00C7"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_SRC_SEL_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_SRC_SEL_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_SRC_SEL_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_SRC_SEL_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_SRC_SEL_par_iscr_src_sel_shift                  (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_SRC_SEL_par_iscr_src_sel_mask                   (0x00000003)
#define  ATB_DEMOD_FREQ_PAR_ISCR_SRC_SEL_par_iscr_src_sel(data)                  (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_SRC_SEL_get_par_iscr_src_sel(data)              (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_7_0                               0x18165D68
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_7_0_reg_addr                       "0xB8165D68"
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_7_0_reg                            0xB8165D68
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_7_0_inst_addr                      "0x00C8"
#define  set_ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_7_0_par_mid_stage_pkt_num_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_7_0_par_mid_stage_pkt_num_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_7_0_par_mid_stage_pkt_num_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_7_0_get_par_mid_stage_pkt_num_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_15_8                              0x18165D6C
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_15_8_reg_addr                      "0xB8165D6C"
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_15_8_reg                           0xB8165D6C
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_15_8_inst_addr                     "0x00C9"
#define  set_ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_15_8_par_mid_stage_pkt_num_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_15_8_par_mid_stage_pkt_num_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_15_8_par_mid_stage_pkt_num_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_MID_STAGE_PKT_NUM_15_8_get_par_mid_stage_pkt_num_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_EN                                    0x18165D70
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_EN_reg_addr                            "0xB8165D70"
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_EN_reg                                 0xB8165D70
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_EN_inst_addr                           "0x00CA"
#define  set_ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_EN_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_EN_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_EN_par_self_intv_set_en_shift          (0)
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_EN_par_self_intv_set_en_mask           (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_EN_par_self_intv_set_en(data)          (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_EN_get_par_self_intv_set_en(data)      (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_7_0                               0x18165D74
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_7_0_reg_addr                       "0xB8165D74"
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_7_0_reg                            0xB8165D74
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_7_0_inst_addr                      "0x00CB"
#define  set_ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_7_0_par_self_intv_set_val_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_7_0_par_self_intv_set_val_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_7_0_par_self_intv_set_val_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_7_0_get_par_self_intv_set_val_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_15_8                              0x18165D78
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_15_8_reg_addr                      "0xB8165D78"
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_15_8_reg                           0xB8165D78
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_15_8_inst_addr                     "0x00CC"
#define  set_ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_15_8_par_self_intv_set_val_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_15_8_par_self_intv_set_val_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_15_8_par_self_intv_set_val_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_SELF_INTV_SET_VAL_15_8_get_par_self_intv_set_val_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_7_0                                      0x18165D7C
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_7_0_reg_addr                              "0xB8165D7C"
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_7_0_reg                                   0xB8165D7C
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_7_0_inst_addr                             "0x00CD"
#define  set_ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_7_0_par_sys_ts_rto_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_7_0_par_sys_ts_rto_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_7_0_par_sys_ts_rto_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_7_0_get_par_sys_ts_rto_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_14_8                                     0x18165D80
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_14_8_reg_addr                             "0xB8165D80"
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_14_8_reg                                  0xB8165D80
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_14_8_inst_addr                            "0x00CE"
#define  set_ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_14_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_14_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_14_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_14_8_reg))
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_14_8_par_sys_ts_rto_14_8_shift            (0)
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_14_8_par_sys_ts_rto_14_8_mask             (0x0000007F)
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_14_8_par_sys_ts_rto_14_8(data)            (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PAR_SYS_TS_RTO_14_8_get_par_sys_ts_rto_14_8(data)        (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PAR_TSFIFO_CTRL_BUFRD                                   0x18165D84
#define  ATB_DEMOD_FREQ_PAR_TSFIFO_CTRL_BUFRD_reg_addr                           "0xB8165D84"
#define  ATB_DEMOD_FREQ_PAR_TSFIFO_CTRL_BUFRD_reg                                0xB8165D84
#define  ATB_DEMOD_FREQ_PAR_TSFIFO_CTRL_BUFRD_inst_addr                          "0x00CF"
#define  set_ATB_DEMOD_FREQ_PAR_TSFIFO_CTRL_BUFRD_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TSFIFO_CTRL_BUFRD_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_TSFIFO_CTRL_BUFRD_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TSFIFO_CTRL_BUFRD_reg))
#define  ATB_DEMOD_FREQ_PAR_TSFIFO_CTRL_BUFRD_par_tsfifo_ctrl_bufrd_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_TSFIFO_CTRL_BUFRD_par_tsfifo_ctrl_bufrd_mask         (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_TSFIFO_CTRL_BUFRD_par_tsfifo_ctrl_bufrd(data)        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_TSFIFO_CTRL_BUFRD_get_par_tsfifo_ctrl_bufrd(data)    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_7_0                                     0x18165D88
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_7_0_reg_addr                             "0xB8165D88"
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_7_0_reg                                  0xB8165D88
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_7_0_inst_addr                            "0x00D0"
#define  set_ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_7_0_par_tto_dif_mgn_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_7_0_par_tto_dif_mgn_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_7_0_par_tto_dif_mgn_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_7_0_get_par_tto_dif_mgn_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_15_8                                    0x18165D8C
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_15_8_reg_addr                            "0xB8165D8C"
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_15_8_reg                                 0xB8165D8C
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_15_8_inst_addr                           "0x00D1"
#define  set_ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_15_8_par_tto_dif_mgn_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_15_8_par_tto_dif_mgn_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_15_8_par_tto_dif_mgn_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_TTO_DIF_MGN_15_8_get_par_tto_dif_mgn_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_7_0                                     0x18165D90
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_7_0_reg_addr                             "0xB8165D90"
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_7_0_reg                                  0xB8165D90
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_7_0_inst_addr                            "0x00D2"
#define  set_ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_7_0_par_tto_rnd_gap_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_7_0_par_tto_rnd_gap_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_7_0_par_tto_rnd_gap_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_7_0_get_par_tto_rnd_gap_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_15_8                                    0x18165D94
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_15_8_reg_addr                            "0xB8165D94"
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_15_8_reg                                 0xB8165D94
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_15_8_inst_addr                           "0x00D3"
#define  set_ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_15_8_par_tto_rnd_gap_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_15_8_par_tto_rnd_gap_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_15_8_par_tto_rnd_gap_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_TTO_RND_GAP_15_8_get_par_tto_rnd_gap_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_WAIT_TIME_CMPS_EN                                   0x18165D98
#define  ATB_DEMOD_FREQ_PAR_WAIT_TIME_CMPS_EN_reg_addr                           "0xB8165D98"
#define  ATB_DEMOD_FREQ_PAR_WAIT_TIME_CMPS_EN_reg                                0xB8165D98
#define  ATB_DEMOD_FREQ_PAR_WAIT_TIME_CMPS_EN_inst_addr                          "0x00D4"
#define  set_ATB_DEMOD_FREQ_PAR_WAIT_TIME_CMPS_EN_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_WAIT_TIME_CMPS_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_WAIT_TIME_CMPS_EN_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_WAIT_TIME_CMPS_EN_reg))
#define  ATB_DEMOD_FREQ_PAR_WAIT_TIME_CMPS_EN_par_wait_time_cmps_en_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_WAIT_TIME_CMPS_EN_par_wait_time_cmps_en_mask         (0x00000001)
#define  ATB_DEMOD_FREQ_PAR_WAIT_TIME_CMPS_EN_par_wait_time_cmps_en(data)        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PAR_WAIT_TIME_CMPS_EN_get_par_wait_time_cmps_en(data)    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_BBF_MOD                                          0x18165D9C
#define  ATB_DEMOD_FREQ_RO_CMM_BBF_MOD_reg_addr                                  "0xB8165D9C"
#define  ATB_DEMOD_FREQ_RO_CMM_BBF_MOD_reg                                       0xB8165D9C
#define  ATB_DEMOD_FREQ_RO_CMM_BBF_MOD_inst_addr                                 "0x00D5"
#define  set_ATB_DEMOD_FREQ_RO_CMM_BBF_MOD_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BBF_MOD_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_BBF_MOD_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BBF_MOD_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_BBF_MOD_ro_cmm_bbf_mod_shift                      (0)
#define  ATB_DEMOD_FREQ_RO_CMM_BBF_MOD_ro_cmm_bbf_mod_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_RO_CMM_BBF_MOD_ro_cmm_bbf_mod(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_BBF_MOD_get_ro_cmm_bbf_mod(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_BBP_ERR_COD_7_0                                  0x18165DA0
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_ERR_COD_7_0_reg_addr                          "0xB8165DA0"
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_ERR_COD_7_0_reg                               0xB8165DA0
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_ERR_COD_7_0_inst_addr                         "0x00D6"
#define  set_ATB_DEMOD_FREQ_RO_CMM_BBP_ERR_COD_7_0_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BBP_ERR_COD_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_BBP_ERR_COD_7_0_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BBP_ERR_COD_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_ERR_COD_7_0_ro_cmm_bbp_err_cod_7_0_shift      (0)
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_ERR_COD_7_0_ro_cmm_bbp_err_cod_7_0_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_ERR_COD_7_0_ro_cmm_bbp_err_cod_7_0(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_ERR_COD_7_0_get_ro_cmm_bbp_err_cod_7_0(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_BBP_STATE                                        0x18165DA4
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_STATE_reg_addr                                "0xB8165DA4"
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_STATE_reg                                     0xB8165DA4
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_STATE_inst_addr                               "0x00D7"
#define  set_ATB_DEMOD_FREQ_RO_CMM_BBP_STATE_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BBP_STATE_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_BBP_STATE_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BBP_STATE_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_STATE_ro_cmm_bbp_state_shift                  (0)
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_STATE_ro_cmm_bbp_state_mask                   (0x00000001)
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_STATE_ro_cmm_bbp_state(data)                  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_BBP_STATE_get_ro_cmm_bbp_state(data)              (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_DFL_7_0                                          0x18165DA8
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_7_0_reg_addr                                  "0xB8165DA8"
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_7_0_reg                                       0xB8165DA8
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_7_0_inst_addr                                 "0x00D8"
#define  set_ATB_DEMOD_FREQ_RO_CMM_DFL_7_0_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DFL_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_DFL_7_0_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DFL_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_7_0_ro_cmm_dfl_7_0_shift                      (0)
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_7_0_ro_cmm_dfl_7_0_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_7_0_ro_cmm_dfl_7_0(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_7_0_get_ro_cmm_dfl_7_0(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_DFL_15_8                                         0x18165DAC
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_15_8_reg_addr                                 "0xB8165DAC"
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_15_8_reg                                      0xB8165DAC
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_15_8_inst_addr                                "0x00D9"
#define  set_ATB_DEMOD_FREQ_RO_CMM_DFL_15_8_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DFL_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_DFL_15_8_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DFL_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_15_8_ro_cmm_dfl_15_8_shift                    (0)
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_15_8_ro_cmm_dfl_15_8_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_15_8_ro_cmm_dfl_15_8(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_15_8_get_ro_cmm_dfl_15_8(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_7_0                                    0x18165DB0
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_7_0_reg_addr                            "0xB8165DB0"
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_7_0_reg                                 0xB8165DB0
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_7_0_inst_addr                           "0x00DA"
#define  set_ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_7_0_ro_cmm_dfl_first_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_7_0_ro_cmm_dfl_first_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_7_0_ro_cmm_dfl_first_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_7_0_get_ro_cmm_dfl_first_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_15_8                                   0x18165DB4
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_15_8_reg_addr                           "0xB8165DB4"
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_15_8_reg                                0xB8165DB4
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_15_8_inst_addr                          "0x00DB"
#define  set_ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_15_8_ro_cmm_dfl_first_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_15_8_ro_cmm_dfl_first_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_15_8_ro_cmm_dfl_first_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_FIRST_15_8_get_ro_cmm_dfl_first_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_7_0                                      0x18165DB8
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_7_0_reg_addr                              "0xB8165DB8"
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_7_0_reg                                   0xB8165DB8
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_7_0_inst_addr                             "0x00DC"
#define  set_ATB_DEMOD_FREQ_RO_CMM_DFL_USE_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DFL_USE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_DFL_USE_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DFL_USE_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_7_0_ro_cmm_dfl_use_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_7_0_ro_cmm_dfl_use_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_7_0_ro_cmm_dfl_use_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_7_0_get_ro_cmm_dfl_use_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_15_8                                     0x18165DBC
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_15_8_reg_addr                             "0xB8165DBC"
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_15_8_reg                                  0xB8165DBC
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_15_8_inst_addr                            "0x00DD"
#define  set_ATB_DEMOD_FREQ_RO_CMM_DFL_USE_15_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DFL_USE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_DFL_USE_15_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DFL_USE_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_15_8_ro_cmm_dfl_use_15_8_shift            (0)
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_15_8_ro_cmm_dfl_use_15_8_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_15_8_ro_cmm_dfl_use_15_8(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_DFL_USE_15_8_get_ro_cmm_dfl_use_15_8(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_ISSY_3                                           0x18165DC0
#define  ATB_DEMOD_FREQ_RO_CMM_ISSY_3_reg_addr                                   "0xB8165DC0"
#define  ATB_DEMOD_FREQ_RO_CMM_ISSY_3_reg                                        0xB8165DC0
#define  ATB_DEMOD_FREQ_RO_CMM_ISSY_3_inst_addr                                  "0x00DE"
#define  set_ATB_DEMOD_FREQ_RO_CMM_ISSY_3_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_ISSY_3_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_ISSY_3_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_ISSY_3_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_ISSY_3_ro_cmm_issy_3_shift                        (0)
#define  ATB_DEMOD_FREQ_RO_CMM_ISSY_3_ro_cmm_issy_3_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_RO_CMM_ISSY_3_ro_cmm_issy_3(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_ISSY_3_get_ro_cmm_issy_3(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_ISSYI                                            0x18165DC4
#define  ATB_DEMOD_FREQ_RO_CMM_ISSYI_reg_addr                                    "0xB8165DC4"
#define  ATB_DEMOD_FREQ_RO_CMM_ISSYI_reg                                         0xB8165DC4
#define  ATB_DEMOD_FREQ_RO_CMM_ISSYI_inst_addr                                   "0x00DF"
#define  set_ATB_DEMOD_FREQ_RO_CMM_ISSYI_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_ISSYI_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_ISSYI_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_ISSYI_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_ISSYI_ro_cmm_issyi_shift                          (0)
#define  ATB_DEMOD_FREQ_RO_CMM_ISSYI_ro_cmm_issyi_mask                           (0x00000001)
#define  ATB_DEMOD_FREQ_RO_CMM_ISSYI_ro_cmm_issyi(data)                          (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_ISSYI_get_ro_cmm_issyi(data)                      (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_7_0                                      0x18165DC8
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_7_0_reg_addr                              "0xB8165DC8"
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_7_0_reg                                   0xB8165DC8
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_7_0_inst_addr                             "0x00E0"
#define  set_ATB_DEMOD_FREQ_RO_CMM_MATTYPE_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_MATTYPE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_MATTYPE_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_MATTYPE_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_7_0_ro_cmm_mattype_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_7_0_ro_cmm_mattype_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_7_0_ro_cmm_mattype_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_7_0_get_ro_cmm_mattype_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_15_8                                     0x18165DCC
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_15_8_reg_addr                             "0xB8165DCC"
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_15_8_reg                                  0xB8165DCC
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_15_8_inst_addr                            "0x00E1"
#define  set_ATB_DEMOD_FREQ_RO_CMM_MATTYPE_15_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_MATTYPE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_MATTYPE_15_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_MATTYPE_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_15_8_ro_cmm_mattype_15_8_shift            (0)
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_15_8_ro_cmm_mattype_15_8_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_15_8_ro_cmm_mattype_15_8(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_MATTYPE_15_8_get_ro_cmm_mattype_15_8(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_NPD                                              0x18165DD0
#define  ATB_DEMOD_FREQ_RO_CMM_NPD_reg_addr                                      "0xB8165DD0"
#define  ATB_DEMOD_FREQ_RO_CMM_NPD_reg                                           0xB8165DD0
#define  ATB_DEMOD_FREQ_RO_CMM_NPD_inst_addr                                     "0x00E2"
#define  set_ATB_DEMOD_FREQ_RO_CMM_NPD_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_NPD_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_NPD_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_NPD_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_NPD_ro_cmm_npd_shift                              (0)
#define  ATB_DEMOD_FREQ_RO_CMM_NPD_ro_cmm_npd_mask                               (0x00000001)
#define  ATB_DEMOD_FREQ_RO_CMM_NPD_ro_cmm_npd(data)                              (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_NPD_get_ro_cmm_npd(data)                          (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0                                     0x18165DD4
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_reg_addr                             "0xB8165DD4"
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_reg                                  0xB8165DD4
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_inst_addr                            "0x00E3"
#define  set_ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_reg))
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_ro_cmm_sync_bit7_shift               (7)
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_ro_c2_fec_type_shift                 (6)
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_ro_c2_modu_type_2_0_shift            (3)
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_ro_c2_code_rate_2_0_shift            (0)
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_ro_cmm_sync_bit7_mask                (0x00000080)
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_ro_c2_fec_type_mask                  (0x00000040)
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_ro_c2_modu_type_2_0_mask             (0x00000038)
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_ro_c2_code_rate_2_0_mask             (0x00000007)
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_ro_cmm_sync_bit7(data)               (0x00000080&((data)<<7))
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_ro_c2_fec_type(data)                 (0x00000040&((data)<<6))
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_ro_c2_modu_type_2_0(data)            (0x00000038&((data)<<3))
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_ro_c2_code_rate_2_0(data)            (0x00000007&(data))
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_get_ro_cmm_sync_bit7(data)           ((0x00000080&(data))>>7)
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_get_ro_c2_fec_type(data)             ((0x00000040&(data))>>6)
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_get_ro_c2_modu_type_2_0(data)        ((0x00000038&(data))>>3)
#define  ATB_DEMOD_FREQ_RO_C2_CODE_RATE_2_0_get_ro_c2_code_rate_2_0(data)        (0x00000007&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_7_0                                        0x18165DD8
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_7_0_reg_addr                                "0xB8165DD8"
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_7_0_reg                                     0xB8165DD8
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_7_0_inst_addr                               "0x00E4"
#define  set_ATB_DEMOD_FREQ_RO_CMM_SYNCD_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_SYNCD_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_SYNCD_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_SYNCD_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_7_0_ro_cmm_syncd_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_7_0_ro_cmm_syncd_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_7_0_ro_cmm_syncd_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_7_0_get_ro_cmm_syncd_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_15_8                                       0x18165DDC
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_15_8_reg_addr                               "0xB8165DDC"
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_15_8_reg                                    0xB8165DDC
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_15_8_inst_addr                              "0x00E5"
#define  set_ATB_DEMOD_FREQ_RO_CMM_SYNCD_15_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_SYNCD_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_SYNCD_15_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_SYNCD_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_15_8_ro_cmm_syncd_15_8_shift                (0)
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_15_8_ro_cmm_syncd_15_8_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_15_8_ro_cmm_syncd_15_8(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_SYNCD_15_8_get_ro_cmm_syncd_15_8(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_UPL_7_0                                          0x18165DE0
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_7_0_reg_addr                                  "0xB8165DE0"
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_7_0_reg                                       0xB8165DE0
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_7_0_inst_addr                                 "0x00E6"
#define  set_ATB_DEMOD_FREQ_RO_CMM_UPL_7_0_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_UPL_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_UPL_7_0_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_UPL_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_7_0_ro_cmm_upl_7_0_shift                      (0)
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_7_0_ro_cmm_upl_7_0_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_7_0_ro_cmm_upl_7_0(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_7_0_get_ro_cmm_upl_7_0(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_UPL_15_8                                         0x18165DE4
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_15_8_reg_addr                                 "0xB8165DE4"
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_15_8_reg                                      0xB8165DE4
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_15_8_inst_addr                                "0x00E7"
#define  set_ATB_DEMOD_FREQ_RO_CMM_UPL_15_8_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_UPL_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_UPL_15_8_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_UPL_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_15_8_ro_cmm_upl_15_8_shift                    (0)
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_15_8_ro_cmm_upl_15_8_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_15_8_ro_cmm_upl_15_8(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_UPL_15_8_get_ro_cmm_upl_15_8(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_BBF_MOD                                          0x18165DE8
#define  ATB_DEMOD_FREQ_RO_DAT_BBF_MOD_reg_addr                                  "0xB8165DE8"
#define  ATB_DEMOD_FREQ_RO_DAT_BBF_MOD_reg                                       0xB8165DE8
#define  ATB_DEMOD_FREQ_RO_DAT_BBF_MOD_inst_addr                                 "0x00E8"
#define  set_ATB_DEMOD_FREQ_RO_DAT_BBF_MOD_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BBF_MOD_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_BBF_MOD_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BBF_MOD_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_BBF_MOD_ro_dat_bbf_mod_shift                      (0)
#define  ATB_DEMOD_FREQ_RO_DAT_BBF_MOD_ro_dat_bbf_mod_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_RO_DAT_BBF_MOD_ro_dat_bbf_mod(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_BBF_MOD_get_ro_dat_bbf_mod(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_BBP_ERR_COD_7_0                                  0x18165DEC
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_ERR_COD_7_0_reg_addr                          "0xB8165DEC"
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_ERR_COD_7_0_reg                               0xB8165DEC
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_ERR_COD_7_0_inst_addr                         "0x00E9"
#define  set_ATB_DEMOD_FREQ_RO_DAT_BBP_ERR_COD_7_0_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BBP_ERR_COD_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_BBP_ERR_COD_7_0_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BBP_ERR_COD_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_ERR_COD_7_0_ro_dat_bbp_err_cod_7_0_shift      (0)
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_ERR_COD_7_0_ro_dat_bbp_err_cod_7_0_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_ERR_COD_7_0_ro_dat_bbp_err_cod_7_0(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_ERR_COD_7_0_get_ro_dat_bbp_err_cod_7_0(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_BBP_STATE                                        0x18165DF0
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_STATE_reg_addr                                "0xB8165DF0"
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_STATE_reg                                     0xB8165DF0
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_STATE_inst_addr                               "0x00EA"
#define  set_ATB_DEMOD_FREQ_RO_DAT_BBP_STATE_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BBP_STATE_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_BBP_STATE_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BBP_STATE_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_STATE_ro_dat_bbp_state_shift                  (0)
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_STATE_ro_dat_bbp_state_mask                   (0x00000001)
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_STATE_ro_dat_bbp_state(data)                  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_BBP_STATE_get_ro_dat_bbp_state(data)              (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_DFL_7_0                                          0x18165DF4
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_7_0_reg_addr                                  "0xB8165DF4"
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_7_0_reg                                       0xB8165DF4
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_7_0_inst_addr                                 "0x00EB"
#define  set_ATB_DEMOD_FREQ_RO_DAT_DFL_7_0_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DFL_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_DFL_7_0_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DFL_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_7_0_ro_dat_dfl_7_0_shift                      (0)
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_7_0_ro_dat_dfl_7_0_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_7_0_ro_dat_dfl_7_0(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_7_0_get_ro_dat_dfl_7_0(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_DFL_15_8                                         0x18165DF8
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_15_8_reg_addr                                 "0xB8165DF8"
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_15_8_reg                                      0xB8165DF8
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_15_8_inst_addr                                "0x00EC"
#define  set_ATB_DEMOD_FREQ_RO_DAT_DFL_15_8_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DFL_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_DFL_15_8_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DFL_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_15_8_ro_dat_dfl_15_8_shift                    (0)
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_15_8_ro_dat_dfl_15_8_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_15_8_ro_dat_dfl_15_8(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_15_8_get_ro_dat_dfl_15_8(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_7_0                                    0x18165DFC
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_7_0_reg_addr                            "0xB8165DFC"
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_7_0_reg                                 0xB8165DFC
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_7_0_inst_addr                           "0x00ED"
#define  set_ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_7_0_ro_dat_dfl_first_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_7_0_ro_dat_dfl_first_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_7_0_ro_dat_dfl_first_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_7_0_get_ro_dat_dfl_first_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_15_8                                   0x18165E00
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_15_8_reg_addr                           "0xB8165E00"
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_15_8_reg                                0xB8165E00
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_15_8_inst_addr                          "0x00EE"
#define  set_ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_15_8_ro_dat_dfl_first_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_15_8_ro_dat_dfl_first_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_15_8_ro_dat_dfl_first_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_FIRST_15_8_get_ro_dat_dfl_first_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_7_0                                      0x18165E04
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_7_0_reg_addr                              "0xB8165E04"
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_7_0_reg                                   0xB8165E04
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_7_0_inst_addr                             "0x00EF"
#define  set_ATB_DEMOD_FREQ_RO_DAT_DFL_USE_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DFL_USE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_DFL_USE_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DFL_USE_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_7_0_ro_dat_dfl_use_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_7_0_ro_dat_dfl_use_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_7_0_ro_dat_dfl_use_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_7_0_get_ro_dat_dfl_use_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_15_8                                     0x18165E08
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_15_8_reg_addr                             "0xB8165E08"
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_15_8_reg                                  0xB8165E08
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_15_8_inst_addr                            "0x00F0"
#define  set_ATB_DEMOD_FREQ_RO_DAT_DFL_USE_15_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DFL_USE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_DFL_USE_15_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DFL_USE_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_15_8_ro_dat_dfl_use_15_8_shift            (0)
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_15_8_ro_dat_dfl_use_15_8_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_15_8_ro_dat_dfl_use_15_8(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_DFL_USE_15_8_get_ro_dat_dfl_use_15_8(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_ISSY_3                                           0x18165E0C
#define  ATB_DEMOD_FREQ_RO_DAT_ISSY_3_reg_addr                                   "0xB8165E0C"
#define  ATB_DEMOD_FREQ_RO_DAT_ISSY_3_reg                                        0xB8165E0C
#define  ATB_DEMOD_FREQ_RO_DAT_ISSY_3_inst_addr                                  "0x00F1"
#define  set_ATB_DEMOD_FREQ_RO_DAT_ISSY_3_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_ISSY_3_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_ISSY_3_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_ISSY_3_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_ISSY_3_ro_dat_issy_3_shift                        (0)
#define  ATB_DEMOD_FREQ_RO_DAT_ISSY_3_ro_dat_issy_3_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_RO_DAT_ISSY_3_ro_dat_issy_3(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_ISSY_3_get_ro_dat_issy_3(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_ISSYI                                            0x18165E10
#define  ATB_DEMOD_FREQ_RO_DAT_ISSYI_reg_addr                                    "0xB8165E10"
#define  ATB_DEMOD_FREQ_RO_DAT_ISSYI_reg                                         0xB8165E10
#define  ATB_DEMOD_FREQ_RO_DAT_ISSYI_inst_addr                                   "0x00F2"
#define  set_ATB_DEMOD_FREQ_RO_DAT_ISSYI_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_ISSYI_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_ISSYI_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_ISSYI_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_ISSYI_ro_dat_issyi_shift                          (0)
#define  ATB_DEMOD_FREQ_RO_DAT_ISSYI_ro_dat_issyi_mask                           (0x00000001)
#define  ATB_DEMOD_FREQ_RO_DAT_ISSYI_ro_dat_issyi(data)                          (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_ISSYI_get_ro_dat_issyi(data)                      (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_7_0                                      0x18165E14
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_7_0_reg_addr                              "0xB8165E14"
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_7_0_reg                                   0xB8165E14
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_7_0_inst_addr                             "0x00F3"
#define  set_ATB_DEMOD_FREQ_RO_DAT_MATTYPE_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_MATTYPE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_MATTYPE_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_MATTYPE_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_7_0_ro_dat_mattype_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_7_0_ro_dat_mattype_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_7_0_ro_dat_mattype_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_7_0_get_ro_dat_mattype_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_15_8                                     0x18165E18
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_15_8_reg_addr                             "0xB8165E18"
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_15_8_reg                                  0xB8165E18
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_15_8_inst_addr                            "0x00F4"
#define  set_ATB_DEMOD_FREQ_RO_DAT_MATTYPE_15_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_MATTYPE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_MATTYPE_15_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_MATTYPE_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_15_8_ro_dat_mattype_15_8_shift            (0)
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_15_8_ro_dat_mattype_15_8_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_15_8_ro_dat_mattype_15_8(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_MATTYPE_15_8_get_ro_dat_mattype_15_8(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_NPD                                              0x18165E1C
#define  ATB_DEMOD_FREQ_RO_DAT_NPD_reg_addr                                      "0xB8165E1C"
#define  ATB_DEMOD_FREQ_RO_DAT_NPD_reg                                           0xB8165E1C
#define  ATB_DEMOD_FREQ_RO_DAT_NPD_inst_addr                                     "0x00F5"
#define  set_ATB_DEMOD_FREQ_RO_DAT_NPD_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_NPD_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_NPD_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_NPD_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_NPD_ro_dat_npd_shift                              (0)
#define  ATB_DEMOD_FREQ_RO_DAT_NPD_ro_dat_npd_mask                               (0x00000001)
#define  ATB_DEMOD_FREQ_RO_DAT_NPD_ro_dat_npd(data)                              (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_NPD_get_ro_dat_npd(data)                          (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_SYNC_7_0                                         0x18165E20
#define  ATB_DEMOD_FREQ_RO_DAT_SYNC_7_0_reg_addr                                 "0xB8165E20"
#define  ATB_DEMOD_FREQ_RO_DAT_SYNC_7_0_reg                                      0xB8165E20
#define  ATB_DEMOD_FREQ_RO_DAT_SYNC_7_0_inst_addr                                "0x00F6"
#define  set_ATB_DEMOD_FREQ_RO_DAT_SYNC_7_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_SYNC_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_SYNC_7_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_SYNC_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_SYNC_7_0_ro_dat_sync_7_0_shift                    (0)
#define  ATB_DEMOD_FREQ_RO_DAT_SYNC_7_0_ro_dat_sync_7_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_SYNC_7_0_ro_dat_sync_7_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_SYNC_7_0_get_ro_dat_sync_7_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_7_0                                        0x18165E24
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_7_0_reg_addr                                "0xB8165E24"
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_7_0_reg                                     0xB8165E24
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_7_0_inst_addr                               "0x00F7"
#define  set_ATB_DEMOD_FREQ_RO_DAT_SYNCD_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_SYNCD_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_SYNCD_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_SYNCD_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_7_0_ro_dat_syncd_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_7_0_ro_dat_syncd_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_7_0_ro_dat_syncd_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_7_0_get_ro_dat_syncd_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_15_8                                       0x18165E28
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_15_8_reg_addr                               "0xB8165E28"
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_15_8_reg                                    0xB8165E28
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_15_8_inst_addr                              "0x00F8"
#define  set_ATB_DEMOD_FREQ_RO_DAT_SYNCD_15_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_SYNCD_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_SYNCD_15_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_SYNCD_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_15_8_ro_dat_syncd_15_8_shift                (0)
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_15_8_ro_dat_syncd_15_8_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_15_8_ro_dat_syncd_15_8(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_SYNCD_15_8_get_ro_dat_syncd_15_8(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_UPL_7_0                                          0x18165E2C
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_7_0_reg_addr                                  "0xB8165E2C"
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_7_0_reg                                       0xB8165E2C
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_7_0_inst_addr                                 "0x00F9"
#define  set_ATB_DEMOD_FREQ_RO_DAT_UPL_7_0_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_UPL_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_UPL_7_0_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_UPL_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_7_0_ro_dat_upl_7_0_shift                      (0)
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_7_0_ro_dat_upl_7_0_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_7_0_ro_dat_upl_7_0(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_7_0_get_ro_dat_upl_7_0(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_UPL_15_8                                         0x18165E30
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_15_8_reg_addr                                 "0xB8165E30"
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_15_8_reg                                      0xB8165E30
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_15_8_inst_addr                                "0x00FA"
#define  set_ATB_DEMOD_FREQ_RO_DAT_UPL_15_8_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_UPL_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_UPL_15_8_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_UPL_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_15_8_ro_dat_upl_15_8_shift                    (0)
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_15_8_ro_dat_upl_15_8_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_15_8_ro_dat_upl_15_8(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_UPL_15_8_get_ro_dat_upl_15_8(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_BUF_EMPTY_ERR_RST                                       0x18165E38
#define  ATB_DEMOD_FREQ_BUF_EMPTY_ERR_RST_reg_addr                               "0xB8165E38"
#define  ATB_DEMOD_FREQ_BUF_EMPTY_ERR_RST_reg                                    0xB8165E38
#define  ATB_DEMOD_FREQ_BUF_EMPTY_ERR_RST_inst_addr                              "0x00FB"
#define  set_ATB_DEMOD_FREQ_BUF_EMPTY_ERR_RST_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_BUF_EMPTY_ERR_RST_reg)=data)
#define  get_ATB_DEMOD_FREQ_BUF_EMPTY_ERR_RST_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_BUF_EMPTY_ERR_RST_reg))
#define  ATB_DEMOD_FREQ_BUF_EMPTY_ERR_RST_buf_empty_err_rst_shift                (0)
#define  ATB_DEMOD_FREQ_BUF_EMPTY_ERR_RST_buf_empty_err_rst_mask                 (0x00000001)
#define  ATB_DEMOD_FREQ_BUF_EMPTY_ERR_RST_buf_empty_err_rst(data)                (0x00000001&(data))
#define  ATB_DEMOD_FREQ_BUF_EMPTY_ERR_RST_get_buf_empty_err_rst(data)            (0x00000001&(data))

#define  ATB_DEMOD_FREQ_ISCR_PLL_ERR_RST                                        0x18165E3C
#define  ATB_DEMOD_FREQ_ISCR_PLL_ERR_RST_reg_addr                                "0xB8165E3C"
#define  ATB_DEMOD_FREQ_ISCR_PLL_ERR_RST_reg                                     0xB8165E3C
#define  ATB_DEMOD_FREQ_ISCR_PLL_ERR_RST_inst_addr                               "0x00FC"
#define  set_ATB_DEMOD_FREQ_ISCR_PLL_ERR_RST_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_ISCR_PLL_ERR_RST_reg)=data)
#define  get_ATB_DEMOD_FREQ_ISCR_PLL_ERR_RST_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_ISCR_PLL_ERR_RST_reg))
#define  ATB_DEMOD_FREQ_ISCR_PLL_ERR_RST_iscr_pll_err_rst_shift                  (0)
#define  ATB_DEMOD_FREQ_ISCR_PLL_ERR_RST_iscr_pll_err_rst_mask                   (0x00000001)
#define  ATB_DEMOD_FREQ_ISCR_PLL_ERR_RST_iscr_pll_err_rst(data)                  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_ISCR_PLL_ERR_RST_get_iscr_pll_err_rst(data)              (0x00000001&(data))

#define  ATB_DEMOD_FREQ_TTO_DIF_BIG_ERR_RST                                     0x18165E40
#define  ATB_DEMOD_FREQ_TTO_DIF_BIG_ERR_RST_reg_addr                             "0xB8165E40"
#define  ATB_DEMOD_FREQ_TTO_DIF_BIG_ERR_RST_reg                                  0xB8165E40
#define  ATB_DEMOD_FREQ_TTO_DIF_BIG_ERR_RST_inst_addr                            "0x00FD"
#define  set_ATB_DEMOD_FREQ_TTO_DIF_BIG_ERR_RST_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_TTO_DIF_BIG_ERR_RST_reg)=data)
#define  get_ATB_DEMOD_FREQ_TTO_DIF_BIG_ERR_RST_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_TTO_DIF_BIG_ERR_RST_reg))
#define  ATB_DEMOD_FREQ_TTO_DIF_BIG_ERR_RST_tto_dif_big_err_rst_shift            (0)
#define  ATB_DEMOD_FREQ_TTO_DIF_BIG_ERR_RST_tto_dif_big_err_rst_mask             (0x00000001)
#define  ATB_DEMOD_FREQ_TTO_DIF_BIG_ERR_RST_tto_dif_big_err_rst(data)            (0x00000001&(data))
#define  ATB_DEMOD_FREQ_TTO_DIF_BIG_ERR_RST_get_tto_dif_big_err_rst(data)        (0x00000001&(data))

#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_7_0                                   0x18165E44
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_7_0_reg_addr                           "0xB8165E44"
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_7_0_reg                                0xB8165E44
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_7_0_inst_addr                          "0x00FE"
#define  set_ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_7_0_reg))
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_7_0_iscr_pll_updt_val_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_7_0_iscr_pll_updt_val_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_7_0_iscr_pll_updt_val_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_7_0_get_iscr_pll_updt_val_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_15_8                                  0x18165E48
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_15_8_reg_addr                          "0xB8165E48"
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_15_8_reg                               0xB8165E48
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_15_8_inst_addr                         "0x00FF"
#define  set_ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_15_8_reg))
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_15_8_iscr_pll_updt_val_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_15_8_iscr_pll_updt_val_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_15_8_iscr_pll_updt_val_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_15_8_get_iscr_pll_updt_val_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_23_16                                 0x18165E4C
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_23_16_reg_addr                         "0xB8165E4C"
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_23_16_reg                              0xB8165E4C
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_23_16_inst_addr                        "0x0100"
#define  set_ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_23_16_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_23_16_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_23_16_reg))
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_23_16_iscr_pll_updt_val_23_16_shift    (0)
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_23_16_iscr_pll_updt_val_23_16_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_23_16_iscr_pll_updt_val_23_16(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ISCR_PLL_UPDT_VAL_23_16_get_iscr_pll_updt_val_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C_BUFS_R_7_0                                            0x18165E50
#define  ATB_DEMOD_FREQ_C_BUFS_R_7_0_reg_addr                                    "0xB8165E50"
#define  ATB_DEMOD_FREQ_C_BUFS_R_7_0_reg                                         0xB8165E50
#define  ATB_DEMOD_FREQ_C_BUFS_R_7_0_inst_addr                                   "0x0101"
#define  set_ATB_DEMOD_FREQ_C_BUFS_R_7_0_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_C_BUFS_R_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_C_BUFS_R_7_0_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_C_BUFS_R_7_0_reg))
#define  ATB_DEMOD_FREQ_C_BUFS_R_7_0_c_bufs_r_7_0_shift                          (0)
#define  ATB_DEMOD_FREQ_C_BUFS_R_7_0_c_bufs_r_7_0_mask                           (0x000000FF)
#define  ATB_DEMOD_FREQ_C_BUFS_R_7_0_c_bufs_r_7_0(data)                          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C_BUFS_R_7_0_get_c_bufs_r_7_0(data)                      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C_BUFS_R_15_8                                           0x18165E54
#define  ATB_DEMOD_FREQ_C_BUFS_R_15_8_reg_addr                                   "0xB8165E54"
#define  ATB_DEMOD_FREQ_C_BUFS_R_15_8_reg                                        0xB8165E54
#define  ATB_DEMOD_FREQ_C_BUFS_R_15_8_inst_addr                                  "0x0102"
#define  set_ATB_DEMOD_FREQ_C_BUFS_R_15_8_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_C_BUFS_R_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_C_BUFS_R_15_8_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_C_BUFS_R_15_8_reg))
#define  ATB_DEMOD_FREQ_C_BUFS_R_15_8_c_bufs_r_15_8_shift                        (0)
#define  ATB_DEMOD_FREQ_C_BUFS_R_15_8_c_bufs_r_15_8_mask                         (0x000000FF)
#define  ATB_DEMOD_FREQ_C_BUFS_R_15_8_c_bufs_r_15_8(data)                        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C_BUFS_R_15_8_get_c_bufs_r_15_8(data)                    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C_BUFS_R_22_16                                          0x18165E58
#define  ATB_DEMOD_FREQ_C_BUFS_R_22_16_reg_addr                                  "0xB8165E58"
#define  ATB_DEMOD_FREQ_C_BUFS_R_22_16_reg                                       0xB8165E58
#define  ATB_DEMOD_FREQ_C_BUFS_R_22_16_inst_addr                                 "0x0103"
#define  set_ATB_DEMOD_FREQ_C_BUFS_R_22_16_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_C_BUFS_R_22_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_C_BUFS_R_22_16_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_C_BUFS_R_22_16_reg))
#define  ATB_DEMOD_FREQ_C_BUFS_R_22_16_c_bufs_r_22_16_shift                      (0)
#define  ATB_DEMOD_FREQ_C_BUFS_R_22_16_c_bufs_r_22_16_mask                       (0x0000007F)
#define  ATB_DEMOD_FREQ_C_BUFS_R_22_16_c_bufs_r_22_16(data)                      (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_C_BUFS_R_22_16_get_c_bufs_r_22_16(data)                  (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_D_BUFS_R_7_0                                            0x18165E5C
#define  ATB_DEMOD_FREQ_D_BUFS_R_7_0_reg_addr                                    "0xB8165E5C"
#define  ATB_DEMOD_FREQ_D_BUFS_R_7_0_reg                                         0xB8165E5C
#define  ATB_DEMOD_FREQ_D_BUFS_R_7_0_inst_addr                                   "0x0104"
#define  set_ATB_DEMOD_FREQ_D_BUFS_R_7_0_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_D_BUFS_R_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_D_BUFS_R_7_0_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_D_BUFS_R_7_0_reg))
#define  ATB_DEMOD_FREQ_D_BUFS_R_7_0_d_bufs_r_7_0_shift                          (0)
#define  ATB_DEMOD_FREQ_D_BUFS_R_7_0_d_bufs_r_7_0_mask                           (0x000000FF)
#define  ATB_DEMOD_FREQ_D_BUFS_R_7_0_d_bufs_r_7_0(data)                          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_D_BUFS_R_7_0_get_d_bufs_r_7_0(data)                      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_D_BUFS_R_15_8                                           0x18165E60
#define  ATB_DEMOD_FREQ_D_BUFS_R_15_8_reg_addr                                   "0xB8165E60"
#define  ATB_DEMOD_FREQ_D_BUFS_R_15_8_reg                                        0xB8165E60
#define  ATB_DEMOD_FREQ_D_BUFS_R_15_8_inst_addr                                  "0x0105"
#define  set_ATB_DEMOD_FREQ_D_BUFS_R_15_8_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_D_BUFS_R_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_D_BUFS_R_15_8_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_D_BUFS_R_15_8_reg))
#define  ATB_DEMOD_FREQ_D_BUFS_R_15_8_d_bufs_r_15_8_shift                        (0)
#define  ATB_DEMOD_FREQ_D_BUFS_R_15_8_d_bufs_r_15_8_mask                         (0x000000FF)
#define  ATB_DEMOD_FREQ_D_BUFS_R_15_8_d_bufs_r_15_8(data)                        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_D_BUFS_R_15_8_get_d_bufs_r_15_8(data)                    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_D_BUFS_R_22_16                                          0x18165E64
#define  ATB_DEMOD_FREQ_D_BUFS_R_22_16_reg_addr                                  "0xB8165E64"
#define  ATB_DEMOD_FREQ_D_BUFS_R_22_16_reg                                       0xB8165E64
#define  ATB_DEMOD_FREQ_D_BUFS_R_22_16_inst_addr                                 "0x0106"
#define  set_ATB_DEMOD_FREQ_D_BUFS_R_22_16_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_D_BUFS_R_22_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_D_BUFS_R_22_16_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_D_BUFS_R_22_16_reg))
#define  ATB_DEMOD_FREQ_D_BUFS_R_22_16_d_bufs_r_22_16_shift                      (0)
#define  ATB_DEMOD_FREQ_D_BUFS_R_22_16_d_bufs_r_22_16_mask                       (0x0000007F)
#define  ATB_DEMOD_FREQ_D_BUFS_R_22_16_d_bufs_r_22_16(data)                      (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_D_BUFS_R_22_16_get_d_bufs_r_22_16(data)                  (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_7_0                              0x18165E68
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_7_0_reg_addr                      "0xB8165E68"
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_7_0_reg                           0xB8165E68
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_7_0_inst_addr                     "0x0107"
#define  set_ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_7_0_par_ldpc_pre_cnt_range_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_7_0_par_ldpc_pre_cnt_range_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_7_0_par_ldpc_pre_cnt_range_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_7_0_get_par_ldpc_pre_cnt_range_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_15_8                             0x18165E6C
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_15_8_reg_addr                     "0xB8165E6C"
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_15_8_reg                          0xB8165E6C
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_15_8_inst_addr                    "0x0108"
#define  set_ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_15_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_15_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_15_8_par_ldpc_pre_cnt_range_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_15_8_par_ldpc_pre_cnt_range_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_15_8_par_ldpc_pre_cnt_range_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_LDPC_PRE_CNT_RANGE_15_8_get_par_ldpc_pre_cnt_range_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_7_0                              0x18165E70
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_7_0_reg_addr                      "0xB8165E70"
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_7_0_reg                           0xB8165E70
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_7_0_inst_addr                     "0x0109"
#define  set_ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_7_0_par_ldpc_pst_cnt_range_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_7_0_par_ldpc_pst_cnt_range_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_7_0_par_ldpc_pst_cnt_range_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_7_0_get_par_ldpc_pst_cnt_range_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_15_8                             0x18165E74
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_15_8_reg_addr                     "0xB8165E74"
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_15_8_reg                          0xB8165E74
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_15_8_inst_addr                    "0x010A"
#define  set_ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_15_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_15_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_15_8_par_ldpc_pst_cnt_range_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_15_8_par_ldpc_pst_cnt_range_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_15_8_par_ldpc_pst_cnt_range_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_LDPC_PST_CNT_RANGE_15_8_get_par_ldpc_pst_cnt_range_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_7_0                              0x18165E78
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_7_0_reg_addr                      "0xB8165E78"
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_7_0_reg                           0xB8165E78
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_7_0_inst_addr                     "0x010B"
#define  set_ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_7_0_par_ldpc_dat_cnt_range_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_7_0_par_ldpc_dat_cnt_range_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_7_0_par_ldpc_dat_cnt_range_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_7_0_get_par_ldpc_dat_cnt_range_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_15_8                             0x18165E7C
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_15_8_reg_addr                     "0xB8165E7C"
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_15_8_reg                          0xB8165E7C
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_15_8_inst_addr                    "0x010C"
#define  set_ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_15_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_15_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_15_8_par_ldpc_dat_cnt_range_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_15_8_par_ldpc_dat_cnt_range_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_15_8_par_ldpc_dat_cnt_range_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_LDPC_DAT_CNT_RANGE_15_8_get_par_ldpc_dat_cnt_range_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_7_0                              0x18165E80
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_7_0_reg_addr                      "0xB8165E80"
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_7_0_reg                           0xB8165E80
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_7_0_inst_addr                     "0x010D"
#define  set_ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_7_0_par_ldpc_cmm_cnt_range_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_7_0_par_ldpc_cmm_cnt_range_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_7_0_par_ldpc_cmm_cnt_range_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_7_0_get_par_ldpc_cmm_cnt_range_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_15_8                             0x18165E84
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_15_8_reg_addr                     "0xB8165E84"
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_15_8_reg                          0xB8165E84
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_15_8_inst_addr                    "0x010E"
#define  set_ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_15_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_15_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_15_8_par_ldpc_cmm_cnt_range_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_15_8_par_ldpc_cmm_cnt_range_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_15_8_par_ldpc_cmm_cnt_range_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_LDPC_CMM_CNT_RANGE_15_8_get_par_ldpc_cmm_cnt_range_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_7_0                                   0x18165E94
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_7_0_reg_addr                           "0xB8165E94"
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_7_0_reg                                0xB8165E94
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_7_0_inst_addr                          "0x010F"
#define  set_ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_7_0_par_frame_pkt_frc_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_7_0_par_frame_pkt_frc_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_7_0_par_frame_pkt_frc_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_7_0_get_par_frame_pkt_frc_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_15_8                                  0x18165E98
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_15_8_reg_addr                          "0xB8165E98"
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_15_8_reg                               0xB8165E98
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_15_8_inst_addr                         "0x0110"
#define  set_ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_15_8_par_frame_pkt_frc_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_15_8_par_frame_pkt_frc_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_15_8_par_frame_pkt_frc_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_FRC_15_8_get_par_frame_pkt_frc_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_7_0                                   0x18165E9C
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_7_0_reg_addr                           "0xB8165E9C"
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_7_0_reg                                0xB8165E9C
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_7_0_inst_addr                          "0x0111"
#define  set_ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_7_0_par_frame_pkt_int_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_7_0_par_frame_pkt_int_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_7_0_par_frame_pkt_int_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_7_0_get_par_frame_pkt_int_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_15_8                                  0x18165EA0
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_15_8_reg_addr                          "0xB8165EA0"
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_15_8_reg                               0xB8165EA0
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_15_8_inst_addr                         "0x0112"
#define  set_ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_15_8_par_frame_pkt_int_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_15_8_par_frame_pkt_int_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_15_8_par_frame_pkt_int_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_FRAME_PKT_INT_15_8_get_par_frame_pkt_int_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_FRC                                         0x18165EA4
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_FRC_reg_addr                                 "0xB8165EA4"
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_FRC_reg                                      0xB8165EA4
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_FRC_inst_addr                                "0x0113"
#define  set_ATB_DEMOD_FREQ_PAR_PKT_SYM_FRC_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PKT_SYM_FRC_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PKT_SYM_FRC_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PKT_SYM_FRC_reg))
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_FRC_par_pkt_sym_frc_shift                    (0)
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_FRC_par_pkt_sym_frc_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_FRC_par_pkt_sym_frc(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_FRC_get_par_pkt_sym_frc(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_7_0                                     0x18165EA8
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_7_0_reg_addr                             "0xB8165EA8"
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_7_0_reg                                  0xB8165EA8
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_7_0_inst_addr                            "0x0114"
#define  set_ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_7_0_par_pkt_sym_int_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_7_0_par_pkt_sym_int_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_7_0_par_pkt_sym_int_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_7_0_get_par_pkt_sym_int_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_15_8                                    0x18165EAC
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_15_8_reg_addr                            "0xB8165EAC"
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_15_8_reg                                 0xB8165EAC
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_15_8_inst_addr                           "0x0115"
#define  set_ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_15_8_par_pkt_sym_int_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_15_8_par_pkt_sym_int_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_15_8_par_pkt_sym_int_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PKT_SYM_INT_15_8_get_par_pkt_sym_int_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MAX                                       0x18165EB0
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MAX_reg_addr                               "0xB8165EB0"
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MAX_reg                                    0xB8165EB0
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MAX_inst_addr                              "0x0116"
#define  set_ATB_DEMOD_FREQ_PAR_SELF_COMP_MAX_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SELF_COMP_MAX_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_SELF_COMP_MAX_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SELF_COMP_MAX_reg))
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MAX_par_self_comp_max_shift                (0)
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MAX_par_self_comp_max_mask                 (0x0000000F)
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MAX_par_self_comp_max(data)                (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MAX_get_par_self_comp_max(data)            (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MIN                                       0x18165EB4
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MIN_reg_addr                               "0xB8165EB4"
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MIN_reg                                    0xB8165EB4
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MIN_inst_addr                              "0x0117"
#define  set_ATB_DEMOD_FREQ_PAR_SELF_COMP_MIN_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SELF_COMP_MIN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_SELF_COMP_MIN_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_SELF_COMP_MIN_reg))
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MIN_par_self_comp_min_shift                (0)
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MIN_par_self_comp_min_mask                 (0x0000000F)
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MIN_par_self_comp_min(data)                (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PAR_SELF_COMP_MIN_get_par_self_comp_min(data)            (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_TS_FIFO_EMPTY_NUM                                       0x18165EB8
#define  ATB_DEMOD_FREQ_TS_FIFO_EMPTY_NUM_reg_addr                               "0xB8165EB8"
#define  ATB_DEMOD_FREQ_TS_FIFO_EMPTY_NUM_reg                                    0xB8165EB8
#define  ATB_DEMOD_FREQ_TS_FIFO_EMPTY_NUM_inst_addr                              "0x0118"
#define  set_ATB_DEMOD_FREQ_TS_FIFO_EMPTY_NUM_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_FIFO_EMPTY_NUM_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_FIFO_EMPTY_NUM_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_FIFO_EMPTY_NUM_reg))
#define  ATB_DEMOD_FREQ_TS_FIFO_EMPTY_NUM_ts_fifo_empty_num_shift                (0)
#define  ATB_DEMOD_FREQ_TS_FIFO_EMPTY_NUM_ts_fifo_empty_num_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_FIFO_EMPTY_NUM_ts_fifo_empty_num(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_FIFO_EMPTY_NUM_get_ts_fifo_empty_num(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM                                    0x18165EBC
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_reg_addr                            "0xB8165EBC"
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_reg                                 0xB8165EBC
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_inst_addr                           "0x0119"
#define  set_ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_reg))
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_ts_fifo_rd_begin_num_shift          (0)
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_ts_fifo_rd_begin_num_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_ts_fifo_rd_begin_num(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_get_ts_fifo_rd_begin_num(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TSO_SSI_SYNC_HOLD_EN                                    0x18165EC0
#define  ATB_DEMOD_FREQ_TSO_SSI_SYNC_HOLD_EN_reg_addr                            "0xB8165EC0"
#define  ATB_DEMOD_FREQ_TSO_SSI_SYNC_HOLD_EN_reg                                 0xB8165EC0
#define  ATB_DEMOD_FREQ_TSO_SSI_SYNC_HOLD_EN_inst_addr                           "0x011A"
#define  set_ATB_DEMOD_FREQ_TSO_SSI_SYNC_HOLD_EN_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_SSI_SYNC_HOLD_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_TSO_SSI_SYNC_HOLD_EN_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_SSI_SYNC_HOLD_EN_reg))
#define  ATB_DEMOD_FREQ_TSO_SSI_SYNC_HOLD_EN_tso_ssi_sync_hold_en_shift          (0)
#define  ATB_DEMOD_FREQ_TSO_SSI_SYNC_HOLD_EN_tso_ssi_sync_hold_en_mask           (0x00000001)
#define  ATB_DEMOD_FREQ_TSO_SSI_SYNC_HOLD_EN_tso_ssi_sync_hold_en(data)          (0x00000001&(data))
#define  ATB_DEMOD_FREQ_TSO_SSI_SYNC_HOLD_EN_get_tso_ssi_sync_hold_en(data)      (0x00000001&(data))

#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_7_0                                     0x18165EC4
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_7_0_reg_addr                             "0xB8165EC4"
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_7_0_reg                                  0xB8165EC4
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_7_0_inst_addr                            "0x011B"
#define  set_ATB_DEMOD_FREQ_SHORT_TTO_DELTA_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_SHORT_TTO_DELTA_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_SHORT_TTO_DELTA_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_SHORT_TTO_DELTA_7_0_reg))
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_7_0_short_tto_delta_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_7_0_short_tto_delta_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_7_0_short_tto_delta_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_7_0_get_short_tto_delta_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_15_8                                    0x18165EC8
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_15_8_reg_addr                            "0xB8165EC8"
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_15_8_reg                                 0xB8165EC8
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_15_8_inst_addr                           "0x011C"
#define  set_ATB_DEMOD_FREQ_SHORT_TTO_DELTA_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_SHORT_TTO_DELTA_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_SHORT_TTO_DELTA_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_SHORT_TTO_DELTA_15_8_reg))
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_15_8_short_tto_delta_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_15_8_short_tto_delta_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_15_8_short_tto_delta_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_15_8_get_short_tto_delta_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_23_16                                   0x18165ECC
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_23_16_reg_addr                           "0xB8165ECC"
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_23_16_reg                                0xB8165ECC
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_23_16_inst_addr                          "0x011D"
#define  set_ATB_DEMOD_FREQ_SHORT_TTO_DELTA_23_16_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_SHORT_TTO_DELTA_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_SHORT_TTO_DELTA_23_16_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_SHORT_TTO_DELTA_23_16_reg))
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_23_16_short_tto_delta_23_16_shift        (0)
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_23_16_short_tto_delta_23_16_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_23_16_short_tto_delta_23_16(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_23_16_get_short_tto_delta_23_16(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_31_24                                   0x18165ED0
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_31_24_reg_addr                           "0xB8165ED0"
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_31_24_reg                                0xB8165ED0
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_31_24_inst_addr                          "0x011E"
#define  set_ATB_DEMOD_FREQ_SHORT_TTO_DELTA_31_24_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_SHORT_TTO_DELTA_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_SHORT_TTO_DELTA_31_24_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_SHORT_TTO_DELTA_31_24_reg))
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_31_24_short_tto_delta_31_24_shift        (0)
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_31_24_short_tto_delta_31_24_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_31_24_short_tto_delta_31_24(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_SHORT_TTO_DELTA_31_24_get_short_tto_delta_31_24(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_7_0                                      0x18165ED4
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_7_0_reg_addr                              "0xB8165ED4"
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_7_0_reg                                   0xB8165ED4
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_7_0_inst_addr                             "0x011F"
#define  set_ATB_DEMOD_FREQ_LONG_TTO_DELTA_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_LONG_TTO_DELTA_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LONG_TTO_DELTA_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_LONG_TTO_DELTA_7_0_reg))
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_7_0_long_tto_delta_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_7_0_long_tto_delta_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_7_0_long_tto_delta_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_7_0_get_long_tto_delta_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_15_8                                     0x18165ED8
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_15_8_reg_addr                             "0xB8165ED8"
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_15_8_reg                                  0xB8165ED8
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_15_8_inst_addr                            "0x0120"
#define  set_ATB_DEMOD_FREQ_LONG_TTO_DELTA_15_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_LONG_TTO_DELTA_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_LONG_TTO_DELTA_15_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_LONG_TTO_DELTA_15_8_reg))
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_15_8_long_tto_delta_15_8_shift            (0)
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_15_8_long_tto_delta_15_8_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_15_8_long_tto_delta_15_8(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_15_8_get_long_tto_delta_15_8(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_23_16                                    0x18165EDC
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_23_16_reg_addr                            "0xB8165EDC"
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_23_16_reg                                 0xB8165EDC
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_23_16_inst_addr                           "0x0121"
#define  set_ATB_DEMOD_FREQ_LONG_TTO_DELTA_23_16_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_LONG_TTO_DELTA_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_LONG_TTO_DELTA_23_16_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_LONG_TTO_DELTA_23_16_reg))
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_23_16_long_tto_delta_23_16_shift          (0)
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_23_16_long_tto_delta_23_16_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_23_16_long_tto_delta_23_16(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_23_16_get_long_tto_delta_23_16(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_31_24                                    0x18165EE0
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_31_24_reg_addr                            "0xB8165EE0"
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_31_24_reg                                 0xB8165EE0
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_31_24_inst_addr                           "0x0122"
#define  set_ATB_DEMOD_FREQ_LONG_TTO_DELTA_31_24_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_LONG_TTO_DELTA_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_LONG_TTO_DELTA_31_24_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_LONG_TTO_DELTA_31_24_reg))
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_31_24_long_tto_delta_31_24_shift          (0)
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_31_24_long_tto_delta_31_24_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_31_24_long_tto_delta_31_24(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LONG_TTO_DELTA_31_24_get_long_tto_delta_31_24(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CMM_BBP_ERR                                             0x18165EE4
#define  ATB_DEMOD_FREQ_CMM_BBP_ERR_reg_addr                                     "0xB8165EE4"
#define  ATB_DEMOD_FREQ_CMM_BBP_ERR_reg                                          0xB8165EE4
#define  ATB_DEMOD_FREQ_CMM_BBP_ERR_inst_addr                                    "0x0123"
#define  set_ATB_DEMOD_FREQ_CMM_BBP_ERR_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CMM_BBP_ERR_reg)=data)
#define  get_ATB_DEMOD_FREQ_CMM_BBP_ERR_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CMM_BBP_ERR_reg))
#define  ATB_DEMOD_FREQ_CMM_BBP_ERR_cmm_bbp_err_shift                            (0)
#define  ATB_DEMOD_FREQ_CMM_BBP_ERR_cmm_bbp_err_mask                             (0x00000001)
#define  ATB_DEMOD_FREQ_CMM_BBP_ERR_cmm_bbp_err(data)                            (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CMM_BBP_ERR_get_cmm_bbp_err(data)                        (0x00000001&(data))

#define  ATB_DEMOD_FREQ_DAT_BBP_ERR                                             0x18165EE8
#define  ATB_DEMOD_FREQ_DAT_BBP_ERR_reg_addr                                     "0xB8165EE8"
#define  ATB_DEMOD_FREQ_DAT_BBP_ERR_reg                                          0xB8165EE8
#define  ATB_DEMOD_FREQ_DAT_BBP_ERR_inst_addr                                    "0x0124"
#define  set_ATB_DEMOD_FREQ_DAT_BBP_ERR_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_DAT_BBP_ERR_reg)=data)
#define  get_ATB_DEMOD_FREQ_DAT_BBP_ERR_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_DAT_BBP_ERR_reg))
#define  ATB_DEMOD_FREQ_DAT_BBP_ERR_dat_bbp_err_shift                            (0)
#define  ATB_DEMOD_FREQ_DAT_BBP_ERR_dat_bbp_err_mask                             (0x00000001)
#define  ATB_DEMOD_FREQ_DAT_BBP_ERR_dat_bbp_err(data)                            (0x00000001&(data))
#define  ATB_DEMOD_FREQ_DAT_BBP_ERR_get_dat_bbp_err(data)                        (0x00000001&(data))

#define  ATB_DEMOD_FREQ_MAC_RST_ENB                                             0x18165EEC
#define  ATB_DEMOD_FREQ_MAC_RST_ENB_reg_addr                                     "0xB8165EEC"
#define  ATB_DEMOD_FREQ_MAC_RST_ENB_reg                                          0xB8165EEC
#define  ATB_DEMOD_FREQ_MAC_RST_ENB_inst_addr                                    "0x0125"
#define  set_ATB_DEMOD_FREQ_MAC_RST_ENB_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_ENB_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAC_RST_ENB_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_ENB_reg))
#define  ATB_DEMOD_FREQ_MAC_RST_ENB_mac_rst_enb_shift                            (0)
#define  ATB_DEMOD_FREQ_MAC_RST_ENB_mac_rst_enb_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_MAC_RST_ENB_mac_rst_enb(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_MAC_RST_ENB_get_mac_rst_enb(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_MAC_WCH_ENB                                             0x18165EF0
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB_reg_addr                                     "0xB8165EF0"
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB_reg                                          0xB8165EF0
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB_inst_addr                                    "0x0126"
#define  set_ATB_DEMOD_FREQ_MAC_WCH_ENB_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_WCH_ENB_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAC_WCH_ENB_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_WCH_ENB_reg))
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB_mac_wch_enb_shift                            (0)
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB_mac_wch_enb_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB_mac_wch_enb(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB_get_mac_wch_enb(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_MAC_RST_TAB                                             0x18165EF4
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_reg_addr                                     "0xB8165EF4"
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_reg                                          0xB8165EF4
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_inst_addr                                    "0x0127"
#define  set_ATB_DEMOD_FREQ_MAC_RST_TAB_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_TAB_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAC_RST_TAB_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_TAB_reg))
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_mac_rst_tab_shift                            (0)
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_mac_rst_tab_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_mac_rst_tab(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_get_mac_rst_tab(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_MAC_RST_TAB_CLN                                         0x18165EF8
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_CLN_reg_addr                                 "0xB8165EF8"
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_CLN_reg                                      0xB8165EF8
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_CLN_inst_addr                                "0x0128"
#define  set_ATB_DEMOD_FREQ_MAC_RST_TAB_CLN_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_TAB_CLN_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAC_RST_TAB_CLN_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_TAB_CLN_reg))
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_CLN_mac_rst_tab_cln_shift                    (0)
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_CLN_mac_rst_tab_cln_mask                     (0x00000001)
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_CLN_mac_rst_tab_cln(data)                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_MAC_RST_TAB_CLN_get_mac_rst_tab_cln(data)                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_7_0                                   0x18165EFC
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_7_0_reg_addr                           "0xB8165EFC"
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_7_0_reg                                0xB8165EFC
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_7_0_inst_addr                          "0x0129"
#define  set_ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_7_0_par_pre_cnt_range_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_7_0_par_pre_cnt_range_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_7_0_par_pre_cnt_range_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_7_0_get_par_pre_cnt_range_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_15_8                                  0x18165F00
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_15_8_reg_addr                          "0xB8165F00"
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_15_8_reg                               0xB8165F00
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_15_8_inst_addr                         "0x012A"
#define  set_ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_15_8_par_pre_cnt_range_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_15_8_par_pre_cnt_range_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_15_8_par_pre_cnt_range_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PRE_CNT_RANGE_15_8_get_par_pre_cnt_range_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_7_0                                   0x18165F04
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_7_0_reg_addr                           "0xB8165F04"
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_7_0_reg                                0xB8165F04
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_7_0_inst_addr                          "0x012B"
#define  set_ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_7_0_par_pst_cnt_range_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_7_0_par_pst_cnt_range_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_7_0_par_pst_cnt_range_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_7_0_get_par_pst_cnt_range_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_15_8                                  0x18165F08
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_15_8_reg_addr                          "0xB8165F08"
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_15_8_reg                               0xB8165F08
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_15_8_inst_addr                         "0x012C"
#define  set_ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_15_8_par_pst_cnt_range_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_15_8_par_pst_cnt_range_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_15_8_par_pst_cnt_range_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PST_CNT_RANGE_15_8_get_par_pst_cnt_range_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_7_0                                   0x18165F0C
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_7_0_reg_addr                           "0xB8165F0C"
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_7_0_reg                                0xB8165F0C
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_7_0_inst_addr                          "0x012D"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_7_0_par_dat_cnt_range_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_7_0_par_dat_cnt_range_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_7_0_par_dat_cnt_range_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_7_0_get_par_dat_cnt_range_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_15_8                                  0x18165F10
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_15_8_reg_addr                          "0xB8165F10"
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_15_8_reg                               0xB8165F10
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_15_8_inst_addr                         "0x012E"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_15_8_par_dat_cnt_range_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_15_8_par_dat_cnt_range_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_15_8_par_dat_cnt_range_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_CNT_RANGE_15_8_get_par_dat_cnt_range_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_7_0                                   0x18165F14
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_7_0_reg_addr                           "0xB8165F14"
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_7_0_reg                                0xB8165F14
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_7_0_inst_addr                          "0x012F"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_7_0_par_cmm_cnt_range_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_7_0_par_cmm_cnt_range_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_7_0_par_cmm_cnt_range_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_7_0_get_par_cmm_cnt_range_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_15_8                                  0x18165F18
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_15_8_reg_addr                          "0xB8165F18"
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_15_8_reg                               0xB8165F18
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_15_8_inst_addr                         "0x0130"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_15_8_par_cmm_cnt_range_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_15_8_par_cmm_cnt_range_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_15_8_par_cmm_cnt_range_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_CNT_RANGE_15_8_get_par_cmm_cnt_range_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_7_0                              0x18165F1C
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_7_0_reg_addr                      "0xB8165F1C"
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_7_0_reg                           0xB8165F1C
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_7_0_inst_addr                     "0x0131"
#define  set_ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_7_0_par_pre_conerr_rst_num_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_7_0_par_pre_conerr_rst_num_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_7_0_par_pre_conerr_rst_num_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_7_0_get_par_pre_conerr_rst_num_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_15_8                             0x18165F20
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_15_8_reg_addr                     "0xB8165F20"
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_15_8_reg                          0xB8165F20
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_15_8_inst_addr                    "0x0132"
#define  set_ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_15_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_15_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_15_8_par_pre_conerr_rst_num_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_15_8_par_pre_conerr_rst_num_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_15_8_par_pre_conerr_rst_num_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PRE_CONERR_RST_NUM_15_8_get_par_pre_conerr_rst_num_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_7_0                              0x18165F24
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_7_0_reg_addr                      "0xB8165F24"
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_7_0_reg                           0xB8165F24
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_7_0_inst_addr                     "0x0133"
#define  set_ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_7_0_par_pst_conerr_rst_num_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_7_0_par_pst_conerr_rst_num_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_7_0_par_pst_conerr_rst_num_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_7_0_get_par_pst_conerr_rst_num_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_15_8                             0x18165F28
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_15_8_reg_addr                     "0xB8165F28"
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_15_8_reg                          0xB8165F28
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_15_8_inst_addr                    "0x0134"
#define  set_ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_15_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_15_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_15_8_par_pst_conerr_rst_num_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_15_8_par_pst_conerr_rst_num_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_15_8_par_pst_conerr_rst_num_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PST_CONERR_RST_NUM_15_8_get_par_pst_conerr_rst_num_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_7_0                              0x18165F2C
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_7_0_reg_addr                      "0xB8165F2C"
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_7_0_reg                           0xB8165F2C
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_7_0_inst_addr                     "0x0135"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_7_0_par_dat_conerr_rst_num_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_7_0_par_dat_conerr_rst_num_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_7_0_par_dat_conerr_rst_num_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_7_0_get_par_dat_conerr_rst_num_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_15_8                             0x18165F30
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_15_8_reg_addr                     "0xB8165F30"
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_15_8_reg                          0xB8165F30
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_15_8_inst_addr                    "0x0136"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_15_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_15_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_15_8_par_dat_conerr_rst_num_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_15_8_par_dat_conerr_rst_num_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_15_8_par_dat_conerr_rst_num_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_CONERR_RST_NUM_15_8_get_par_dat_conerr_rst_num_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_7_0                              0x18165F34
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_7_0_reg_addr                      "0xB8165F34"
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_7_0_reg                           0xB8165F34
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_7_0_inst_addr                     "0x0137"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_7_0_par_cmm_conerr_rst_num_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_7_0_par_cmm_conerr_rst_num_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_7_0_par_cmm_conerr_rst_num_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_7_0_get_par_cmm_conerr_rst_num_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_15_8                             0x18165F38
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_15_8_reg_addr                     "0xB8165F38"
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_15_8_reg                          0xB8165F38
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_15_8_inst_addr                    "0x0138"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_15_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_15_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_15_8_par_cmm_conerr_rst_num_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_15_8_par_cmm_conerr_rst_num_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_15_8_par_cmm_conerr_rst_num_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_CONERR_RST_NUM_15_8_get_par_cmm_conerr_rst_num_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_7_0                                     0x18165F3C
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_7_0_reg_addr                             "0xB8165F3C"
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_7_0_reg                                  0xB8165F3C
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_7_0_inst_addr                            "0x0139"
#define  set_ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_7_0_pre_bch_err_num_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_7_0_pre_bch_err_num_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_7_0_pre_bch_err_num_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_7_0_get_pre_bch_err_num_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_15_8                                    0x18165F40
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_15_8_reg_addr                            "0xB8165F40"
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_15_8_reg                                 0xB8165F40
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_15_8_inst_addr                           "0x013A"
#define  set_ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_15_8_pre_bch_err_num_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_15_8_pre_bch_err_num_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_15_8_pre_bch_err_num_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PRE_BCH_ERR_NUM_15_8_get_pre_bch_err_num_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_7_0                                     0x18165F44
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_7_0_reg_addr                             "0xB8165F44"
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_7_0_reg                                  0xB8165F44
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_7_0_inst_addr                            "0x013B"
#define  set_ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_7_0_pst_bch_err_num_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_7_0_pst_bch_err_num_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_7_0_pst_bch_err_num_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_7_0_get_pst_bch_err_num_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_15_8                                    0x18165F48
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_15_8_reg_addr                            "0xB8165F48"
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_15_8_reg                                 0xB8165F48
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_15_8_inst_addr                           "0x013C"
#define  set_ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_15_8_pst_bch_err_num_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_15_8_pst_bch_err_num_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_15_8_pst_bch_err_num_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PST_BCH_ERR_NUM_15_8_get_pst_bch_err_num_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_7_0                                     0x18165F4C
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_7_0_reg_addr                             "0xB8165F4C"
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_7_0_reg                                  0xB8165F4C
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_7_0_inst_addr                            "0x013D"
#define  set_ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_7_0_dat_bch_err_num_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_7_0_dat_bch_err_num_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_7_0_dat_bch_err_num_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_7_0_get_dat_bch_err_num_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_15_8                                    0x18165F50
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_15_8_reg_addr                            "0xB8165F50"
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_15_8_reg                                 0xB8165F50
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_15_8_inst_addr                           "0x013E"
#define  set_ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_15_8_dat_bch_err_num_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_15_8_dat_bch_err_num_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_15_8_dat_bch_err_num_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DAT_BCH_ERR_NUM_15_8_get_dat_bch_err_num_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_7_0                                     0x18165F54
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_7_0_reg_addr                             "0xB8165F54"
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_7_0_reg                                  0xB8165F54
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_7_0_inst_addr                            "0x013F"
#define  set_ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_7_0_cmm_bch_err_num_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_7_0_cmm_bch_err_num_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_7_0_cmm_bch_err_num_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_7_0_get_cmm_bch_err_num_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_15_8                                    0x18165F58
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_15_8_reg_addr                            "0xB8165F58"
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_15_8_reg                                 0xB8165F58
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_15_8_inst_addr                           "0x0140"
#define  set_ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_15_8_cmm_bch_err_num_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_15_8_cmm_bch_err_num_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_15_8_cmm_bch_err_num_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CMM_BCH_ERR_NUM_15_8_get_cmm_bch_err_num_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_WDG_TH_7_0                                           0x18165F5C
#define  ATB_DEMOD_FREQ_TS_WDG_TH_7_0_reg_addr                                   "0xB8165F5C"
#define  ATB_DEMOD_FREQ_TS_WDG_TH_7_0_reg                                        0xB8165F5C
#define  ATB_DEMOD_FREQ_TS_WDG_TH_7_0_inst_addr                                  "0x0141"
#define  set_ATB_DEMOD_FREQ_TS_WDG_TH_7_0_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_WDG_TH_7_0_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_7_0_ts_wdg_th_7_0_shift                        (0)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_7_0_ts_wdg_th_7_0_mask                         (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_7_0_ts_wdg_th_7_0(data)                        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_7_0_get_ts_wdg_th_7_0(data)                    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_WDG_TH_15_8                                          0x18165F60
#define  ATB_DEMOD_FREQ_TS_WDG_TH_15_8_reg_addr                                  "0xB8165F60"
#define  ATB_DEMOD_FREQ_TS_WDG_TH_15_8_reg                                       0xB8165F60
#define  ATB_DEMOD_FREQ_TS_WDG_TH_15_8_inst_addr                                 "0x0142"
#define  set_ATB_DEMOD_FREQ_TS_WDG_TH_15_8_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_WDG_TH_15_8_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_15_8_reg))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_15_8_ts_wdg_th_15_8_shift                      (0)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_15_8_ts_wdg_th_15_8_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_15_8_ts_wdg_th_15_8(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_15_8_get_ts_wdg_th_15_8(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_MAC_RST_ENB2                                            0x18165F64
#define  ATB_DEMOD_FREQ_MAC_RST_ENB2_reg_addr                                    "0xB8165F64"
#define  ATB_DEMOD_FREQ_MAC_RST_ENB2_reg                                         0xB8165F64
#define  ATB_DEMOD_FREQ_MAC_RST_ENB2_inst_addr                                   "0x0143"
#define  set_ATB_DEMOD_FREQ_MAC_RST_ENB2_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_ENB2_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAC_RST_ENB2_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_ENB2_reg))
#define  ATB_DEMOD_FREQ_MAC_RST_ENB2_mac_rst_enb2_shift                          (0)
#define  ATB_DEMOD_FREQ_MAC_RST_ENB2_mac_rst_enb2_mask                           (0x000000FF)
#define  ATB_DEMOD_FREQ_MAC_RST_ENB2_mac_rst_enb2(data)                          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_MAC_RST_ENB2_get_mac_rst_enb2(data)                      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_MAC_WCH_ENB2                                            0x18165F68
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB2_reg_addr                                    "0xB8165F68"
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB2_reg                                         0xB8165F68
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB2_inst_addr                                   "0x0144"
#define  set_ATB_DEMOD_FREQ_MAC_WCH_ENB2_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_WCH_ENB2_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAC_WCH_ENB2_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_WCH_ENB2_reg))
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB2_mac_wch_enb2_shift                          (0)
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB2_mac_wch_enb2_mask                           (0x000000FF)
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB2_mac_wch_enb2(data)                          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB2_get_mac_wch_enb2(data)                      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_7_0                               0x18165F6C
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_7_0_reg_addr                       "0xB8165F6C"
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_7_0_reg                            0xB8165F6C
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_7_0_inst_addr                      "0x0145"
#define  set_ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_7_0_par_pre_allerr_rst_th_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_7_0_par_pre_allerr_rst_th_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_7_0_par_pre_allerr_rst_th_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_7_0_get_par_pre_allerr_rst_th_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_15_8                              0x18165F70
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_15_8_reg_addr                      "0xB8165F70"
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_15_8_reg                           0xB8165F70
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_15_8_inst_addr                     "0x0146"
#define  set_ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_15_8_par_pre_allerr_rst_th_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_15_8_par_pre_allerr_rst_th_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_15_8_par_pre_allerr_rst_th_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_RST_TH_15_8_get_par_pre_allerr_rst_th_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_7_0                               0x18165F74
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_7_0_reg_addr                       "0xB8165F74"
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_7_0_reg                            0xB8165F74
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_7_0_inst_addr                      "0x0147"
#define  set_ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_7_0_par_pst_allerr_rst_th_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_7_0_par_pst_allerr_rst_th_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_7_0_par_pst_allerr_rst_th_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_7_0_get_par_pst_allerr_rst_th_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_15_8                              0x18165F78
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_15_8_reg_addr                      "0xB8165F78"
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_15_8_reg                           0xB8165F78
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_15_8_inst_addr                     "0x0148"
#define  set_ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_15_8_par_pst_allerr_rst_th_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_15_8_par_pst_allerr_rst_th_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_15_8_par_pst_allerr_rst_th_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_RST_TH_15_8_get_par_pst_allerr_rst_th_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_7_0                               0x18165F7C
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_7_0_reg_addr                       "0xB8165F7C"
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_7_0_reg                            0xB8165F7C
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_7_0_inst_addr                      "0x0149"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_7_0_par_dat_allerr_rst_th_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_7_0_par_dat_allerr_rst_th_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_7_0_par_dat_allerr_rst_th_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_7_0_get_par_dat_allerr_rst_th_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_15_8                              0x18165F80
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_15_8_reg_addr                      "0xB8165F80"
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_15_8_reg                           0xB8165F80
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_15_8_inst_addr                     "0x014A"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_15_8_par_dat_allerr_rst_th_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_15_8_par_dat_allerr_rst_th_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_15_8_par_dat_allerr_rst_th_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_RST_TH_15_8_get_par_dat_allerr_rst_th_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_7_0                               0x18165F84
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_7_0_reg_addr                       "0xB8165F84"
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_7_0_reg                            0xB8165F84
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_7_0_inst_addr                      "0x014B"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_7_0_par_cmm_allerr_rst_th_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_7_0_par_cmm_allerr_rst_th_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_7_0_par_cmm_allerr_rst_th_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_7_0_get_par_cmm_allerr_rst_th_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_15_8                              0x18165F88
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_15_8_reg_addr                      "0xB8165F88"
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_15_8_reg                           0xB8165F88
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_15_8_inst_addr                     "0x014C"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_15_8_par_cmm_allerr_rst_th_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_15_8_par_cmm_allerr_rst_th_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_15_8_par_cmm_allerr_rst_th_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_RST_TH_15_8_get_par_cmm_allerr_rst_th_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_7_0                            0x18165F8C
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_7_0_reg_addr                    "0xB8165F8C"
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_7_0_reg                         0xB8165F8C
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_7_0_inst_addr                   "0x014D"
#define  set_ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_7_0_par_pre_allerr_cnt_range_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_7_0_par_pre_allerr_cnt_range_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_7_0_par_pre_allerr_cnt_range_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_7_0_get_par_pre_allerr_cnt_range_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_15_8                           0x18165F90
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_15_8_reg_addr                   "0xB8165F90"
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_15_8_reg                        0xB8165F90
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_15_8_inst_addr                  "0x014E"
#define  set_ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_15_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_15_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_15_8_par_pre_allerr_cnt_range_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_15_8_par_pre_allerr_cnt_range_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_15_8_par_pre_allerr_cnt_range_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PRE_ALLERR_CNT_RANGE_15_8_get_par_pre_allerr_cnt_range_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_7_0                            0x18165F94
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_7_0_reg_addr                    "0xB8165F94"
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_7_0_reg                         0xB8165F94
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_7_0_inst_addr                   "0x014F"
#define  set_ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_7_0_par_pst_allerr_cnt_range_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_7_0_par_pst_allerr_cnt_range_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_7_0_par_pst_allerr_cnt_range_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_7_0_get_par_pst_allerr_cnt_range_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_15_8                           0x18165F98
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_15_8_reg_addr                   "0xB8165F98"
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_15_8_reg                        0xB8165F98
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_15_8_inst_addr                  "0x0150"
#define  set_ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_15_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_15_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_15_8_par_pst_allerr_cnt_range_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_15_8_par_pst_allerr_cnt_range_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_15_8_par_pst_allerr_cnt_range_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_PST_ALLERR_CNT_RANGE_15_8_get_par_pst_allerr_cnt_range_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_7_0                            0x18165F9C
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_7_0_reg_addr                    "0xB8165F9C"
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_7_0_reg                         0xB8165F9C
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_7_0_inst_addr                   "0x0151"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_7_0_par_dat_allerr_cnt_range_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_7_0_par_dat_allerr_cnt_range_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_7_0_par_dat_allerr_cnt_range_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_7_0_get_par_dat_allerr_cnt_range_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_15_8                           0x18165FA0
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_15_8_reg_addr                   "0xB8165FA0"
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_15_8_reg                        0xB8165FA0
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_15_8_inst_addr                  "0x0152"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_15_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_15_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_15_8_par_dat_allerr_cnt_range_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_15_8_par_dat_allerr_cnt_range_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_15_8_par_dat_allerr_cnt_range_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_ALLERR_CNT_RANGE_15_8_get_par_dat_allerr_cnt_range_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_7_0                            0x18165FA4
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_7_0_reg_addr                    "0xB8165FA4"
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_7_0_reg                         0xB8165FA4
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_7_0_inst_addr                   "0x0153"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_7_0_par_cmm_allerr_cnt_range_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_7_0_par_cmm_allerr_cnt_range_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_7_0_par_cmm_allerr_cnt_range_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_7_0_get_par_cmm_allerr_cnt_range_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_15_8                           0x18165FA8
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_15_8_reg_addr                   "0xB8165FA8"
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_15_8_reg                        0xB8165FA8
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_15_8_inst_addr                  "0x0154"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_15_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_15_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_15_8_par_cmm_allerr_cnt_range_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_15_8_par_cmm_allerr_cnt_range_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_15_8_par_cmm_allerr_cnt_range_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_ALLERR_CNT_RANGE_15_8_get_par_cmm_allerr_cnt_range_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_BER_RST_CNT                                             0x18165FAC
#define  ATB_DEMOD_FREQ_BER_RST_CNT_reg_addr                                     "0xB8165FAC"
#define  ATB_DEMOD_FREQ_BER_RST_CNT_reg                                          0xB8165FAC
#define  ATB_DEMOD_FREQ_BER_RST_CNT_inst_addr                                    "0x0155"
#define  set_ATB_DEMOD_FREQ_BER_RST_CNT_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_BER_RST_CNT_reg)=data)
#define  get_ATB_DEMOD_FREQ_BER_RST_CNT_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_BER_RST_CNT_reg))
#define  ATB_DEMOD_FREQ_BER_RST_CNT_ber_rst_cnt_shift                            (0)
#define  ATB_DEMOD_FREQ_BER_RST_CNT_ber_rst_cnt_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_BER_RST_CNT_ber_rst_cnt(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_BER_RST_CNT_get_ber_rst_cnt(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT                                        0x18165FB0
#define  ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_reg_addr                                "0xB8165FB0"
#define  ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_reg                                     0xB8165FB0
#define  ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_inst_addr                               "0x0156"
#define  set_ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_ro_dat_bch_error_shift                  (1)
#define  ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_ro_dat_bch_right_shift                  (0)
#define  ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_ro_dat_bch_error_mask                   (0x00000002)
#define  ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_ro_dat_bch_right_mask                   (0x00000001)
#define  ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_ro_dat_bch_error(data)                  (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_ro_dat_bch_right(data)                  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_get_ro_dat_bch_error(data)              ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_RO_DAT_BCH_RIGHT_get_ro_dat_bch_right(data)              (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT                                        0x18165FB4
#define  ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_reg_addr                                "0xB8165FB4"
#define  ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_reg                                     0xB8165FB4
#define  ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_inst_addr                               "0x0157"
#define  set_ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_ro_cmm_bch_error_shift                  (1)
#define  ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_ro_cmm_bch_right_shift                  (0)
#define  ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_ro_cmm_bch_error_mask                   (0x00000002)
#define  ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_ro_cmm_bch_right_mask                   (0x00000001)
#define  ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_ro_cmm_bch_error(data)                  (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_ro_cmm_bch_right(data)                  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_get_ro_cmm_bch_error(data)              ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_RO_CMM_BCH_RIGHT_get_ro_cmm_bch_right(data)              (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_7_0                                    0x18165FB8
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_7_0_reg_addr                            "0xB8165FB8"
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_7_0_reg                                 0xB8165FB8
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_7_0_inst_addr                           "0x0158"
#define  set_ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_7_0_pre_ldpc_err_num_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_7_0_pre_ldpc_err_num_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_7_0_pre_ldpc_err_num_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_7_0_get_pre_ldpc_err_num_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_15_8                                   0x18165FBC
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_15_8_reg_addr                           "0xB8165FBC"
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_15_8_reg                                0xB8165FBC
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_15_8_inst_addr                          "0x0159"
#define  set_ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_15_8_pre_ldpc_err_num_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_15_8_pre_ldpc_err_num_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_15_8_pre_ldpc_err_num_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PRE_LDPC_ERR_NUM_15_8_get_pre_ldpc_err_num_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_7_0                                    0x18165FC0
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_7_0_reg_addr                            "0xB8165FC0"
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_7_0_reg                                 0xB8165FC0
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_7_0_inst_addr                           "0x015A"
#define  set_ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_7_0_pst_ldpc_err_num_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_7_0_pst_ldpc_err_num_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_7_0_pst_ldpc_err_num_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_7_0_get_pst_ldpc_err_num_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_15_8                                   0x18165FC4
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_15_8_reg_addr                           "0xB8165FC4"
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_15_8_reg                                0xB8165FC4
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_15_8_inst_addr                          "0x015B"
#define  set_ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_15_8_pst_ldpc_err_num_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_15_8_pst_ldpc_err_num_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_15_8_pst_ldpc_err_num_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PST_LDPC_ERR_NUM_15_8_get_pst_ldpc_err_num_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_7_0                                    0x18165FC8
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_7_0_reg_addr                            "0xB8165FC8"
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_7_0_reg                                 0xB8165FC8
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_7_0_inst_addr                           "0x015C"
#define  set_ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_7_0_dat_ldpc_err_num_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_7_0_dat_ldpc_err_num_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_7_0_dat_ldpc_err_num_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_7_0_get_dat_ldpc_err_num_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_15_8                                   0x18165FCC
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_15_8_reg_addr                           "0xB8165FCC"
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_15_8_reg                                0xB8165FCC
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_15_8_inst_addr                          "0x015D"
#define  set_ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_15_8_dat_ldpc_err_num_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_15_8_dat_ldpc_err_num_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_15_8_dat_ldpc_err_num_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DAT_LDPC_ERR_NUM_15_8_get_dat_ldpc_err_num_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_7_0                                    0x18165FD0
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_7_0_reg_addr                            "0xB8165FD0"
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_7_0_reg                                 0xB8165FD0
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_7_0_inst_addr                           "0x015E"
#define  set_ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_7_0_cmm_ldpc_err_num_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_7_0_cmm_ldpc_err_num_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_7_0_cmm_ldpc_err_num_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_7_0_get_cmm_ldpc_err_num_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_15_8                                   0x18165FD4
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_15_8_reg_addr                           "0xB8165FD4"
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_15_8_reg                                0xB8165FD4
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_15_8_inst_addr                          "0x015F"
#define  set_ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_15_8_cmm_ldpc_err_num_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_15_8_cmm_ldpc_err_num_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_15_8_cmm_ldpc_err_num_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CMM_LDPC_ERR_NUM_15_8_get_cmm_ldpc_err_num_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_MAC_RST_TAB2                                            0x18165FD8
#define  ATB_DEMOD_FREQ_MAC_RST_TAB2_reg_addr                                    "0xB8165FD8"
#define  ATB_DEMOD_FREQ_MAC_RST_TAB2_reg                                         0xB8165FD8
#define  ATB_DEMOD_FREQ_MAC_RST_TAB2_inst_addr                                   "0x0160"
#define  set_ATB_DEMOD_FREQ_MAC_RST_TAB2_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_TAB2_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAC_RST_TAB2_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_TAB2_reg))
#define  ATB_DEMOD_FREQ_MAC_RST_TAB2_mac_rst_tab2_shift                          (0)
#define  ATB_DEMOD_FREQ_MAC_RST_TAB2_mac_rst_tab2_mask                           (0x000000FF)
#define  ATB_DEMOD_FREQ_MAC_RST_TAB2_mac_rst_tab2(data)                          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_MAC_RST_TAB2_get_mac_rst_tab2(data)                      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_FIRST_TTO_CTRL                                      0x18165FDC
#define  ATB_DEMOD_FREQ_PAR_FIRST_TTO_CTRL_reg_addr                              "0xB8165FDC"
#define  ATB_DEMOD_FREQ_PAR_FIRST_TTO_CTRL_reg                                   0xB8165FDC
#define  ATB_DEMOD_FREQ_PAR_FIRST_TTO_CTRL_inst_addr                             "0x0161"
#define  set_ATB_DEMOD_FREQ_PAR_FIRST_TTO_CTRL_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FIRST_TTO_CTRL_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_FIRST_TTO_CTRL_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_FIRST_TTO_CTRL_reg))
#define  ATB_DEMOD_FREQ_PAR_FIRST_TTO_CTRL_par_first_tto_ctrl_shift              (0)
#define  ATB_DEMOD_FREQ_PAR_FIRST_TTO_CTRL_par_first_tto_ctrl_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_FIRST_TTO_CTRL_par_first_tto_ctrl(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_FIRST_TTO_CTRL_get_par_first_tto_ctrl(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_HEAD_RST_TH                                          0x18165FE0
#define  ATB_DEMOD_FREQ_TS_HEAD_RST_TH_reg_addr                                  "0xB8165FE0"
#define  ATB_DEMOD_FREQ_TS_HEAD_RST_TH_reg                                       0xB8165FE0
#define  ATB_DEMOD_FREQ_TS_HEAD_RST_TH_inst_addr                                 "0x0162"
#define  set_ATB_DEMOD_FREQ_TS_HEAD_RST_TH_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_HEAD_RST_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_HEAD_RST_TH_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_HEAD_RST_TH_reg))
#define  ATB_DEMOD_FREQ_TS_HEAD_RST_TH_ts_head_rst_th_shift                      (0)
#define  ATB_DEMOD_FREQ_TS_HEAD_RST_TH_ts_head_rst_th_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_HEAD_RST_TH_ts_head_rst_th(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_HEAD_RST_TH_get_ts_head_rst_th(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_BBH_CRC_RST_ENB                                         0x18165FE4
#define  ATB_DEMOD_FREQ_BBH_CRC_RST_ENB_reg_addr                                 "0xB8165FE4"
#define  ATB_DEMOD_FREQ_BBH_CRC_RST_ENB_reg                                      0xB8165FE4
#define  ATB_DEMOD_FREQ_BBH_CRC_RST_ENB_inst_addr                                "0x0163"
#define  set_ATB_DEMOD_FREQ_BBH_CRC_RST_ENB_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_BBH_CRC_RST_ENB_reg)=data)
#define  get_ATB_DEMOD_FREQ_BBH_CRC_RST_ENB_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_BBH_CRC_RST_ENB_reg))
#define  ATB_DEMOD_FREQ_BBH_CRC_RST_ENB_bbh_crc_rst_enb_shift                    (0)
#define  ATB_DEMOD_FREQ_BBH_CRC_RST_ENB_bbh_crc_rst_enb_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_BBH_CRC_RST_ENB_bbh_crc_rst_enb(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_BBH_CRC_RST_ENB_get_bbh_crc_rst_enb(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CRC_RIGHT_CNT_TH                                        0x18165FE8
#define  ATB_DEMOD_FREQ_CRC_RIGHT_CNT_TH_reg_addr                                "0xB8165FE8"
#define  ATB_DEMOD_FREQ_CRC_RIGHT_CNT_TH_reg                                     0xB8165FE8
#define  ATB_DEMOD_FREQ_CRC_RIGHT_CNT_TH_inst_addr                               "0x0164"
#define  set_ATB_DEMOD_FREQ_CRC_RIGHT_CNT_TH_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CRC_RIGHT_CNT_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_CRC_RIGHT_CNT_TH_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_CRC_RIGHT_CNT_TH_reg))
#define  ATB_DEMOD_FREQ_CRC_RIGHT_CNT_TH_crc_right_cnt_th_shift                  (0)
#define  ATB_DEMOD_FREQ_CRC_RIGHT_CNT_TH_crc_right_cnt_th_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_CRC_RIGHT_CNT_TH_crc_right_cnt_th(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CRC_RIGHT_CNT_TH_get_crc_right_cnt_th(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_7_0                                   0x18165FEC
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_7_0_reg_addr                           "0xB8165FEC"
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_7_0_reg                                0xB8165FEC
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_7_0_inst_addr                          "0x0165"
#define  set_ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_7_0_ro_bch_sram_depth_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_7_0_ro_bch_sram_depth_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_7_0_ro_bch_sram_depth_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_7_0_get_ro_bch_sram_depth_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_9_8                                   0x18165FF0
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_9_8_reg_addr                           "0xB8165FF0"
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_9_8_reg                                0xB8165FF0
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_9_8_inst_addr                          "0x0166"
#define  set_ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_9_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_9_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_9_8_reg))
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_9_8_ro_bch_sram_depth_9_8_shift        (0)
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_9_8_ro_bch_sram_depth_9_8_mask         (0x00000003)
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_9_8_ro_bch_sram_depth_9_8(data)        (0x00000003&(data))
#define  ATB_DEMOD_FREQ_RO_BCH_SRAM_DEPTH_9_8_get_ro_bch_sram_depth_9_8(data)    (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PAR_BBP_MOD_ACQ2_7_0                                    0x18165FF4
#define  ATB_DEMOD_FREQ_PAR_BBP_MOD_ACQ2_7_0_reg_addr                            "0xB8165FF4"
#define  ATB_DEMOD_FREQ_PAR_BBP_MOD_ACQ2_7_0_reg                                 0xB8165FF4
#define  ATB_DEMOD_FREQ_PAR_BBP_MOD_ACQ2_7_0_inst_addr                           "0x0167"
#define  set_ATB_DEMOD_FREQ_PAR_BBP_MOD_ACQ2_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BBP_MOD_ACQ2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_BBP_MOD_ACQ2_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BBP_MOD_ACQ2_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_BBP_MOD_ACQ2_7_0_par_bbp_mod_acq2_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_PAR_BBP_MOD_ACQ2_7_0_par_bbp_mod_acq2_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_BBP_MOD_ACQ2_7_0_par_bbp_mod_acq2_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_BBP_MOD_ACQ2_7_0_get_par_bbp_mod_acq2_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_BBP_TSR2_7_0                                        0x18165FF8
#define  ATB_DEMOD_FREQ_PAR_BBP_TSR2_7_0_reg_addr                                "0xB8165FF8"
#define  ATB_DEMOD_FREQ_PAR_BBP_TSR2_7_0_reg                                     0xB8165FF8
#define  ATB_DEMOD_FREQ_PAR_BBP_TSR2_7_0_inst_addr                               "0x0168"
#define  set_ATB_DEMOD_FREQ_PAR_BBP_TSR2_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BBP_TSR2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_BBP_TSR2_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BBP_TSR2_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_BBP_TSR2_7_0_par_bbp_tsr2_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_PAR_BBP_TSR2_7_0_par_bbp_tsr2_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_BBP_TSR2_7_0_par_bbp_tsr2_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_BBP_TSR2_7_0_get_par_bbp_tsr2_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_DROP2_7_0                                       0x18165FFC
#define  ATB_DEMOD_FREQ_PAR_CMM_DROP2_7_0_reg_addr                               "0xB8165FFC"
#define  ATB_DEMOD_FREQ_PAR_CMM_DROP2_7_0_reg                                    0xB8165FFC
#define  ATB_DEMOD_FREQ_PAR_CMM_DROP2_7_0_inst_addr                              "0x0169"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_DROP2_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_DROP2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_DROP2_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_DROP2_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_DROP2_7_0_par_cmm_drop2_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_DROP2_7_0_par_cmm_drop2_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_DROP2_7_0_par_cmm_drop2_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_DROP2_7_0_get_par_cmm_drop2_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TSO_SSI_EN                                              0x18166004
#define  ATB_DEMOD_FREQ_TSO_SSI_EN_reg_addr                                      "0xB8166004"
#define  ATB_DEMOD_FREQ_TSO_SSI_EN_reg                                           0xB8166004
#define  ATB_DEMOD_FREQ_TSO_SSI_EN_inst_addr                                     "0x016A"
#define  set_ATB_DEMOD_FREQ_TSO_SSI_EN_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_SSI_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_TSO_SSI_EN_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_SSI_EN_reg))
#define  ATB_DEMOD_FREQ_TSO_SSI_EN_tso_ssi_en_shift                              (0)
#define  ATB_DEMOD_FREQ_TSO_SSI_EN_tso_ssi_en_mask                               (0x00000001)
#define  ATB_DEMOD_FREQ_TSO_SSI_EN_tso_ssi_en(data)                              (0x00000001&(data))
#define  ATB_DEMOD_FREQ_TSO_SSI_EN_get_tso_ssi_en(data)                          (0x00000001&(data))

#define  ATB_DEMOD_FREQ_TSO_EDGE_MODE                                           0x18166008
#define  ATB_DEMOD_FREQ_TSO_EDGE_MODE_reg_addr                                   "0xB8166008"
#define  ATB_DEMOD_FREQ_TSO_EDGE_MODE_reg                                        0xB8166008
#define  ATB_DEMOD_FREQ_TSO_EDGE_MODE_inst_addr                                  "0x016B"
#define  set_ATB_DEMOD_FREQ_TSO_EDGE_MODE_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_EDGE_MODE_reg)=data)
#define  get_ATB_DEMOD_FREQ_TSO_EDGE_MODE_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_EDGE_MODE_reg))
#define  ATB_DEMOD_FREQ_TSO_EDGE_MODE_tso_edge_mode_shift                        (0)
#define  ATB_DEMOD_FREQ_TSO_EDGE_MODE_tso_edge_mode_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_TSO_EDGE_MODE_tso_edge_mode(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_TSO_EDGE_MODE_get_tso_edge_mode(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_TSO_CONSTCLK_EN                                         0x1816600C
#define  ATB_DEMOD_FREQ_TSO_CONSTCLK_EN_reg_addr                                 "0xB816600C"
#define  ATB_DEMOD_FREQ_TSO_CONSTCLK_EN_reg                                      0xB816600C
#define  ATB_DEMOD_FREQ_TSO_CONSTCLK_EN_inst_addr                                "0x016C"
#define  set_ATB_DEMOD_FREQ_TSO_CONSTCLK_EN_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_CONSTCLK_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_TSO_CONSTCLK_EN_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_CONSTCLK_EN_reg))
#define  ATB_DEMOD_FREQ_TSO_CONSTCLK_EN_tso_constclk_en_shift                    (0)
#define  ATB_DEMOD_FREQ_TSO_CONSTCLK_EN_tso_constclk_en_mask                     (0x00000001)
#define  ATB_DEMOD_FREQ_TSO_CONSTCLK_EN_tso_constclk_en(data)                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_TSO_CONSTCLK_EN_get_tso_constclk_en(data)                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_TSO_LOC_INV_EN                                          0x18166010
#define  ATB_DEMOD_FREQ_TSO_LOC_INV_EN_reg_addr                                  "0xB8166010"
#define  ATB_DEMOD_FREQ_TSO_LOC_INV_EN_reg                                       0xB8166010
#define  ATB_DEMOD_FREQ_TSO_LOC_INV_EN_inst_addr                                 "0x016D"
#define  set_ATB_DEMOD_FREQ_TSO_LOC_INV_EN_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_LOC_INV_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_TSO_LOC_INV_EN_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_LOC_INV_EN_reg))
#define  ATB_DEMOD_FREQ_TSO_LOC_INV_EN_tso_loc_inv_en_shift                      (0)
#define  ATB_DEMOD_FREQ_TSO_LOC_INV_EN_tso_loc_inv_en_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_TSO_LOC_INV_EN_tso_loc_inv_en(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_TSO_LOC_INV_EN_get_tso_loc_inv_en(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_TSO_SSI_LSB_FST                                         0x18166014
#define  ATB_DEMOD_FREQ_TSO_SSI_LSB_FST_reg_addr                                 "0xB8166014"
#define  ATB_DEMOD_FREQ_TSO_SSI_LSB_FST_reg                                      0xB8166014
#define  ATB_DEMOD_FREQ_TSO_SSI_LSB_FST_inst_addr                                "0x016E"
#define  set_ATB_DEMOD_FREQ_TSO_SSI_LSB_FST_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_SSI_LSB_FST_reg)=data)
#define  get_ATB_DEMOD_FREQ_TSO_SSI_LSB_FST_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_SSI_LSB_FST_reg))
#define  ATB_DEMOD_FREQ_TSO_SSI_LSB_FST_tso_ssi_lsb_fst_shift                    (0)
#define  ATB_DEMOD_FREQ_TSO_SSI_LSB_FST_tso_ssi_lsb_fst_mask                     (0x00000001)
#define  ATB_DEMOD_FREQ_TSO_SSI_LSB_FST_tso_ssi_lsb_fst(data)                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_TSO_SSI_LSB_FST_get_tso_ssi_lsb_fst(data)                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_TSO_CHG_HEAD_EN                                         0x18166020
#define  ATB_DEMOD_FREQ_TSO_CHG_HEAD_EN_reg_addr                                 "0xB8166020"
#define  ATB_DEMOD_FREQ_TSO_CHG_HEAD_EN_reg                                      0xB8166020
#define  ATB_DEMOD_FREQ_TSO_CHG_HEAD_EN_inst_addr                                "0x016F"
#define  set_ATB_DEMOD_FREQ_TSO_CHG_HEAD_EN_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_CHG_HEAD_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_TSO_CHG_HEAD_EN_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_CHG_HEAD_EN_reg))
#define  ATB_DEMOD_FREQ_TSO_CHG_HEAD_EN_tso_chg_head_en_shift                    (0)
#define  ATB_DEMOD_FREQ_TSO_CHG_HEAD_EN_tso_chg_head_en_mask                     (0x00000001)
#define  ATB_DEMOD_FREQ_TSO_CHG_HEAD_EN_tso_chg_head_en(data)                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_TSO_CHG_HEAD_EN_get_tso_chg_head_en(data)                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_TSO_OUT_ATSYNC                                          0x18166024
#define  ATB_DEMOD_FREQ_TSO_OUT_ATSYNC_reg_addr                                  "0xB8166024"
#define  ATB_DEMOD_FREQ_TSO_OUT_ATSYNC_reg                                       0xB8166024
#define  ATB_DEMOD_FREQ_TSO_OUT_ATSYNC_inst_addr                                 "0x0170"
#define  set_ATB_DEMOD_FREQ_TSO_OUT_ATSYNC_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_OUT_ATSYNC_reg)=data)
#define  get_ATB_DEMOD_FREQ_TSO_OUT_ATSYNC_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_TSO_OUT_ATSYNC_reg))
#define  ATB_DEMOD_FREQ_TSO_OUT_ATSYNC_tso_out_atsync_shift                      (0)
#define  ATB_DEMOD_FREQ_TSO_OUT_ATSYNC_tso_out_atsync_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_TSO_OUT_ATSYNC_tso_out_atsync(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TSO_OUT_ATSYNC_get_tso_out_atsync(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_NULL_TS_CONT                                        0x18166028
#define  ATB_DEMOD_FREQ_PAR_NULL_TS_CONT_reg_addr                                "0xB8166028"
#define  ATB_DEMOD_FREQ_PAR_NULL_TS_CONT_reg                                     0xB8166028
#define  ATB_DEMOD_FREQ_PAR_NULL_TS_CONT_inst_addr                               "0x0171"
#define  set_ATB_DEMOD_FREQ_PAR_NULL_TS_CONT_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_NULL_TS_CONT_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_NULL_TS_CONT_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_NULL_TS_CONT_reg))
#define  ATB_DEMOD_FREQ_PAR_NULL_TS_CONT_par_null_ts_cont_shift                  (0)
#define  ATB_DEMOD_FREQ_PAR_NULL_TS_CONT_par_null_ts_cont_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_NULL_TS_CONT_par_null_ts_cont(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_NULL_TS_CONT_get_par_null_ts_cont(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_LOCK                                                 0x1816602C
#define  ATB_DEMOD_FREQ_TS_LOCK_reg_addr                                         "0xB816602C"
#define  ATB_DEMOD_FREQ_TS_LOCK_reg                                              0xB816602C
#define  ATB_DEMOD_FREQ_TS_LOCK_inst_addr                                        "0x0172"
#define  set_ATB_DEMOD_FREQ_TS_LOCK_reg(data)                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_LOCK_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_LOCK_reg                                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_LOCK_reg))
#define  ATB_DEMOD_FREQ_TS_LOCK_ts_lock_shift                                    (0)
#define  ATB_DEMOD_FREQ_TS_LOCK_ts_lock_mask                                     (0x00000001)
#define  ATB_DEMOD_FREQ_TS_LOCK_ts_lock(data)                                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_TS_LOCK_get_ts_lock(data)                                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_7_0                                    0x18166040
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_7_0_reg_addr                            "0xB8166040"
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_7_0_reg                                 0xB8166040
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_7_0_inst_addr                           "0x0173"
#define  set_ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_7_0_par_ber_range_s2_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_7_0_par_ber_range_s2_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_7_0_par_ber_range_s2_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_7_0_get_par_ber_range_s2_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_15_8                                   0x18166044
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_15_8_reg_addr                           "0xB8166044"
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_15_8_reg                                0xB8166044
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_15_8_inst_addr                          "0x0174"
#define  set_ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_15_8_par_ber_range_s2_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_15_8_par_ber_range_s2_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_15_8_par_ber_range_s2_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_15_8_get_par_ber_range_s2_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_19_16                                  0x18166048
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_19_16_reg_addr                          "0xB8166048"
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_19_16_reg                               0xB8166048
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_19_16_inst_addr                         "0x0175"
#define  set_ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_19_16_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_19_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_19_16_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_19_16_reg))
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_19_16_par_ber_range_s2_19_16_shift      (0)
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_19_16_par_ber_range_s2_19_16_mask       (0x0000000F)
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_19_16_par_ber_range_s2_19_16(data)      (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PAR_BER_RANGE_S2_19_16_get_par_ber_range_s2_19_16(data)  (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_7_0                                   0x1816604C
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_7_0_reg_addr                           "0xB816604C"
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_7_0_reg                                0xB816604C
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_7_0_inst_addr                          "0x0176"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_7_0_par_cmm_ber_range_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_7_0_par_cmm_ber_range_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_7_0_par_cmm_ber_range_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_7_0_get_par_cmm_ber_range_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_15_8                                  0x18166050
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_15_8_reg_addr                          "0xB8166050"
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_15_8_reg                               0xB8166050
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_15_8_inst_addr                         "0x0177"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_15_8_par_cmm_ber_range_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_15_8_par_cmm_ber_range_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_15_8_par_cmm_ber_range_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_15_8_get_par_cmm_ber_range_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_19_16                                 0x18166054
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_19_16_reg_addr                         "0xB8166054"
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_19_16_reg                              0xB8166054
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_19_16_inst_addr                        "0x0178"
#define  set_ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_19_16_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_19_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_19_16_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_19_16_reg))
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_19_16_par_cmm_ber_range_19_16_shift    (0)
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_19_16_par_cmm_ber_range_19_16_mask     (0x0000000F)
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_19_16_par_cmm_ber_range_19_16(data)    (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PAR_CMM_BER_RANGE_19_16_get_par_cmm_ber_range_19_16(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_7_0                                   0x18166058
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_7_0_reg_addr                           "0xB8166058"
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_7_0_reg                                0xB8166058
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_7_0_inst_addr                          "0x0179"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_7_0_par_dat_ber_range_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_7_0_par_dat_ber_range_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_7_0_par_dat_ber_range_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_7_0_get_par_dat_ber_range_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_15_8                                  0x1816605C
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_15_8_reg_addr                          "0xB816605C"
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_15_8_reg                               0xB816605C
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_15_8_inst_addr                         "0x017A"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_15_8_par_dat_ber_range_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_15_8_par_dat_ber_range_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_15_8_par_dat_ber_range_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_15_8_get_par_dat_ber_range_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_19_16                                 0x18166060
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_19_16_reg_addr                         "0xB8166060"
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_19_16_reg                              0xB8166060
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_19_16_inst_addr                        "0x017B"
#define  set_ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_19_16_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_19_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_19_16_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_19_16_reg))
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_19_16_par_dat_ber_range_19_16_shift    (0)
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_19_16_par_dat_ber_range_19_16_mask     (0x0000000F)
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_19_16_par_dat_ber_range_19_16(data)    (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PAR_DAT_BER_RANGE_19_16_get_par_dat_ber_range_19_16(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_7_0                                   0x18166064
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_7_0_reg_addr                           "0xB8166064"
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_7_0_reg                                0xB8166064
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_7_0_inst_addr                          "0x017C"
#define  set_ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_7_0_ro_bit_err_num_s2_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_7_0_ro_bit_err_num_s2_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_7_0_ro_bit_err_num_s2_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_7_0_get_ro_bit_err_num_s2_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_15_8                                  0x18166068
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_15_8_reg_addr                          "0xB8166068"
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_15_8_reg                               0xB8166068
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_15_8_inst_addr                         "0x017D"
#define  set_ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_15_8_ro_bit_err_num_s2_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_15_8_ro_bit_err_num_s2_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_15_8_ro_bit_err_num_s2_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_15_8_get_ro_bit_err_num_s2_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_23_16                                 0x1816606C
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_23_16_reg_addr                         "0xB816606C"
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_23_16_reg                              0xB816606C
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_23_16_inst_addr                        "0x017E"
#define  set_ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_23_16_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_23_16_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_23_16_reg))
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_23_16_ro_bit_err_num_s2_23_16_shift    (0)
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_23_16_ro_bit_err_num_s2_23_16_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_23_16_ro_bit_err_num_s2_23_16(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_BIT_ERR_NUM_S2_23_16_get_ro_bit_err_num_s2_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_7_0                                  0x18166070
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_7_0_reg_addr                          "0xB8166070"
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_7_0_reg                               0xB8166070
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_7_0_inst_addr                         "0x017F"
#define  set_ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_7_0_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_7_0_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_7_0_ro_cmm_bit_err_num_7_0_shift      (0)
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_7_0_ro_cmm_bit_err_num_7_0_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_7_0_ro_cmm_bit_err_num_7_0(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_7_0_get_ro_cmm_bit_err_num_7_0(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_15_8                                 0x18166074
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_15_8_reg_addr                         "0xB8166074"
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_15_8_reg                              0xB8166074
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_15_8_inst_addr                        "0x0180"
#define  set_ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_15_8_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_15_8_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_15_8_ro_cmm_bit_err_num_15_8_shift    (0)
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_15_8_ro_cmm_bit_err_num_15_8_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_15_8_ro_cmm_bit_err_num_15_8(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_15_8_get_ro_cmm_bit_err_num_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_23_16                                0x18166078
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_23_16_reg_addr                        "0xB8166078"
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_23_16_reg                             0xB8166078
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_23_16_inst_addr                       "0x0181"
#define  set_ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_23_16_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_23_16_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_23_16_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_23_16_ro_cmm_bit_err_num_23_16_shift  (0)
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_23_16_ro_cmm_bit_err_num_23_16_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_23_16_ro_cmm_bit_err_num_23_16(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_BIT_ERR_NUM_23_16_get_ro_cmm_bit_err_num_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_7_0                                  0x1816607C
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_7_0_reg_addr                          "0xB816607C"
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_7_0_reg                               0xB816607C
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_7_0_inst_addr                         "0x0182"
#define  set_ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_7_0_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_7_0_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_7_0_ro_dat_bit_err_num_7_0_shift      (0)
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_7_0_ro_dat_bit_err_num_7_0_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_7_0_ro_dat_bit_err_num_7_0(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_7_0_get_ro_dat_bit_err_num_7_0(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_15_8                                 0x18166080
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_15_8_reg_addr                         "0xB8166080"
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_15_8_reg                              0xB8166080
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_15_8_inst_addr                        "0x0183"
#define  set_ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_15_8_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_15_8_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_15_8_ro_dat_bit_err_num_15_8_shift    (0)
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_15_8_ro_dat_bit_err_num_15_8_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_15_8_ro_dat_bit_err_num_15_8(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_15_8_get_ro_dat_bit_err_num_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_23_16                                0x18166084
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_23_16_reg_addr                        "0xB8166084"
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_23_16_reg                             0xB8166084
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_23_16_inst_addr                       "0x0184"
#define  set_ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_23_16_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_23_16_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_23_16_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_23_16_ro_dat_bit_err_num_23_16_shift  (0)
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_23_16_ro_dat_bit_err_num_23_16_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_23_16_ro_dat_bit_err_num_23_16(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_BIT_ERR_NUM_23_16_get_ro_dat_bit_err_num_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_MAC_ERR_RST_NUM_S2_7_0                               0x18166088
#define  ATB_DEMOD_FREQ_CR_MAC_ERR_RST_NUM_S2_7_0_reg_addr                       "0xB8166088"
#define  ATB_DEMOD_FREQ_CR_MAC_ERR_RST_NUM_S2_7_0_reg                            0xB8166088
#define  ATB_DEMOD_FREQ_CR_MAC_ERR_RST_NUM_S2_7_0_inst_addr                      "0x0185"
#define  set_ATB_DEMOD_FREQ_CR_MAC_ERR_RST_NUM_S2_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_MAC_ERR_RST_NUM_S2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_MAC_ERR_RST_NUM_S2_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_MAC_ERR_RST_NUM_S2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_MAC_ERR_RST_NUM_S2_7_0_cr_mac_err_rst_num_s2_7_0_shift (0)
#define  ATB_DEMOD_FREQ_CR_MAC_ERR_RST_NUM_S2_7_0_cr_mac_err_rst_num_s2_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_MAC_ERR_RST_NUM_S2_7_0_cr_mac_err_rst_num_s2_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_MAC_ERR_RST_NUM_S2_7_0_get_cr_mac_err_rst_num_s2_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_MAX_7_0                                    0x1816608C
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_MAX_7_0_reg_addr                            "0xB816608C"
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_MAX_7_0_reg                                 0xB816608C
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_MAX_7_0_inst_addr                           "0x0186"
#define  set_ATB_DEMOD_FREQ_PAR_BCH_LOCK_MAX_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BCH_LOCK_MAX_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_BCH_LOCK_MAX_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BCH_LOCK_MAX_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_MAX_7_0_par_bch_lock_max_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_MAX_7_0_par_bch_lock_max_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_MAX_7_0_par_bch_lock_max_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_MAX_7_0_get_par_bch_lock_max_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_TH_7_0                                     0x18166090
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_TH_7_0_reg_addr                             "0xB8166090"
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_TH_7_0_reg                                  0xB8166090
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_TH_7_0_inst_addr                            "0x0187"
#define  set_ATB_DEMOD_FREQ_PAR_BCH_LOCK_TH_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BCH_LOCK_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_BCH_LOCK_TH_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BCH_LOCK_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_TH_7_0_par_bch_lock_th_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_TH_7_0_par_bch_lock_th_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_TH_7_0_par_bch_lock_th_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_BCH_LOCK_TH_7_0_get_par_bch_lock_th_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_BCH_UNLOCK_STEP_7_0                                 0x18166094
#define  ATB_DEMOD_FREQ_PAR_BCH_UNLOCK_STEP_7_0_reg_addr                         "0xB8166094"
#define  ATB_DEMOD_FREQ_PAR_BCH_UNLOCK_STEP_7_0_reg                              0xB8166094
#define  ATB_DEMOD_FREQ_PAR_BCH_UNLOCK_STEP_7_0_inst_addr                        "0x0188"
#define  set_ATB_DEMOD_FREQ_PAR_BCH_UNLOCK_STEP_7_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BCH_UNLOCK_STEP_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_BCH_UNLOCK_STEP_7_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_BCH_UNLOCK_STEP_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_BCH_UNLOCK_STEP_7_0_par_bch_unlock_step_7_0_shift    (0)
#define  ATB_DEMOD_FREQ_PAR_BCH_UNLOCK_STEP_7_0_par_bch_unlock_step_7_0_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_BCH_UNLOCK_STEP_7_0_par_bch_unlock_step_7_0(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_BCH_UNLOCK_STEP_7_0_get_par_bch_unlock_step_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_BCH_LOCK                                             0x18166098
#define  ATB_DEMOD_FREQ_RO_BCH_LOCK_reg_addr                                     "0xB8166098"
#define  ATB_DEMOD_FREQ_RO_BCH_LOCK_reg                                          0xB8166098
#define  ATB_DEMOD_FREQ_RO_BCH_LOCK_inst_addr                                    "0x0189"
#define  set_ATB_DEMOD_FREQ_RO_BCH_LOCK_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_BCH_LOCK_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_BCH_LOCK_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_BCH_LOCK_reg))
#define  ATB_DEMOD_FREQ_RO_BCH_LOCK_ro_bch_lock_shift                            (0)
#define  ATB_DEMOD_FREQ_RO_BCH_LOCK_ro_bch_lock_mask                             (0x00000001)
#define  ATB_DEMOD_FREQ_RO_BCH_LOCK_ro_bch_lock(data)                            (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_BCH_LOCK_get_ro_bch_lock(data)                        (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_MAX_7_0                                     0x1816609C
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_MAX_7_0_reg_addr                             "0xB816609C"
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_MAX_7_0_reg                                  0xB816609C
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_MAX_7_0_inst_addr                            "0x018A"
#define  set_ATB_DEMOD_FREQ_PAR_TS_LOCK_MAX_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TS_LOCK_MAX_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_TS_LOCK_MAX_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TS_LOCK_MAX_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_MAX_7_0_par_ts_lock_max_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_MAX_7_0_par_ts_lock_max_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_MAX_7_0_par_ts_lock_max_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_MAX_7_0_get_par_ts_lock_max_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_TH_7_0                                      0x181660A0
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_TH_7_0_reg_addr                              "0xB81660A0"
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_TH_7_0_reg                                   0xB81660A0
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_TH_7_0_inst_addr                             "0x018B"
#define  set_ATB_DEMOD_FREQ_PAR_TS_LOCK_TH_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TS_LOCK_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_TS_LOCK_TH_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TS_LOCK_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_TH_7_0_par_ts_lock_th_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_TH_7_0_par_ts_lock_th_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_TH_7_0_par_ts_lock_th_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_TS_LOCK_TH_7_0_get_par_ts_lock_th_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_TS_UNLOCK_STEP_7_0                                  0x181660A4
#define  ATB_DEMOD_FREQ_PAR_TS_UNLOCK_STEP_7_0_reg_addr                          "0xB81660A4"
#define  ATB_DEMOD_FREQ_PAR_TS_UNLOCK_STEP_7_0_reg                               0xB81660A4
#define  ATB_DEMOD_FREQ_PAR_TS_UNLOCK_STEP_7_0_inst_addr                         "0x018C"
#define  set_ATB_DEMOD_FREQ_PAR_TS_UNLOCK_STEP_7_0_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TS_UNLOCK_STEP_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_TS_UNLOCK_STEP_7_0_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_TS_UNLOCK_STEP_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_TS_UNLOCK_STEP_7_0_par_ts_unlock_step_7_0_shift      (0)
#define  ATB_DEMOD_FREQ_PAR_TS_UNLOCK_STEP_7_0_par_ts_unlock_step_7_0_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_TS_UNLOCK_STEP_7_0_par_ts_unlock_step_7_0(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_TS_UNLOCK_STEP_7_0_get_par_ts_unlock_step_7_0(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_TS_LOCK                                              0x181660A8
#define  ATB_DEMOD_FREQ_RO_TS_LOCK_reg_addr                                      "0xB81660A8"
#define  ATB_DEMOD_FREQ_RO_TS_LOCK_reg                                           0xB81660A8
#define  ATB_DEMOD_FREQ_RO_TS_LOCK_inst_addr                                     "0x018D"
#define  set_ATB_DEMOD_FREQ_RO_TS_LOCK_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_TS_LOCK_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_TS_LOCK_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_TS_LOCK_reg))
#define  ATB_DEMOD_FREQ_RO_TS_LOCK_ro_ts_lock_shift                              (0)
#define  ATB_DEMOD_FREQ_RO_TS_LOCK_ro_ts_lock_mask                               (0x00000001)
#define  ATB_DEMOD_FREQ_RO_TS_LOCK_ro_ts_lock(data)                              (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_TS_LOCK_get_ro_ts_lock(data)                          (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_MAC_OUT_TH_S2_7_0                                    0x181660AC
#define  ATB_DEMOD_FREQ_CR_MAC_OUT_TH_S2_7_0_reg_addr                            "0xB81660AC"
#define  ATB_DEMOD_FREQ_CR_MAC_OUT_TH_S2_7_0_reg                                 0xB81660AC
#define  ATB_DEMOD_FREQ_CR_MAC_OUT_TH_S2_7_0_inst_addr                           "0x018E"
#define  set_ATB_DEMOD_FREQ_CR_MAC_OUT_TH_S2_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_MAC_OUT_TH_S2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_MAC_OUT_TH_S2_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_MAC_OUT_TH_S2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_MAC_OUT_TH_S2_7_0_cr_mac_out_th_s2_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_CR_MAC_OUT_TH_S2_7_0_cr_mac_out_th_s2_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_MAC_OUT_TH_S2_7_0_cr_mac_out_th_s2_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_MAC_OUT_TH_S2_7_0_get_cr_mac_out_th_s2_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_PCR_WND_LEN_4_0                                     0x181660B0
#define  ATB_DEMOD_FREQ_PAR_PCR_WND_LEN_4_0_reg_addr                             "0xB81660B0"
#define  ATB_DEMOD_FREQ_PAR_PCR_WND_LEN_4_0_reg                                  0xB81660B0
#define  ATB_DEMOD_FREQ_PAR_PCR_WND_LEN_4_0_inst_addr                            "0x018F"
#define  set_ATB_DEMOD_FREQ_PAR_PCR_WND_LEN_4_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PCR_WND_LEN_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PCR_WND_LEN_4_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PCR_WND_LEN_4_0_reg))
#define  ATB_DEMOD_FREQ_PAR_PCR_WND_LEN_4_0_par_pcr_wnd_len_4_0_shift            (0)
#define  ATB_DEMOD_FREQ_PAR_PCR_WND_LEN_4_0_par_pcr_wnd_len_4_0_mask             (0x0000001F)
#define  ATB_DEMOD_FREQ_PAR_PCR_WND_LEN_4_0_par_pcr_wnd_len_4_0(data)            (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PAR_PCR_WND_LEN_4_0_get_par_pcr_wnd_len_4_0(data)        (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PAR_PCR_K_3_0                                           0x181660B4
#define  ATB_DEMOD_FREQ_PAR_PCR_K_3_0_reg_addr                                   "0xB81660B4"
#define  ATB_DEMOD_FREQ_PAR_PCR_K_3_0_reg                                        0xB81660B4
#define  ATB_DEMOD_FREQ_PAR_PCR_K_3_0_inst_addr                                  "0x0190"
#define  set_ATB_DEMOD_FREQ_PAR_PCR_K_3_0_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PCR_K_3_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_PCR_K_3_0_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_PCR_K_3_0_reg))
#define  ATB_DEMOD_FREQ_PAR_PCR_K_3_0_par_pcr_k_3_0_shift                        (0)
#define  ATB_DEMOD_FREQ_PAR_PCR_K_3_0_par_pcr_k_3_0_mask                         (0x0000000F)
#define  ATB_DEMOD_FREQ_PAR_PCR_K_3_0_par_pcr_k_3_0(data)                        (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PAR_PCR_K_3_0_get_par_pcr_k_3_0(data)                    (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_RO_PCR_7_0                                              0x181660B8
#define  ATB_DEMOD_FREQ_RO_PCR_7_0_reg_addr                                      "0xB81660B8"
#define  ATB_DEMOD_FREQ_RO_PCR_7_0_reg                                           0xB81660B8
#define  ATB_DEMOD_FREQ_RO_PCR_7_0_inst_addr                                     "0x0191"
#define  set_ATB_DEMOD_FREQ_RO_PCR_7_0_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PCR_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PCR_7_0_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PCR_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_PCR_7_0_ro_pcr_7_0_shift                              (0)
#define  ATB_DEMOD_FREQ_RO_PCR_7_0_ro_pcr_7_0_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PCR_7_0_ro_pcr_7_0(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PCR_7_0_get_ro_pcr_7_0(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PCR_15_8                                             0x181660BC
#define  ATB_DEMOD_FREQ_RO_PCR_15_8_reg_addr                                     "0xB81660BC"
#define  ATB_DEMOD_FREQ_RO_PCR_15_8_reg                                          0xB81660BC
#define  ATB_DEMOD_FREQ_RO_PCR_15_8_inst_addr                                    "0x0192"
#define  set_ATB_DEMOD_FREQ_RO_PCR_15_8_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PCR_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PCR_15_8_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PCR_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_PCR_15_8_ro_pcr_15_8_shift                            (0)
#define  ATB_DEMOD_FREQ_RO_PCR_15_8_ro_pcr_15_8_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PCR_15_8_ro_pcr_15_8(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PCR_15_8_get_ro_pcr_15_8(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_CLK_DLY_EN                                           0x181660C0
#define  ATB_DEMOD_FREQ_CR_CLK_DLY_EN_reg_addr                                   "0xB81660C0"
#define  ATB_DEMOD_FREQ_CR_CLK_DLY_EN_reg                                        0xB81660C0
#define  ATB_DEMOD_FREQ_CR_CLK_DLY_EN_inst_addr                                  "0x0193"
#define  set_ATB_DEMOD_FREQ_CR_CLK_DLY_EN_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_CLK_DLY_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_CLK_DLY_EN_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_CLK_DLY_EN_reg))
#define  ATB_DEMOD_FREQ_CR_CLK_DLY_EN_cr_clk_dly_en_shift                        (0)
#define  ATB_DEMOD_FREQ_CR_CLK_DLY_EN_cr_clk_dly_en_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_CR_CLK_DLY_EN_cr_clk_dly_en(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_CLK_DLY_EN_get_cr_clk_dly_en(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_SYNC_DLY_EN                                          0x181660C4
#define  ATB_DEMOD_FREQ_CR_SYNC_DLY_EN_reg_addr                                  "0xB81660C4"
#define  ATB_DEMOD_FREQ_CR_SYNC_DLY_EN_reg                                       0xB81660C4
#define  ATB_DEMOD_FREQ_CR_SYNC_DLY_EN_inst_addr                                 "0x0194"
#define  set_ATB_DEMOD_FREQ_CR_SYNC_DLY_EN_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_SYNC_DLY_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_SYNC_DLY_EN_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_SYNC_DLY_EN_reg))
#define  ATB_DEMOD_FREQ_CR_SYNC_DLY_EN_cr_sync_dly_en_shift                      (0)
#define  ATB_DEMOD_FREQ_CR_SYNC_DLY_EN_cr_sync_dly_en_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_CR_SYNC_DLY_EN_cr_sync_dly_en(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_SYNC_DLY_EN_get_cr_sync_dly_en(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_VLD_DLY_EN                                           0x181660C8
#define  ATB_DEMOD_FREQ_CR_VLD_DLY_EN_reg_addr                                   "0xB81660C8"
#define  ATB_DEMOD_FREQ_CR_VLD_DLY_EN_reg                                        0xB81660C8
#define  ATB_DEMOD_FREQ_CR_VLD_DLY_EN_inst_addr                                  "0x0195"
#define  set_ATB_DEMOD_FREQ_CR_VLD_DLY_EN_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_VLD_DLY_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_VLD_DLY_EN_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_VLD_DLY_EN_reg))
#define  ATB_DEMOD_FREQ_CR_VLD_DLY_EN_cr_vld_dly_en_shift                        (0)
#define  ATB_DEMOD_FREQ_CR_VLD_DLY_EN_cr_vld_dly_en_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_CR_VLD_DLY_EN_cr_vld_dly_en(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_VLD_DLY_EN_get_cr_vld_dly_en(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_7_0                                        0x181660CC
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_7_0_reg_addr                                "0xB81660CC"
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_7_0_reg                                     0xB81660CC
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_7_0_inst_addr                               "0x0196"
#define  set_ATB_DEMOD_FREQ_TS_WDG_TH_2M_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_2M_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_WDG_TH_2M_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_2M_7_0_reg))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_7_0_ts_wdg_th_2m_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_7_0_ts_wdg_th_2m_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_7_0_ts_wdg_th_2m_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_7_0_get_ts_wdg_th_2m_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_15_8                                       0x181660D0
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_15_8_reg_addr                               "0xB81660D0"
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_15_8_reg                                    0xB81660D0
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_15_8_inst_addr                              "0x0197"
#define  set_ATB_DEMOD_FREQ_TS_WDG_TH_2M_15_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_2M_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_WDG_TH_2M_15_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_2M_15_8_reg))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_15_8_ts_wdg_th_2m_15_8_shift                (0)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_15_8_ts_wdg_th_2m_15_8_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_15_8_ts_wdg_th_2m_15_8(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_2M_15_8_get_ts_wdg_th_2m_15_8(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_7_0                                        0x181660D4
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_7_0_reg_addr                                "0xB81660D4"
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_7_0_reg                                     0xB81660D4
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_7_0_inst_addr                               "0x0198"
#define  set_ATB_DEMOD_FREQ_TS_WDG_TH_5M_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_5M_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_WDG_TH_5M_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_5M_7_0_reg))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_7_0_ts_wdg_th_5m_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_7_0_ts_wdg_th_5m_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_7_0_ts_wdg_th_5m_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_7_0_get_ts_wdg_th_5m_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_15_8                                       0x181660D8
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_15_8_reg_addr                               "0xB81660D8"
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_15_8_reg                                    0xB81660D8
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_15_8_inst_addr                              "0x0199"
#define  set_ATB_DEMOD_FREQ_TS_WDG_TH_5M_15_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_5M_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_WDG_TH_5M_15_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_5M_15_8_reg))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_15_8_ts_wdg_th_5m_15_8_shift                (0)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_15_8_ts_wdg_th_5m_15_8_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_15_8_ts_wdg_th_5m_15_8(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_5M_15_8_get_ts_wdg_th_5m_15_8(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_7_0                                      0x181660DC
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_7_0_reg_addr                              "0xB81660DC"
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_7_0_reg                                   0xB81660DC
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_7_0_inst_addr                             "0x019A"
#define  set_ATB_DEMOD_FREQ_TS_WDG_TH_L10M_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_L10M_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_WDG_TH_L10M_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_L10M_7_0_reg))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_7_0_ts_wdg_th_l10m_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_7_0_ts_wdg_th_l10m_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_7_0_ts_wdg_th_l10m_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_7_0_get_ts_wdg_th_l10m_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_15_8                                     0x181660E0
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_15_8_reg_addr                             "0xB81660E0"
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_15_8_reg                                  0xB81660E0
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_15_8_inst_addr                            "0x019B"
#define  set_ATB_DEMOD_FREQ_TS_WDG_TH_L10M_15_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_L10M_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_WDG_TH_L10M_15_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_L10M_15_8_reg))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_15_8_ts_wdg_th_l10m_15_8_shift            (0)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_15_8_ts_wdg_th_l10m_15_8_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_15_8_ts_wdg_th_l10m_15_8(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_L10M_15_8_get_ts_wdg_th_l10m_15_8(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_7_0                                      0x181660E4
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_7_0_reg_addr                              "0xB81660E4"
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_7_0_reg                                   0xB81660E4
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_7_0_inst_addr                             "0x019C"
#define  set_ATB_DEMOD_FREQ_TS_WDG_TH_S10M_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_S10M_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_WDG_TH_S10M_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_S10M_7_0_reg))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_7_0_ts_wdg_th_s10m_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_7_0_ts_wdg_th_s10m_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_7_0_ts_wdg_th_s10m_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_7_0_get_ts_wdg_th_s10m_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_15_8                                     0x18166100
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_15_8_reg_addr                             "0xB8166100"
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_15_8_reg                                  0xB8166100
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_15_8_inst_addr                            "0x019D"
#define  set_ATB_DEMOD_FREQ_TS_WDG_TH_S10M_15_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_S10M_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_WDG_TH_S10M_15_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_WDG_TH_S10M_15_8_reg))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_15_8_ts_wdg_th_s10m_15_8_shift            (0)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_15_8_ts_wdg_th_s10m_15_8_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_15_8_ts_wdg_th_s10m_15_8(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_WDG_TH_S10M_15_8_get_ts_wdg_th_s10m_15_8(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_TTO_DIF_MGN_SHFT_4_0                                 0x18166104
#define  ATB_DEMOD_FREQ_CR_TTO_DIF_MGN_SHFT_4_0_reg_addr                         "0xB8166104"
#define  ATB_DEMOD_FREQ_CR_TTO_DIF_MGN_SHFT_4_0_reg                              0xB8166104
#define  ATB_DEMOD_FREQ_CR_TTO_DIF_MGN_SHFT_4_0_inst_addr                        "0x019E"
#define  set_ATB_DEMOD_FREQ_CR_TTO_DIF_MGN_SHFT_4_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_DIF_MGN_SHFT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TTO_DIF_MGN_SHFT_4_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_DIF_MGN_SHFT_4_0_reg))
#define  ATB_DEMOD_FREQ_CR_TTO_DIF_MGN_SHFT_4_0_cr_tto_dif_mgn_shft_4_0_shift    (0)
#define  ATB_DEMOD_FREQ_CR_TTO_DIF_MGN_SHFT_4_0_cr_tto_dif_mgn_shft_4_0_mask     (0x0000001F)
#define  ATB_DEMOD_FREQ_CR_TTO_DIF_MGN_SHFT_4_0_cr_tto_dif_mgn_shft_4_0(data)    (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_CR_TTO_DIF_MGN_SHFT_4_0_get_cr_tto_dif_mgn_shft_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_7_0                                      0x18166108
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_7_0_reg_addr                              "0xB8166108"
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_7_0_reg                                   0xB8166108
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_7_0_inst_addr                             "0x019F"
#define  set_ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_7_0_ro_tto_dif_mgn_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_7_0_ro_tto_dif_mgn_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_7_0_ro_tto_dif_mgn_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_7_0_get_ro_tto_dif_mgn_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_15_8                                     0x1816610C
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_15_8_reg_addr                             "0xB816610C"
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_15_8_reg                                  0xB816610C
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_15_8_inst_addr                            "0x01A0"
#define  set_ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_15_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_15_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_15_8_ro_tto_dif_mgn_15_8_shift            (0)
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_15_8_ro_tto_dif_mgn_15_8_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_15_8_ro_tto_dif_mgn_15_8(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_TTO_DIF_MGN_15_8_get_ro_tto_dif_mgn_15_8(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_7_0                                      0x18166110
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_7_0_reg_addr                              "0xB8166110"
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_7_0_reg                                   0xB8166110
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_7_0_inst_addr                             "0x01A1"
#define  set_ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_7_0_ro_dat_tto_val_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_7_0_ro_dat_tto_val_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_7_0_ro_dat_tto_val_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_7_0_get_ro_dat_tto_val_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_15_8                                     0x18166114
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_15_8_reg_addr                             "0xB8166114"
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_15_8_reg                                  0xB8166114
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_15_8_inst_addr                            "0x01A2"
#define  set_ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_15_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_15_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_15_8_ro_dat_tto_val_15_8_shift            (0)
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_15_8_ro_dat_tto_val_15_8_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_15_8_ro_dat_tto_val_15_8(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_15_8_get_ro_dat_tto_val_15_8(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_23_16                                    0x18166118
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_23_16_reg_addr                            "0xB8166118"
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_23_16_reg                                 0xB8166118
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_23_16_inst_addr                           "0x01A3"
#define  set_ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_23_16_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_23_16_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_23_16_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_23_16_ro_dat_tto_val_23_16_shift          (0)
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_23_16_ro_dat_tto_val_23_16_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_23_16_ro_dat_tto_val_23_16(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_23_16_get_ro_dat_tto_val_23_16(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_31_24                                    0x1816611C
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_31_24_reg_addr                            "0xB816611C"
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_31_24_reg                                 0xB816611C
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_31_24_inst_addr                           "0x01A4"
#define  set_ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_31_24_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_31_24_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_31_24_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_31_24_ro_dat_tto_val_31_24_shift          (0)
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_31_24_ro_dat_tto_val_31_24_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_31_24_ro_dat_tto_val_31_24(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_31_24_get_ro_dat_tto_val_31_24(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_39_32                                    0x18166120
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_39_32_reg_addr                            "0xB8166120"
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_39_32_reg                                 0xB8166120
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_39_32_inst_addr                           "0x01A5"
#define  set_ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_39_32_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_39_32_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_39_32_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_39_32_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_39_32_ro_dat_tto_val_39_32_shift          (0)
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_39_32_ro_dat_tto_val_39_32_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_39_32_ro_dat_tto_val_39_32(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_TTO_VAL_39_32_get_ro_dat_tto_val_39_32(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_7_0                                      0x18166124
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_7_0_reg_addr                              "0xB8166124"
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_7_0_reg                                   0xB8166124
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_7_0_inst_addr                             "0x01A6"
#define  set_ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_7_0_ro_cmm_tto_val_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_7_0_ro_cmm_tto_val_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_7_0_ro_cmm_tto_val_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_7_0_get_ro_cmm_tto_val_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_15_8                                     0x18166128
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_15_8_reg_addr                             "0xB8166128"
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_15_8_reg                                  0xB8166128
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_15_8_inst_addr                            "0x01A7"
#define  set_ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_15_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_15_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_15_8_ro_cmm_tto_val_15_8_shift            (0)
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_15_8_ro_cmm_tto_val_15_8_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_15_8_ro_cmm_tto_val_15_8(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_15_8_get_ro_cmm_tto_val_15_8(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_23_16                                    0x1816612C
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_23_16_reg_addr                            "0xB816612C"
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_23_16_reg                                 0xB816612C
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_23_16_inst_addr                           "0x01A8"
#define  set_ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_23_16_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_23_16_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_23_16_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_23_16_ro_cmm_tto_val_23_16_shift          (0)
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_23_16_ro_cmm_tto_val_23_16_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_23_16_ro_cmm_tto_val_23_16(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_23_16_get_ro_cmm_tto_val_23_16(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_31_24                                    0x18166130
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_31_24_reg_addr                            "0xB8166130"
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_31_24_reg                                 0xB8166130
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_31_24_inst_addr                           "0x01A9"
#define  set_ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_31_24_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_31_24_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_31_24_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_31_24_ro_cmm_tto_val_31_24_shift          (0)
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_31_24_ro_cmm_tto_val_31_24_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_31_24_ro_cmm_tto_val_31_24(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_31_24_get_ro_cmm_tto_val_31_24(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_39_32                                    0x18166134
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_39_32_reg_addr                            "0xB8166134"
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_39_32_reg                                 0xB8166134
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_39_32_inst_addr                           "0x01AA"
#define  set_ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_39_32_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_39_32_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_39_32_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_39_32_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_39_32_ro_cmm_tto_val_39_32_shift          (0)
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_39_32_ro_cmm_tto_val_39_32_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_39_32_ro_cmm_tto_val_39_32(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_TTO_VAL_39_32_get_ro_cmm_tto_val_39_32(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_7_0                              0x18166138
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_7_0_reg_addr                      "0xB8166138"
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_7_0_reg                           0xB8166138
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_7_0_inst_addr                     "0x01AB"
#define  set_ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_7_0_cr_dj_ept_rst_duration_7_0_shift (0)
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_7_0_cr_dj_ept_rst_duration_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_7_0_cr_dj_ept_rst_duration_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_7_0_get_cr_dj_ept_rst_duration_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_15_8                             0x1816613C
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_15_8_reg_addr                     "0xB816613C"
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_15_8_reg                          0xB816613C
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_15_8_inst_addr                    "0x01AC"
#define  set_ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_15_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_15_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_15_8_cr_dj_ept_rst_duration_15_8_shift (0)
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_15_8_cr_dj_ept_rst_duration_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_15_8_cr_dj_ept_rst_duration_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_DURATION_15_8_get_cr_dj_ept_rst_duration_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_TIMES_7_0                                 0x18166140
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_TIMES_7_0_reg_addr                         "0xB8166140"
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_TIMES_7_0_reg                              0xB8166140
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_TIMES_7_0_inst_addr                        "0x01AD"
#define  set_ATB_DEMOD_FREQ_CR_DJ_EPT_RST_TIMES_7_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_DJ_EPT_RST_TIMES_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_DJ_EPT_RST_TIMES_7_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_DJ_EPT_RST_TIMES_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_TIMES_7_0_cr_dj_ept_rst_times_7_0_shift    (0)
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_TIMES_7_0_cr_dj_ept_rst_times_7_0_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_TIMES_7_0_cr_dj_ept_rst_times_7_0(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_DJ_EPT_RST_TIMES_7_0_get_cr_dj_ept_rst_times_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PCR_ST_NUM_7_0                                       0x18166144
#define  ATB_DEMOD_FREQ_CR_PCR_ST_NUM_7_0_reg_addr                               "0xB8166144"
#define  ATB_DEMOD_FREQ_CR_PCR_ST_NUM_7_0_reg                                    0xB8166144
#define  ATB_DEMOD_FREQ_CR_PCR_ST_NUM_7_0_inst_addr                              "0x01AE"
#define  set_ATB_DEMOD_FREQ_CR_PCR_ST_NUM_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PCR_ST_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PCR_ST_NUM_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PCR_ST_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_PCR_ST_NUM_7_0_cr_pcr_st_num_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_CR_PCR_ST_NUM_7_0_cr_pcr_st_num_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PCR_ST_NUM_7_0_cr_pcr_st_num_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PCR_ST_NUM_7_0_get_cr_pcr_st_num_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_EN                                         0x18166148
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_EN_reg_addr                                 "0xB8166148"
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_EN_reg                                      0xB8166148
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_EN_inst_addr                                "0x01AF"
#define  set_ATB_DEMOD_FREQ_CR_RANDOM_TS_EN_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_RANDOM_TS_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_RANDOM_TS_EN_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_RANDOM_TS_EN_reg))
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_EN_cr_random_ts_en_shift                    (0)
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_EN_cr_random_ts_en_mask                     (0x00000001)
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_EN_cr_random_ts_en(data)                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_EN_get_cr_random_ts_en(data)                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_7_0                                   0x1816614C
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_7_0_reg_addr                           "0xB816614C"
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_7_0_reg                                0xB816614C
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_7_0_inst_addr                          "0x01B0"
#define  set_ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_7_0_cr_random_ts_rate_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_7_0_cr_random_ts_rate_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_7_0_cr_random_ts_rate_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_7_0_get_cr_random_ts_rate_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_15_8                                  0x18166150
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_15_8_reg_addr                          "0xB8166150"
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_15_8_reg                               0xB8166150
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_15_8_inst_addr                         "0x01B1"
#define  set_ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_15_8_cr_random_ts_rate_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_15_8_cr_random_ts_rate_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_15_8_cr_random_ts_rate_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_RANDOM_TS_RATE_15_8_get_cr_random_ts_rate_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_MAC_RST_ENB3_7_0                                        0x18166154
#define  ATB_DEMOD_FREQ_MAC_RST_ENB3_7_0_reg_addr                                "0xB8166154"
#define  ATB_DEMOD_FREQ_MAC_RST_ENB3_7_0_reg                                     0xB8166154
#define  ATB_DEMOD_FREQ_MAC_RST_ENB3_7_0_inst_addr                               "0x01B2"
#define  set_ATB_DEMOD_FREQ_MAC_RST_ENB3_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_ENB3_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAC_RST_ENB3_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_ENB3_7_0_reg))
#define  ATB_DEMOD_FREQ_MAC_RST_ENB3_7_0_mac_rst_enb3_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_MAC_RST_ENB3_7_0_mac_rst_enb3_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_MAC_RST_ENB3_7_0_mac_rst_enb3_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_MAC_RST_ENB3_7_0_get_mac_rst_enb3_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_MAC_WCH_ENB3_7_0                                        0x18166158
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB3_7_0_reg_addr                                "0xB8166158"
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB3_7_0_reg                                     0xB8166158
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB3_7_0_inst_addr                               "0x01B3"
#define  set_ATB_DEMOD_FREQ_MAC_WCH_ENB3_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_WCH_ENB3_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAC_WCH_ENB3_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_WCH_ENB3_7_0_reg))
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB3_7_0_mac_wch_enb3_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB3_7_0_mac_wch_enb3_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB3_7_0_mac_wch_enb3_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_MAC_WCH_ENB3_7_0_get_mac_wch_enb3_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_MAC_RST_TAB3_7_0                                        0x1816615C
#define  ATB_DEMOD_FREQ_MAC_RST_TAB3_7_0_reg_addr                                "0xB816615C"
#define  ATB_DEMOD_FREQ_MAC_RST_TAB3_7_0_reg                                     0xB816615C
#define  ATB_DEMOD_FREQ_MAC_RST_TAB3_7_0_inst_addr                               "0x01B4"
#define  set_ATB_DEMOD_FREQ_MAC_RST_TAB3_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_TAB3_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAC_RST_TAB3_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_RST_TAB3_7_0_reg))
#define  ATB_DEMOD_FREQ_MAC_RST_TAB3_7_0_mac_rst_tab3_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_MAC_RST_TAB3_7_0_mac_rst_tab3_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_MAC_RST_TAB3_7_0_mac_rst_tab3_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_MAC_RST_TAB3_7_0_get_mac_rst_tab3_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_7_0                                         0x18166160
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_7_0_reg_addr                                 "0xB8166160"
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_7_0_reg                                      0xB8166160
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_7_0_inst_addr                                "0x01B5"
#define  set_ATB_DEMOD_FREQ_RO_DJ_DEPTH_7_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ_DEPTH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DJ_DEPTH_7_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ_DEPTH_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_7_0_ro_dj_depth_7_0_shift                    (0)
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_7_0_ro_dj_depth_7_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_7_0_ro_dj_depth_7_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_7_0_get_ro_dj_depth_7_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_15_8                                        0x18166164
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_15_8_reg_addr                                "0xB8166164"
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_15_8_reg                                     0xB8166164
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_15_8_inst_addr                               "0x01B6"
#define  set_ATB_DEMOD_FREQ_RO_DJ_DEPTH_15_8_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ_DEPTH_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DJ_DEPTH_15_8_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ_DEPTH_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_15_8_ro_dj_depth_15_8_shift                  (0)
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_15_8_ro_dj_depth_15_8_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_15_8_ro_dj_depth_15_8(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DJ_DEPTH_15_8_get_ro_dj_depth_15_8(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PCR_MAX_7_0                                          0x18166168
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_7_0_reg_addr                                  "0xB8166168"
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_7_0_reg                                       0xB8166168
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_7_0_inst_addr                                 "0x01B7"
#define  set_ATB_DEMOD_FREQ_RO_PCR_MAX_7_0_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PCR_MAX_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PCR_MAX_7_0_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PCR_MAX_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_7_0_ro_pcr_max_7_0_shift                      (0)
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_7_0_ro_pcr_max_7_0_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_7_0_ro_pcr_max_7_0(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_7_0_get_ro_pcr_max_7_0(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PCR_MAX_15_8                                         0x1816616C
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_15_8_reg_addr                                 "0xB816616C"
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_15_8_reg                                      0xB816616C
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_15_8_inst_addr                                "0x01B8"
#define  set_ATB_DEMOD_FREQ_RO_PCR_MAX_15_8_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PCR_MAX_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PCR_MAX_15_8_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PCR_MAX_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_15_8_ro_pcr_max_15_8_shift                    (0)
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_15_8_ro_pcr_max_15_8_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_15_8_ro_pcr_max_15_8(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PCR_MAX_15_8_get_ro_pcr_max_15_8(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PCR_MIN_7_0                                          0x18166170
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_7_0_reg_addr                                  "0xB8166170"
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_7_0_reg                                       0xB8166170
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_7_0_inst_addr                                 "0x01B9"
#define  set_ATB_DEMOD_FREQ_RO_PCR_MIN_7_0_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PCR_MIN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PCR_MIN_7_0_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PCR_MIN_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_7_0_ro_pcr_min_7_0_shift                      (0)
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_7_0_ro_pcr_min_7_0_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_7_0_ro_pcr_min_7_0(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_7_0_get_ro_pcr_min_7_0(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PCR_MIN_15_8                                         0x18166174
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_15_8_reg_addr                                 "0xB8166174"
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_15_8_reg                                      0xB8166174
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_15_8_inst_addr                                "0x01BA"
#define  set_ATB_DEMOD_FREQ_RO_PCR_MIN_15_8_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PCR_MIN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PCR_MIN_15_8_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PCR_MIN_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_15_8_ro_pcr_min_15_8_shift                    (0)
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_15_8_ro_pcr_min_15_8_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_15_8_ro_pcr_min_15_8(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PCR_MIN_15_8_get_ro_pcr_min_15_8(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_7_0                                       0x18166178
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_7_0_reg_addr                               "0xB8166178"
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_7_0_reg                                    0xB8166178
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_7_0_inst_addr                              "0x01BB"
#define  set_ATB_DEMOD_FREQ_CR_TTO_RST_TH_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_RST_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TTO_RST_TH_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_RST_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_7_0_cr_tto_rst_th_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_7_0_cr_tto_rst_th_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_7_0_cr_tto_rst_th_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_7_0_get_cr_tto_rst_th_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DJ1_OVFLOW                                           0x1816617C
#define  ATB_DEMOD_FREQ_RO_DJ1_OVFLOW_reg_addr                                   "0xB816617C"
#define  ATB_DEMOD_FREQ_RO_DJ1_OVFLOW_reg                                        0xB816617C
#define  ATB_DEMOD_FREQ_RO_DJ1_OVFLOW_inst_addr                                  "0x01BC"
#define  set_ATB_DEMOD_FREQ_RO_DJ1_OVFLOW_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ1_OVFLOW_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DJ1_OVFLOW_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ1_OVFLOW_reg))
#define  ATB_DEMOD_FREQ_RO_DJ1_OVFLOW_ro_dj1_ovflow_shift                        (0)
#define  ATB_DEMOD_FREQ_RO_DJ1_OVFLOW_ro_dj1_ovflow_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_RO_DJ1_OVFLOW_ro_dj1_ovflow(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_DJ1_OVFLOW_get_ro_dj1_ovflow(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_7_0                                        0x18166180
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_7_0_reg_addr                                "0xB8166180"
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_7_0_reg                                     0xB8166180
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_7_0_inst_addr                               "0x01BD"
#define  set_ATB_DEMOD_FREQ_RO_DJ1_DEPTH_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ1_DEPTH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DJ1_DEPTH_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ1_DEPTH_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_7_0_ro_dj1_depth_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_7_0_ro_dj1_depth_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_7_0_ro_dj1_depth_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_7_0_get_ro_dj1_depth_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_15_8                                       0x18166184
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_15_8_reg_addr                               "0xB8166184"
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_15_8_reg                                    0xB8166184
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_15_8_inst_addr                              "0x01BE"
#define  set_ATB_DEMOD_FREQ_RO_DJ1_DEPTH_15_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ1_DEPTH_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DJ1_DEPTH_15_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ1_DEPTH_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_15_8_ro_dj1_depth_15_8_shift                (0)
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_15_8_ro_dj1_depth_15_8_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_15_8_ro_dj1_depth_15_8(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DJ1_DEPTH_15_8_get_ro_dj1_depth_15_8(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DJ2_OVFLOW                                           0x18166188
#define  ATB_DEMOD_FREQ_RO_DJ2_OVFLOW_reg_addr                                   "0xB8166188"
#define  ATB_DEMOD_FREQ_RO_DJ2_OVFLOW_reg                                        0xB8166188
#define  ATB_DEMOD_FREQ_RO_DJ2_OVFLOW_inst_addr                                  "0x01BF"
#define  set_ATB_DEMOD_FREQ_RO_DJ2_OVFLOW_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ2_OVFLOW_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DJ2_OVFLOW_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ2_OVFLOW_reg))
#define  ATB_DEMOD_FREQ_RO_DJ2_OVFLOW_ro_dj2_ovflow_shift                        (0)
#define  ATB_DEMOD_FREQ_RO_DJ2_OVFLOW_ro_dj2_ovflow_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_RO_DJ2_OVFLOW_ro_dj2_ovflow(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_DJ2_OVFLOW_get_ro_dj2_ovflow(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_7_0                                        0x1816618C
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_7_0_reg_addr                                "0xB816618C"
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_7_0_reg                                     0xB816618C
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_7_0_inst_addr                               "0x01C0"
#define  set_ATB_DEMOD_FREQ_RO_DJ2_DEPTH_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ2_DEPTH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DJ2_DEPTH_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ2_DEPTH_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_7_0_ro_dj2_depth_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_7_0_ro_dj2_depth_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_7_0_ro_dj2_depth_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_7_0_get_ro_dj2_depth_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_15_8                                       0x18166190
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_15_8_reg_addr                               "0xB8166190"
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_15_8_reg                                    0xB8166190
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_15_8_inst_addr                              "0x01C1"
#define  set_ATB_DEMOD_FREQ_RO_DJ2_DEPTH_15_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ2_DEPTH_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DJ2_DEPTH_15_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DJ2_DEPTH_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_15_8_ro_dj2_depth_15_8_shift                (0)
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_15_8_ro_dj2_depth_15_8_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_15_8_ro_dj2_depth_15_8(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DJ2_DEPTH_15_8_get_ro_dj2_depth_15_8(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_ALLERR_RST_MODE                                      0x18166194
#define  ATB_DEMOD_FREQ_CR_ALLERR_RST_MODE_reg_addr                              "0xB8166194"
#define  ATB_DEMOD_FREQ_CR_ALLERR_RST_MODE_reg                                   0xB8166194
#define  ATB_DEMOD_FREQ_CR_ALLERR_RST_MODE_inst_addr                             "0x01C2"
#define  set_ATB_DEMOD_FREQ_CR_ALLERR_RST_MODE_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_ALLERR_RST_MODE_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_ALLERR_RST_MODE_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_ALLERR_RST_MODE_reg))
#define  ATB_DEMOD_FREQ_CR_ALLERR_RST_MODE_cr_allerr_rst_mode_shift              (0)
#define  ATB_DEMOD_FREQ_CR_ALLERR_RST_MODE_cr_allerr_rst_mode_mask               (0x00000001)
#define  ATB_DEMOD_FREQ_CR_ALLERR_RST_MODE_cr_allerr_rst_mode(data)              (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_ALLERR_RST_MODE_get_cr_allerr_rst_mode(data)          (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_ISCR_COMP_EN                                         0x18166198
#define  ATB_DEMOD_FREQ_CR_ISCR_COMP_EN_reg_addr                                 "0xB8166198"
#define  ATB_DEMOD_FREQ_CR_ISCR_COMP_EN_reg                                      0xB8166198
#define  ATB_DEMOD_FREQ_CR_ISCR_COMP_EN_inst_addr                                "0x01C3"
#define  set_ATB_DEMOD_FREQ_CR_ISCR_COMP_EN_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_ISCR_COMP_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_ISCR_COMP_EN_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_ISCR_COMP_EN_reg))
#define  ATB_DEMOD_FREQ_CR_ISCR_COMP_EN_cr_iscr_comp_en_shift                    (0)
#define  ATB_DEMOD_FREQ_CR_ISCR_COMP_EN_cr_iscr_comp_en_mask                     (0x00000001)
#define  ATB_DEMOD_FREQ_CR_ISCR_COMP_EN_cr_iscr_comp_en(data)                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_ISCR_COMP_EN_get_cr_iscr_comp_en(data)                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_ISCR_DIF_MGN_SHFT_4_0                                0x1816619C
#define  ATB_DEMOD_FREQ_CR_ISCR_DIF_MGN_SHFT_4_0_reg_addr                        "0xB816619C"
#define  ATB_DEMOD_FREQ_CR_ISCR_DIF_MGN_SHFT_4_0_reg                             0xB816619C
#define  ATB_DEMOD_FREQ_CR_ISCR_DIF_MGN_SHFT_4_0_inst_addr                       "0x01C4"
#define  set_ATB_DEMOD_FREQ_CR_ISCR_DIF_MGN_SHFT_4_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_ISCR_DIF_MGN_SHFT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_ISCR_DIF_MGN_SHFT_4_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_ISCR_DIF_MGN_SHFT_4_0_reg))
#define  ATB_DEMOD_FREQ_CR_ISCR_DIF_MGN_SHFT_4_0_cr_iscr_dif_mgn_shft_4_0_shift  (0)
#define  ATB_DEMOD_FREQ_CR_ISCR_DIF_MGN_SHFT_4_0_cr_iscr_dif_mgn_shft_4_0_mask   (0x0000001F)
#define  ATB_DEMOD_FREQ_CR_ISCR_DIF_MGN_SHFT_4_0_cr_iscr_dif_mgn_shft_4_0(data)  (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_CR_ISCR_DIF_MGN_SHFT_4_0_get_cr_iscr_dif_mgn_shft_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_7_0                                    0x181661A0
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_7_0_reg_addr                            "0xB81661A0"
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_7_0_reg                                 0xB81661A0
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_7_0_inst_addr                           "0x01C5"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_7_0_par_iscr_dif_mgn_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_7_0_par_iscr_dif_mgn_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_7_0_par_iscr_dif_mgn_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_7_0_get_par_iscr_dif_mgn_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_15_8                                   0x181661A4
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_15_8_reg_addr                           "0xB81661A4"
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_15_8_reg                                0xB81661A4
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_15_8_inst_addr                          "0x01C6"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_15_8_par_iscr_dif_mgn_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_15_8_par_iscr_dif_mgn_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_15_8_par_iscr_dif_mgn_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_DIF_MGN_15_8_get_par_iscr_dif_mgn_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_ISCR_RST_MGN_SHFT_4_0                                0x181661A8
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_MGN_SHFT_4_0_reg_addr                        "0xB81661A8"
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_MGN_SHFT_4_0_reg                             0xB81661A8
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_MGN_SHFT_4_0_inst_addr                       "0x01C7"
#define  set_ATB_DEMOD_FREQ_CR_ISCR_RST_MGN_SHFT_4_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_ISCR_RST_MGN_SHFT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_ISCR_RST_MGN_SHFT_4_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_ISCR_RST_MGN_SHFT_4_0_reg))
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_MGN_SHFT_4_0_cr_iscr_rst_mgn_shft_4_0_shift  (0)
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_MGN_SHFT_4_0_cr_iscr_rst_mgn_shft_4_0_mask   (0x0000001F)
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_MGN_SHFT_4_0_cr_iscr_rst_mgn_shft_4_0(data)  (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_MGN_SHFT_4_0_get_cr_iscr_rst_mgn_shft_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_7_0                                    0x181661AC
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_7_0_reg_addr                            "0xB81661AC"
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_7_0_reg                                 0xB81661AC
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_7_0_inst_addr                           "0x01C8"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_7_0_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_7_0_par_iscr_rst_mgn_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_7_0_par_iscr_rst_mgn_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_7_0_par_iscr_rst_mgn_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_7_0_get_par_iscr_rst_mgn_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_15_8                                   0x181661B0
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_15_8_reg_addr                           "0xB81661B0"
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_15_8_reg                                0xB81661B0
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_15_8_inst_addr                          "0x01C9"
#define  set_ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_15_8_reg))
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_15_8_par_iscr_rst_mgn_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_15_8_par_iscr_rst_mgn_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_15_8_par_iscr_rst_mgn_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_ISCR_RST_MGN_15_8_get_par_iscr_rst_mgn_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_ISCR_RST_NUM_7_0                                     0x181661B4
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_NUM_7_0_reg_addr                             "0xB81661B4"
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_NUM_7_0_reg                                  0xB81661B4
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_NUM_7_0_inst_addr                            "0x01CA"
#define  set_ATB_DEMOD_FREQ_CR_ISCR_RST_NUM_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_ISCR_RST_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_ISCR_RST_NUM_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_ISCR_RST_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_NUM_7_0_cr_iscr_rst_num_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_NUM_7_0_cr_iscr_rst_num_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_NUM_7_0_cr_iscr_rst_num_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_ISCR_RST_NUM_7_0_get_cr_iscr_rst_num_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_7_0                                   0x181661B8
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_7_0_reg_addr                           "0xB81661B8"
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_7_0_reg                                0xB81661B8
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_7_0_inst_addr                          "0x01CB"
#define  set_ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_7_0_reg))
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_7_0_reg_pid_for_check_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_7_0_reg_pid_for_check_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_7_0_reg_pid_for_check_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_7_0_get_reg_pid_for_check_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_12_8                                  0x181661BC
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_12_8_reg_addr                          "0xB81661BC"
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_12_8_reg                               0xB81661BC
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_12_8_inst_addr                         "0x01CC"
#define  set_ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_12_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_12_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_12_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_12_8_reg))
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_12_8_reg_pid_for_check_12_8_shift      (0)
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_12_8_reg_pid_for_check_12_8_mask       (0x0000001F)
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_12_8_reg_pid_for_check_12_8(data)      (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_REG_PID_FOR_CHECK_12_8_get_reg_pid_for_check_12_8(data)  (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_RO_CONTINUITY_CHECK_1_0                                 0x181661C0
#define  ATB_DEMOD_FREQ_RO_CONTINUITY_CHECK_1_0_reg_addr                         "0xB81661C0"
#define  ATB_DEMOD_FREQ_RO_CONTINUITY_CHECK_1_0_reg                              0xB81661C0
#define  ATB_DEMOD_FREQ_RO_CONTINUITY_CHECK_1_0_inst_addr                        "0x01CD"
#define  set_ATB_DEMOD_FREQ_RO_CONTINUITY_CHECK_1_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CONTINUITY_CHECK_1_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CONTINUITY_CHECK_1_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CONTINUITY_CHECK_1_0_reg))
#define  ATB_DEMOD_FREQ_RO_CONTINUITY_CHECK_1_0_ro_continuity_check_1_0_shift    (0)
#define  ATB_DEMOD_FREQ_RO_CONTINUITY_CHECK_1_0_ro_continuity_check_1_0_mask     (0x00000003)
#define  ATB_DEMOD_FREQ_RO_CONTINUITY_CHECK_1_0_ro_continuity_check_1_0(data)    (0x00000003&(data))
#define  ATB_DEMOD_FREQ_RO_CONTINUITY_CHECK_1_0_get_ro_continuity_check_1_0(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_MODE                                      0x181661C4
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_MODE_reg_addr                              "0xB81661C4"
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_MODE_reg                                   0xB81661C4
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_MODE_inst_addr                             "0x01CE"
#define  set_ATB_DEMOD_FREQ_CR_TTO_RST_TH_MODE_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_RST_TH_MODE_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TTO_RST_TH_MODE_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_RST_TH_MODE_reg))
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_MODE_cr_tto_rst_th_mode_shift              (0)
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_MODE_cr_tto_rst_th_mode_mask               (0x00000001)
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_MODE_cr_tto_rst_th_mode(data)              (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_TTO_RST_TH_MODE_get_cr_tto_rst_th_mode(data)          (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_7_0                                 0x181661C8
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_7_0_reg_addr                         "0xB81661C8"
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_7_0_reg                              0xB81661C8
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_7_0_inst_addr                        "0x01CF"
#define  set_ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_7_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_7_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_7_0_cr_tto_rst_long_mgn_7_0_shift    (0)
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_7_0_cr_tto_rst_long_mgn_7_0_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_7_0_cr_tto_rst_long_mgn_7_0(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_7_0_get_cr_tto_rst_long_mgn_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_15_8                                0x181661CC
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_15_8_reg_addr                        "0xB81661CC"
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_15_8_reg                             0xB81661CC
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_15_8_inst_addr                       "0x01D0"
#define  set_ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_15_8_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_15_8_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_15_8_cr_tto_rst_long_mgn_15_8_shift  (0)
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_15_8_cr_tto_rst_long_mgn_15_8_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_15_8_cr_tto_rst_long_mgn_15_8(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_TTO_RST_LONG_MGN_15_8_get_cr_tto_rst_long_mgn_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_7_0                                0x181661D0
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_7_0_reg_addr                        "0xB81661D0"
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_7_0_reg                             0xB81661D0
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_7_0_inst_addr                       "0x01D1"
#define  set_ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_7_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_7_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_7_0_cr_tto_rst_short_mgn_7_0_shift  (0)
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_7_0_cr_tto_rst_short_mgn_7_0_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_7_0_cr_tto_rst_short_mgn_7_0(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_7_0_get_cr_tto_rst_short_mgn_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_15_8                               0x181661D4
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_15_8_reg_addr                       "0xB81661D4"
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_15_8_reg                            0xB81661D4
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_15_8_inst_addr                      "0x01D2"
#define  set_ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_15_8_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_15_8_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_15_8_cr_tto_rst_short_mgn_15_8_shift (0)
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_15_8_cr_tto_rst_short_mgn_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_15_8_cr_tto_rst_short_mgn_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_TTO_RST_SHORT_MGN_15_8_get_cr_tto_rst_short_mgn_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_DVBS                               0x181661D8
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_DVBS_reg_addr                       "0xB81661D8"
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_DVBS_reg                            0xB81661D8
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_DVBS_inst_addr                      "0x01D3"
#define  set_ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_DVBS_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_DVBS_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_DVBS_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_DVBS_reg))
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_DVBS_ts_fifo_rd_begin_num_dvbs_shift (0)
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_DVBS_ts_fifo_rd_begin_num_dvbs_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_DVBS_ts_fifo_rd_begin_num_dvbs(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_FIFO_RD_BEGIN_NUM_DVBS_get_ts_fifo_rd_begin_num_dvbs(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PAR_C2_BUF_DROP                                         0x181661DC
#define  ATB_DEMOD_FREQ_PAR_C2_BUF_DROP_reg_addr                                 "0xB81661DC"
#define  ATB_DEMOD_FREQ_PAR_C2_BUF_DROP_reg                                      0xB81661DC
#define  ATB_DEMOD_FREQ_PAR_C2_BUF_DROP_inst_addr                                "0x01D4"
#define  set_ATB_DEMOD_FREQ_PAR_C2_BUF_DROP_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_C2_BUF_DROP_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_C2_BUF_DROP_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_C2_BUF_DROP_reg))
#define  ATB_DEMOD_FREQ_PAR_C2_BUF_DROP_par_c2_buf_drop_shift                    (0)
#define  ATB_DEMOD_FREQ_PAR_C2_BUF_DROP_par_c2_buf_drop_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_C2_BUF_DROP_par_c2_buf_drop(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_C2_BUF_DROP_get_par_c2_buf_drop(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_BUFS_FORCE_VLD                                          0x181661E0
#define  ATB_DEMOD_FREQ_BUFS_FORCE_VLD_reg_addr                                  "0xB81661E0"
#define  ATB_DEMOD_FREQ_BUFS_FORCE_VLD_reg                                       0xB81661E0
#define  ATB_DEMOD_FREQ_BUFS_FORCE_VLD_inst_addr                                 "0x01D5"
#define  set_ATB_DEMOD_FREQ_BUFS_FORCE_VLD_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_BUFS_FORCE_VLD_reg)=data)
#define  get_ATB_DEMOD_FREQ_BUFS_FORCE_VLD_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_BUFS_FORCE_VLD_reg))
#define  ATB_DEMOD_FREQ_BUFS_FORCE_VLD_bufs_force_vld_shift                      (0)
#define  ATB_DEMOD_FREQ_BUFS_FORCE_VLD_bufs_force_vld_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_BUFS_FORCE_VLD_bufs_force_vld(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_BUFS_FORCE_VLD_get_bufs_force_vld(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_BUFS_FORCE_DAT                                          0x181661E4
#define  ATB_DEMOD_FREQ_BUFS_FORCE_DAT_reg_addr                                  "0xB81661E4"
#define  ATB_DEMOD_FREQ_BUFS_FORCE_DAT_reg                                       0xB81661E4
#define  ATB_DEMOD_FREQ_BUFS_FORCE_DAT_inst_addr                                 "0x01D6"
#define  set_ATB_DEMOD_FREQ_BUFS_FORCE_DAT_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_BUFS_FORCE_DAT_reg)=data)
#define  get_ATB_DEMOD_FREQ_BUFS_FORCE_DAT_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_BUFS_FORCE_DAT_reg))
#define  ATB_DEMOD_FREQ_BUFS_FORCE_DAT_bufs_force_dat_shift                      (0)
#define  ATB_DEMOD_FREQ_BUFS_FORCE_DAT_bufs_force_dat_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_BUFS_FORCE_DAT_bufs_force_dat(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_BUFS_FORCE_DAT_get_bufs_force_dat(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_BUFS_FORCE_CMM                                          0x181661E8
#define  ATB_DEMOD_FREQ_BUFS_FORCE_CMM_reg_addr                                  "0xB81661E8"
#define  ATB_DEMOD_FREQ_BUFS_FORCE_CMM_reg                                       0xB81661E8
#define  ATB_DEMOD_FREQ_BUFS_FORCE_CMM_inst_addr                                 "0x01D7"
#define  set_ATB_DEMOD_FREQ_BUFS_FORCE_CMM_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_BUFS_FORCE_CMM_reg)=data)
#define  get_ATB_DEMOD_FREQ_BUFS_FORCE_CMM_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_BUFS_FORCE_CMM_reg))
#define  ATB_DEMOD_FREQ_BUFS_FORCE_CMM_bufs_force_cmm_shift                      (0)
#define  ATB_DEMOD_FREQ_BUFS_FORCE_CMM_bufs_force_cmm_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_BUFS_FORCE_CMM_bufs_force_cmm(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_BUFS_FORCE_CMM_get_bufs_force_cmm(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_7_0                                        0x181661EC
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_7_0_reg_addr                                "0xB81661EC"
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_7_0_reg                                     0xB81661EC
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_7_0_inst_addr                               "0x01D8"
#define  set_ATB_DEMOD_FREQ_DJB_SD_DEPTH_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_DJB_SD_DEPTH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_DJB_SD_DEPTH_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_DJB_SD_DEPTH_7_0_reg))
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_7_0_djb_sd_depth_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_7_0_djb_sd_depth_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_7_0_djb_sd_depth_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_7_0_get_djb_sd_depth_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_9_8                                        0x181661F0
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_9_8_reg_addr                                "0xB81661F0"
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_9_8_reg                                     0xB81661F0
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_9_8_inst_addr                               "0x01D9"
#define  set_ATB_DEMOD_FREQ_DJB_SD_DEPTH_9_8_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_DJB_SD_DEPTH_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_DJB_SD_DEPTH_9_8_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_DJB_SD_DEPTH_9_8_reg))
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_9_8_djb_sd_depth_9_8_shift                  (0)
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_9_8_djb_sd_depth_9_8_mask                   (0x00000003)
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_9_8_djb_sd_depth_9_8(data)                  (0x00000003&(data))
#define  ATB_DEMOD_FREQ_DJB_SD_DEPTH_9_8_get_djb_sd_depth_9_8(data)              (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PAR_CDS_PACK_LIM                                        0x181661F4
#define  ATB_DEMOD_FREQ_PAR_CDS_PACK_LIM_reg_addr                                "0xB81661F4"
#define  ATB_DEMOD_FREQ_PAR_CDS_PACK_LIM_reg                                     0xB81661F4
#define  ATB_DEMOD_FREQ_PAR_CDS_PACK_LIM_inst_addr                               "0x01DA"
#define  set_ATB_DEMOD_FREQ_PAR_CDS_PACK_LIM_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CDS_PACK_LIM_reg)=data)
#define  get_ATB_DEMOD_FREQ_PAR_CDS_PACK_LIM_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PAR_CDS_PACK_LIM_reg))
#define  ATB_DEMOD_FREQ_PAR_CDS_PACK_LIM_par_cds_pack_lim_shift                  (0)
#define  ATB_DEMOD_FREQ_PAR_CDS_PACK_LIM_par_cds_pack_lim_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PAR_CDS_PACK_LIM_par_cds_pack_lim(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PAR_CDS_PACK_LIM_get_par_cds_pack_lim(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2_ISI_0                                                0x181661F8
#define  ATB_DEMOD_FREQ_S2_ISI_0_reg_addr                                        "0xB81661F8"
#define  ATB_DEMOD_FREQ_S2_ISI_0_reg                                             0xB81661F8
#define  ATB_DEMOD_FREQ_S2_ISI_0_inst_addr                                       "0x01DB"
#define  set_ATB_DEMOD_FREQ_S2_ISI_0_reg(data)                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2_ISI_0_reg                                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_0_reg))
#define  ATB_DEMOD_FREQ_S2_ISI_0_s2_isi_0_shift                                  (0)
#define  ATB_DEMOD_FREQ_S2_ISI_0_s2_isi_0_mask                                   (0x000000FF)
#define  ATB_DEMOD_FREQ_S2_ISI_0_s2_isi_0(data)                                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2_ISI_0_get_s2_isi_0(data)                              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2_ISI_1                                                0x181661FC
#define  ATB_DEMOD_FREQ_S2_ISI_1_reg_addr                                        "0xB81661FC"
#define  ATB_DEMOD_FREQ_S2_ISI_1_reg                                             0xB81661FC
#define  ATB_DEMOD_FREQ_S2_ISI_1_inst_addr                                       "0x01DC"
#define  set_ATB_DEMOD_FREQ_S2_ISI_1_reg(data)                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2_ISI_1_reg                                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_1_reg))
#define  ATB_DEMOD_FREQ_S2_ISI_1_s2_isi_1_shift                                  (0)
#define  ATB_DEMOD_FREQ_S2_ISI_1_s2_isi_1_mask                                   (0x000000FF)
#define  ATB_DEMOD_FREQ_S2_ISI_1_s2_isi_1(data)                                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2_ISI_1_get_s2_isi_1(data)                              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2_ISI_2                                                0x18166200
#define  ATB_DEMOD_FREQ_S2_ISI_2_reg_addr                                        "0xB8166200"
#define  ATB_DEMOD_FREQ_S2_ISI_2_reg                                             0xB8166200
#define  ATB_DEMOD_FREQ_S2_ISI_2_inst_addr                                       "0x01DD"
#define  set_ATB_DEMOD_FREQ_S2_ISI_2_reg(data)                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2_ISI_2_reg                                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_2_reg))
#define  ATB_DEMOD_FREQ_S2_ISI_2_s2_isi_2_shift                                  (0)
#define  ATB_DEMOD_FREQ_S2_ISI_2_s2_isi_2_mask                                   (0x000000FF)
#define  ATB_DEMOD_FREQ_S2_ISI_2_s2_isi_2(data)                                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2_ISI_2_get_s2_isi_2(data)                              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2_ISI_3                                                0x18166204
#define  ATB_DEMOD_FREQ_S2_ISI_3_reg_addr                                        "0xB8166204"
#define  ATB_DEMOD_FREQ_S2_ISI_3_reg                                             0xB8166204
#define  ATB_DEMOD_FREQ_S2_ISI_3_inst_addr                                       "0x01DE"
#define  set_ATB_DEMOD_FREQ_S2_ISI_3_reg(data)                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_3_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2_ISI_3_reg                                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_3_reg))
#define  ATB_DEMOD_FREQ_S2_ISI_3_s2_isi_3_shift                                  (0)
#define  ATB_DEMOD_FREQ_S2_ISI_3_s2_isi_3_mask                                   (0x000000FF)
#define  ATB_DEMOD_FREQ_S2_ISI_3_s2_isi_3(data)                                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2_ISI_3_get_s2_isi_3(data)                              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2_ISI_4                                                0x18166208
#define  ATB_DEMOD_FREQ_S2_ISI_4_reg_addr                                        "0xB8166208"
#define  ATB_DEMOD_FREQ_S2_ISI_4_reg                                             0xB8166208
#define  ATB_DEMOD_FREQ_S2_ISI_4_inst_addr                                       "0x01DF"
#define  set_ATB_DEMOD_FREQ_S2_ISI_4_reg(data)                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_4_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2_ISI_4_reg                                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_4_reg))
#define  ATB_DEMOD_FREQ_S2_ISI_4_s2_isi_4_shift                                  (0)
#define  ATB_DEMOD_FREQ_S2_ISI_4_s2_isi_4_mask                                   (0x000000FF)
#define  ATB_DEMOD_FREQ_S2_ISI_4_s2_isi_4(data)                                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2_ISI_4_get_s2_isi_4(data)                              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2_ISI_5                                                0x1816620C
#define  ATB_DEMOD_FREQ_S2_ISI_5_reg_addr                                        "0xB816620C"
#define  ATB_DEMOD_FREQ_S2_ISI_5_reg                                             0xB816620C
#define  ATB_DEMOD_FREQ_S2_ISI_5_inst_addr                                       "0x01E0"
#define  set_ATB_DEMOD_FREQ_S2_ISI_5_reg(data)                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_5_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2_ISI_5_reg                                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_5_reg))
#define  ATB_DEMOD_FREQ_S2_ISI_5_s2_isi_5_shift                                  (0)
#define  ATB_DEMOD_FREQ_S2_ISI_5_s2_isi_5_mask                                   (0x000000FF)
#define  ATB_DEMOD_FREQ_S2_ISI_5_s2_isi_5(data)                                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2_ISI_5_get_s2_isi_5(data)                              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2_ISI_6                                                0x18166210
#define  ATB_DEMOD_FREQ_S2_ISI_6_reg_addr                                        "0xB8166210"
#define  ATB_DEMOD_FREQ_S2_ISI_6_reg                                             0xB8166210
#define  ATB_DEMOD_FREQ_S2_ISI_6_inst_addr                                       "0x01E1"
#define  set_ATB_DEMOD_FREQ_S2_ISI_6_reg(data)                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_6_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2_ISI_6_reg                                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_6_reg))
#define  ATB_DEMOD_FREQ_S2_ISI_6_s2_isi_6_shift                                  (0)
#define  ATB_DEMOD_FREQ_S2_ISI_6_s2_isi_6_mask                                   (0x000000FF)
#define  ATB_DEMOD_FREQ_S2_ISI_6_s2_isi_6(data)                                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2_ISI_6_get_s2_isi_6(data)                              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2_ISI_7                                                0x18166214
#define  ATB_DEMOD_FREQ_S2_ISI_7_reg_addr                                        "0xB8166214"
#define  ATB_DEMOD_FREQ_S2_ISI_7_reg                                             0xB8166214
#define  ATB_DEMOD_FREQ_S2_ISI_7_inst_addr                                       "0x01E2"
#define  set_ATB_DEMOD_FREQ_S2_ISI_7_reg(data)                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_7_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2_ISI_7_reg                                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_7_reg))
#define  ATB_DEMOD_FREQ_S2_ISI_7_s2_isi_7_shift                                  (0)
#define  ATB_DEMOD_FREQ_S2_ISI_7_s2_isi_7_mask                                   (0x000000FF)
#define  ATB_DEMOD_FREQ_S2_ISI_7_s2_isi_7(data)                                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2_ISI_7_get_s2_isi_7(data)                              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2_ISI_NUM                                              0x18166218
#define  ATB_DEMOD_FREQ_S2_ISI_NUM_reg_addr                                      "0xB8166218"
#define  ATB_DEMOD_FREQ_S2_ISI_NUM_reg                                           0xB8166218
#define  ATB_DEMOD_FREQ_S2_ISI_NUM_inst_addr                                     "0x01E3"
#define  set_ATB_DEMOD_FREQ_S2_ISI_NUM_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_NUM_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2_ISI_NUM_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_NUM_reg))
#define  ATB_DEMOD_FREQ_S2_ISI_NUM_s2_isi_num_shift                              (0)
#define  ATB_DEMOD_FREQ_S2_ISI_NUM_s2_isi_num_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_S2_ISI_NUM_s2_isi_num(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2_ISI_NUM_get_s2_isi_num(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2_ISI_IDX                                              0x1816621C
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_reg_addr                                      "0xB816621C"
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_reg                                           0xB816621C
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_inst_addr                                     "0x01E4"
#define  set_ATB_DEMOD_FREQ_S2_ISI_IDX_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_IDX_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2_ISI_IDX_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_IDX_reg))
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_s2_isi_idx_shift                              (0)
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_s2_isi_idx_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_s2_isi_idx(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_get_s2_isi_idx(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2_ISI_IDX_EN                                           0x18166220
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_EN_reg_addr                                   "0xB8166220"
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_EN_reg                                        0xB8166220
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_EN_inst_addr                                  "0x01E5"
#define  set_ATB_DEMOD_FREQ_S2_ISI_IDX_EN_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_IDX_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2_ISI_IDX_EN_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_IDX_EN_reg))
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_EN_s2_isi_idx_en_shift                        (0)
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_EN_s2_isi_idx_en_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_EN_s2_isi_idx_en(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_S2_ISI_IDX_EN_get_s2_isi_idx_en(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_S2_ISI_ID                                               0x18166224
#define  ATB_DEMOD_FREQ_S2_ISI_ID_reg_addr                                       "0xB8166224"
#define  ATB_DEMOD_FREQ_S2_ISI_ID_reg                                            0xB8166224
#define  ATB_DEMOD_FREQ_S2_ISI_ID_inst_addr                                      "0x01E6"
#define  set_ATB_DEMOD_FREQ_S2_ISI_ID_reg(data)                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_ID_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2_ISI_ID_reg                                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_ID_reg))
#define  ATB_DEMOD_FREQ_S2_ISI_ID_s2_isi_id_shift                                (0)
#define  ATB_DEMOD_FREQ_S2_ISI_ID_s2_isi_id_mask                                 (0x000000FF)
#define  ATB_DEMOD_FREQ_S2_ISI_ID_s2_isi_id(data)                                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2_ISI_ID_get_s2_isi_id(data)                            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2_ISI_ID_EN                                            0x18166228
#define  ATB_DEMOD_FREQ_S2_ISI_ID_EN_reg_addr                                    "0xB8166228"
#define  ATB_DEMOD_FREQ_S2_ISI_ID_EN_reg                                         0xB8166228
#define  ATB_DEMOD_FREQ_S2_ISI_ID_EN_inst_addr                                   "0x01E7"
#define  set_ATB_DEMOD_FREQ_S2_ISI_ID_EN_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_ID_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2_ISI_ID_EN_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2_ISI_ID_EN_reg))
#define  ATB_DEMOD_FREQ_S2_ISI_ID_EN_s2_isi_id_en_shift                          (0)
#define  ATB_DEMOD_FREQ_S2_ISI_ID_EN_s2_isi_id_en_mask                           (0x00000001)
#define  ATB_DEMOD_FREQ_S2_ISI_ID_EN_s2_isi_id_en(data)                          (0x00000001&(data))
#define  ATB_DEMOD_FREQ_S2_ISI_ID_EN_get_s2_isi_id_en(data)                      (0x00000001&(data))

#define  ATB_DEMOD_FREQ_TS_CAL_WIN                                              0x1816622C
#define  ATB_DEMOD_FREQ_TS_CAL_WIN_reg_addr                                      "0xB816622C"
#define  ATB_DEMOD_FREQ_TS_CAL_WIN_reg                                           0xB816622C
#define  ATB_DEMOD_FREQ_TS_CAL_WIN_inst_addr                                     "0x01E8"
#define  set_ATB_DEMOD_FREQ_TS_CAL_WIN_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_CAL_WIN_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_CAL_WIN_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_CAL_WIN_reg))
#define  ATB_DEMOD_FREQ_TS_CAL_WIN_ts_cal_win_shift                              (0)
#define  ATB_DEMOD_FREQ_TS_CAL_WIN_ts_cal_win_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_CAL_WIN_ts_cal_win(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_CAL_WIN_get_ts_cal_win(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_CAL_RES_7_0                                          0x18166230
#define  ATB_DEMOD_FREQ_TS_CAL_RES_7_0_reg_addr                                  "0xB8166230"
#define  ATB_DEMOD_FREQ_TS_CAL_RES_7_0_reg                                       0xB8166230
#define  ATB_DEMOD_FREQ_TS_CAL_RES_7_0_inst_addr                                 "0x01E9"
#define  set_ATB_DEMOD_FREQ_TS_CAL_RES_7_0_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_CAL_RES_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_CAL_RES_7_0_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_CAL_RES_7_0_reg))
#define  ATB_DEMOD_FREQ_TS_CAL_RES_7_0_ts_cal_res_7_0_shift                      (0)
#define  ATB_DEMOD_FREQ_TS_CAL_RES_7_0_ts_cal_res_7_0_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_CAL_RES_7_0_ts_cal_res_7_0(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_CAL_RES_7_0_get_ts_cal_res_7_0(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_CAL_RES_15_8                                         0x18166234
#define  ATB_DEMOD_FREQ_TS_CAL_RES_15_8_reg_addr                                 "0xB8166234"
#define  ATB_DEMOD_FREQ_TS_CAL_RES_15_8_reg                                      0xB8166234
#define  ATB_DEMOD_FREQ_TS_CAL_RES_15_8_inst_addr                                "0x01EA"
#define  set_ATB_DEMOD_FREQ_TS_CAL_RES_15_8_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_CAL_RES_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_CAL_RES_15_8_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_CAL_RES_15_8_reg))
#define  ATB_DEMOD_FREQ_TS_CAL_RES_15_8_ts_cal_res_15_8_shift                    (0)
#define  ATB_DEMOD_FREQ_TS_CAL_RES_15_8_ts_cal_res_15_8_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_CAL_RES_15_8_ts_cal_res_15_8(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_CAL_RES_15_8_get_ts_cal_res_15_8(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_CAL_RES_19_16                                        0x18166238
#define  ATB_DEMOD_FREQ_TS_CAL_RES_19_16_reg_addr                                "0xB8166238"
#define  ATB_DEMOD_FREQ_TS_CAL_RES_19_16_reg                                     0xB8166238
#define  ATB_DEMOD_FREQ_TS_CAL_RES_19_16_inst_addr                               "0x01EB"
#define  set_ATB_DEMOD_FREQ_TS_CAL_RES_19_16_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_CAL_RES_19_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_CAL_RES_19_16_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_CAL_RES_19_16_reg))
#define  ATB_DEMOD_FREQ_TS_CAL_RES_19_16_ts_cal_res_19_16_shift                  (0)
#define  ATB_DEMOD_FREQ_TS_CAL_RES_19_16_ts_cal_res_19_16_mask                   (0x0000000F)
#define  ATB_DEMOD_FREQ_TS_CAL_RES_19_16_ts_cal_res_19_16(data)                  (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_TS_CAL_RES_19_16_get_ts_cal_res_19_16(data)              (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PER_CAL_WIN                                             0x1816623C
#define  ATB_DEMOD_FREQ_PER_CAL_WIN_reg_addr                                     "0xB816623C"
#define  ATB_DEMOD_FREQ_PER_CAL_WIN_reg                                          0xB816623C
#define  ATB_DEMOD_FREQ_PER_CAL_WIN_inst_addr                                    "0x01EC"
#define  set_ATB_DEMOD_FREQ_PER_CAL_WIN_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_WIN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PER_CAL_WIN_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_WIN_reg))
#define  ATB_DEMOD_FREQ_PER_CAL_WIN_per_cal_win_shift                            (0)
#define  ATB_DEMOD_FREQ_PER_CAL_WIN_per_cal_win_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_PER_CAL_WIN_per_cal_win(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PER_CAL_WIN_get_per_cal_win(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PER_CAL_RES_7_0                                         0x18166240
#define  ATB_DEMOD_FREQ_PER_CAL_RES_7_0_reg_addr                                 "0xB8166240"
#define  ATB_DEMOD_FREQ_PER_CAL_RES_7_0_reg                                      0xB8166240
#define  ATB_DEMOD_FREQ_PER_CAL_RES_7_0_inst_addr                                "0x01ED"
#define  set_ATB_DEMOD_FREQ_PER_CAL_RES_7_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_RES_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PER_CAL_RES_7_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_RES_7_0_reg))
#define  ATB_DEMOD_FREQ_PER_CAL_RES_7_0_per_cal_res_7_0_shift                    (0)
#define  ATB_DEMOD_FREQ_PER_CAL_RES_7_0_per_cal_res_7_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_PER_CAL_RES_7_0_per_cal_res_7_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PER_CAL_RES_7_0_get_per_cal_res_7_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PER_CAL_RES_15_8                                        0x18166244
#define  ATB_DEMOD_FREQ_PER_CAL_RES_15_8_reg_addr                                "0xB8166244"
#define  ATB_DEMOD_FREQ_PER_CAL_RES_15_8_reg                                     0xB8166244
#define  ATB_DEMOD_FREQ_PER_CAL_RES_15_8_inst_addr                               "0x01EE"
#define  set_ATB_DEMOD_FREQ_PER_CAL_RES_15_8_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_RES_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PER_CAL_RES_15_8_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_RES_15_8_reg))
#define  ATB_DEMOD_FREQ_PER_CAL_RES_15_8_per_cal_res_15_8_shift                  (0)
#define  ATB_DEMOD_FREQ_PER_CAL_RES_15_8_per_cal_res_15_8_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PER_CAL_RES_15_8_per_cal_res_15_8(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PER_CAL_RES_15_8_get_per_cal_res_15_8(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PER_CAL_RES_19_16                                       0x18166248
#define  ATB_DEMOD_FREQ_PER_CAL_RES_19_16_reg_addr                               "0xB8166248"
#define  ATB_DEMOD_FREQ_PER_CAL_RES_19_16_reg                                    0xB8166248
#define  ATB_DEMOD_FREQ_PER_CAL_RES_19_16_inst_addr                              "0x01EF"
#define  set_ATB_DEMOD_FREQ_PER_CAL_RES_19_16_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_RES_19_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PER_CAL_RES_19_16_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_RES_19_16_reg))
#define  ATB_DEMOD_FREQ_PER_CAL_RES_19_16_per_cal_res_19_16_shift                (0)
#define  ATB_DEMOD_FREQ_PER_CAL_RES_19_16_per_cal_res_19_16_mask                 (0x0000000F)
#define  ATB_DEMOD_FREQ_PER_CAL_RES_19_16_per_cal_res_19_16(data)                (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PER_CAL_RES_19_16_get_per_cal_res_19_16(data)            (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PER_CAL_ERR_7_0                                         0x1816624C
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_7_0_reg_addr                                 "0xB816624C"
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_7_0_reg                                      0xB816624C
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_7_0_inst_addr                                "0x01F0"
#define  set_ATB_DEMOD_FREQ_PER_CAL_ERR_7_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_ERR_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PER_CAL_ERR_7_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_ERR_7_0_reg))
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_7_0_per_cal_err_7_0_shift                    (0)
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_7_0_per_cal_err_7_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_7_0_per_cal_err_7_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_7_0_get_per_cal_err_7_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PER_CAL_ERR_15_8                                        0x18166250
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_15_8_reg_addr                                "0xB8166250"
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_15_8_reg                                     0xB8166250
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_15_8_inst_addr                               "0x01F1"
#define  set_ATB_DEMOD_FREQ_PER_CAL_ERR_15_8_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_ERR_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PER_CAL_ERR_15_8_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_ERR_15_8_reg))
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_15_8_per_cal_err_15_8_shift                  (0)
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_15_8_per_cal_err_15_8_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_15_8_per_cal_err_15_8(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_15_8_get_per_cal_err_15_8(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PER_CAL_ERR_19_16                                       0x18166254
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_19_16_reg_addr                               "0xB8166254"
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_19_16_reg                                    0xB8166254
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_19_16_inst_addr                              "0x01F2"
#define  set_ATB_DEMOD_FREQ_PER_CAL_ERR_19_16_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_ERR_19_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PER_CAL_ERR_19_16_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PER_CAL_ERR_19_16_reg))
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_19_16_per_cal_err_19_16_shift                (0)
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_19_16_per_cal_err_19_16_mask                 (0x0000000F)
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_19_16_per_cal_err_19_16(data)                (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PER_CAL_ERR_19_16_get_per_cal_err_19_16(data)            (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_MAC_CNTRL_1_7_0                                         0x18166258
#define  ATB_DEMOD_FREQ_MAC_CNTRL_1_7_0_reg_addr                                 "0xB8166258"
#define  ATB_DEMOD_FREQ_MAC_CNTRL_1_7_0_reg                                      0xB8166258
#define  ATB_DEMOD_FREQ_MAC_CNTRL_1_7_0_inst_addr                                "0x01F3"
#define  set_ATB_DEMOD_FREQ_MAC_CNTRL_1_7_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_CNTRL_1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAC_CNTRL_1_7_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_CNTRL_1_7_0_reg))
#define  ATB_DEMOD_FREQ_MAC_CNTRL_1_7_0_mac_cntrl_1_7_0_shift                    (0)
#define  ATB_DEMOD_FREQ_MAC_CNTRL_1_7_0_mac_cntrl_1_7_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_MAC_CNTRL_1_7_0_mac_cntrl_1_7_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_MAC_CNTRL_1_7_0_get_mac_cntrl_1_7_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_MAC_CNTRL_2_7_0                                         0x1816625C
#define  ATB_DEMOD_FREQ_MAC_CNTRL_2_7_0_reg_addr                                 "0xB816625C"
#define  ATB_DEMOD_FREQ_MAC_CNTRL_2_7_0_reg                                      0xB816625C
#define  ATB_DEMOD_FREQ_MAC_CNTRL_2_7_0_inst_addr                                "0x01F4"
#define  set_ATB_DEMOD_FREQ_MAC_CNTRL_2_7_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_CNTRL_2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAC_CNTRL_2_7_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_CNTRL_2_7_0_reg))
#define  ATB_DEMOD_FREQ_MAC_CNTRL_2_7_0_mac_cntrl_2_7_0_shift                    (0)
#define  ATB_DEMOD_FREQ_MAC_CNTRL_2_7_0_mac_cntrl_2_7_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_MAC_CNTRL_2_7_0_mac_cntrl_2_7_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_MAC_CNTRL_2_7_0_get_mac_cntrl_2_7_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_MAC_CNTRL_3_7_0                                         0x18166260
#define  ATB_DEMOD_FREQ_MAC_CNTRL_3_7_0_reg_addr                                 "0xB8166260"
#define  ATB_DEMOD_FREQ_MAC_CNTRL_3_7_0_reg                                      0xB8166260
#define  ATB_DEMOD_FREQ_MAC_CNTRL_3_7_0_inst_addr                                "0x01F5"
#define  set_ATB_DEMOD_FREQ_MAC_CNTRL_3_7_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_CNTRL_3_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAC_CNTRL_3_7_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAC_CNTRL_3_7_0_reg))
#define  ATB_DEMOD_FREQ_MAC_CNTRL_3_7_0_mac_cntrl_3_7_0_shift                    (0)
#define  ATB_DEMOD_FREQ_MAC_CNTRL_3_7_0_mac_cntrl_3_7_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_MAC_CNTRL_3_7_0_mac_cntrl_3_7_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_MAC_CNTRL_3_7_0_get_mac_cntrl_3_7_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CLEAR_PERSISTENT_ERROR_CNT                              0x18166264
#define  ATB_DEMOD_FREQ_CLEAR_PERSISTENT_ERROR_CNT_reg_addr                      "0xB8166264"
#define  ATB_DEMOD_FREQ_CLEAR_PERSISTENT_ERROR_CNT_reg                           0xB8166264
#define  ATB_DEMOD_FREQ_CLEAR_PERSISTENT_ERROR_CNT_inst_addr                     "0x01F6"
#define  set_ATB_DEMOD_FREQ_CLEAR_PERSISTENT_ERROR_CNT_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_CLEAR_PERSISTENT_ERROR_CNT_reg)=data)
#define  get_ATB_DEMOD_FREQ_CLEAR_PERSISTENT_ERROR_CNT_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CLEAR_PERSISTENT_ERROR_CNT_reg))
#define  ATB_DEMOD_FREQ_CLEAR_PERSISTENT_ERROR_CNT_clear_persistent_error_cnt_shift (0)
#define  ATB_DEMOD_FREQ_CLEAR_PERSISTENT_ERROR_CNT_clear_persistent_error_cnt_mask (0x00000001)
#define  ATB_DEMOD_FREQ_CLEAR_PERSISTENT_ERROR_CNT_clear_persistent_error_cnt(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CLEAR_PERSISTENT_ERROR_CNT_get_clear_persistent_error_cnt(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_7_0                             0x18166268
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_7_0_reg_addr                     "0xB8166268"
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_7_0_reg                          0xB8166268
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_7_0_inst_addr                    "0x01F7"
#define  set_ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_7_0_ro_persistent_error_cnt_7_0_shift (0)
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_7_0_ro_persistent_error_cnt_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_7_0_ro_persistent_error_cnt_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_7_0_get_ro_persistent_error_cnt_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_15_8                            0x1816626C
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_15_8_reg_addr                    "0xB816626C"
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_15_8_reg                         0xB816626C
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_15_8_inst_addr                   "0x01F8"
#define  set_ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_15_8_ro_persistent_error_cnt_15_8_shift (0)
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_15_8_ro_persistent_error_cnt_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_15_8_ro_persistent_error_cnt_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PERSISTENT_ERROR_CNT_15_8_get_ro_persistent_error_cnt_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_7_0                          0x18166270
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_7_0_reg_addr                  "0xB8166270"
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_7_0_reg                       0xB8166270
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_7_0_inst_addr                 "0x01F9"
#define  set_ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_7_0_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_7_0_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_7_0_params_symbol_rate_t_t2_c2_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_7_0_params_symbol_rate_t_t2_c2_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_7_0_params_symbol_rate_t_t2_c2_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_7_0_get_params_symbol_rate_t_t2_c2_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_9_8                          0x18166274
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_9_8_reg_addr                  "0xB8166274"
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_9_8_reg                       0xB8166274
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_9_8_inst_addr                 "0x01FA"
#define  set_ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_9_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_9_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_9_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_9_8_params_symbol_rate_t_t2_c2_9_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_9_8_params_symbol_rate_t_t2_c2_9_8_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_9_8_params_symbol_rate_t_t2_c2_9_8(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_SYMBOL_RATE_T_T2_C2_9_8_get_params_symbol_rate_t_t2_c2_9_8(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_TS_N_FB                                          0x18166278
#define  ATB_DEMOD_FREQ_PARAMS_TS_N_FB_reg_addr                                  "0xB8166278"
#define  ATB_DEMOD_FREQ_PARAMS_TS_N_FB_reg                                       0xB8166278
#define  ATB_DEMOD_FREQ_PARAMS_TS_N_FB_inst_addr                                 "0x01FB"
#define  set_ATB_DEMOD_FREQ_PARAMS_TS_N_FB_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_TS_N_FB_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_TS_N_FB_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_TS_N_FB_reg))
#define  ATB_DEMOD_FREQ_PARAMS_TS_N_FB_params_ts_n_fb_shift                      (0)
#define  ATB_DEMOD_FREQ_PARAMS_TS_N_FB_params_ts_n_fb_mask                       (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_TS_N_FB_params_ts_n_fb(data)                      (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_TS_N_FB_get_params_ts_n_fb(data)                  (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_TS_M_FB                                          0x1816627C
#define  ATB_DEMOD_FREQ_PARAMS_TS_M_FB_reg_addr                                  "0xB816627C"
#define  ATB_DEMOD_FREQ_PARAMS_TS_M_FB_reg                                       0xB816627C
#define  ATB_DEMOD_FREQ_PARAMS_TS_M_FB_inst_addr                                 "0x01FC"
#define  set_ATB_DEMOD_FREQ_PARAMS_TS_M_FB_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_TS_M_FB_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_TS_M_FB_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_TS_M_FB_reg))
#define  ATB_DEMOD_FREQ_PARAMS_TS_M_FB_params_ts_m_fb_shift                      (0)
#define  ATB_DEMOD_FREQ_PARAMS_TS_M_FB_params_ts_m_fb_mask                       (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_TS_M_FB_params_ts_m_fb(data)                      (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_TS_M_FB_get_params_ts_m_fb(data)                  (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_7_0                                    0x18166280
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_7_0_reg_addr                            "0xB8166280"
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_7_0_reg                                 0xB8166280
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_7_0_inst_addr                           "0x01FD"
#define  set_ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_7_0_reg))
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_7_0_pll_fp_avalb_reg_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_7_0_pll_fp_avalb_reg_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_7_0_pll_fp_avalb_reg_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_7_0_get_pll_fp_avalb_reg_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_15_8                                   0x18166284
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_15_8_reg_addr                           "0xB8166284"
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_15_8_reg                                0xB8166284
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_15_8_inst_addr                          "0x01FE"
#define  set_ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_15_8_reg))
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_15_8_pll_fp_avalb_reg_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_15_8_pll_fp_avalb_reg_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_15_8_pll_fp_avalb_reg_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_15_8_get_pll_fp_avalb_reg_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_23_16                                  0x18166288
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_23_16_reg_addr                          "0xB8166288"
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_23_16_reg                               0xB8166288
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_23_16_inst_addr                         "0x01FF"
#define  set_ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_23_16_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_23_16_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_23_16_reg))
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_23_16_pll_fp_avalb_reg_23_16_shift      (0)
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_23_16_pll_fp_avalb_reg_23_16_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_23_16_pll_fp_avalb_reg_23_16(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_23_16_get_pll_fp_avalb_reg_23_16(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_31_24                                  0x1816628C
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_31_24_reg_addr                          "0xB816628C"
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_31_24_reg                               0xB816628C
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_31_24_inst_addr                         "0x0200"
#define  set_ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_31_24_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_31_24_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_31_24_reg))
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_31_24_pll_fp_avalb_reg_31_24_shift      (0)
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_31_24_pll_fp_avalb_reg_31_24_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_31_24_pll_fp_avalb_reg_31_24(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PLL_FP_AVALB_REG_31_24_get_pll_fp_avalb_reg_31_24(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE                                   0x18166290
#define  ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_reg_addr                           "0xB8166290"
#define  ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_reg                                0xB8166290
#define  ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_inst_addr                          "0x0201"
#define  set_ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_reg))
#define  ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_ts_clk_self_cnt_force_shift        (1)
#define  ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_ts_clk_self_cnt_en_shift           (0)
#define  ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_ts_clk_self_cnt_force_mask         (0x00000002)
#define  ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_ts_clk_self_cnt_en_mask            (0x00000001)
#define  ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_ts_clk_self_cnt_force(data)        (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_ts_clk_self_cnt_en(data)           (0x00000001&(data))
#define  ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_get_ts_clk_self_cnt_force(data)    ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_TS_CLK_SELF_CNT_FORCE_get_ts_clk_self_cnt_en(data)       (0x00000001&(data))

#define  ATB_DEMOD_FREQ_DISABLE_TS_DROP_FOR_CNT_MODE                            0x18166294
#define  ATB_DEMOD_FREQ_DISABLE_TS_DROP_FOR_CNT_MODE_reg_addr                    "0xB8166294"
#define  ATB_DEMOD_FREQ_DISABLE_TS_DROP_FOR_CNT_MODE_reg                         0xB8166294
#define  ATB_DEMOD_FREQ_DISABLE_TS_DROP_FOR_CNT_MODE_inst_addr                   "0x0202"
#define  set_ATB_DEMOD_FREQ_DISABLE_TS_DROP_FOR_CNT_MODE_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_DISABLE_TS_DROP_FOR_CNT_MODE_reg)=data)
#define  get_ATB_DEMOD_FREQ_DISABLE_TS_DROP_FOR_CNT_MODE_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_DISABLE_TS_DROP_FOR_CNT_MODE_reg))
#define  ATB_DEMOD_FREQ_DISABLE_TS_DROP_FOR_CNT_MODE_disable_ts_drop_for_cnt_mode_shift (0)
#define  ATB_DEMOD_FREQ_DISABLE_TS_DROP_FOR_CNT_MODE_disable_ts_drop_for_cnt_mode_mask (0x00000001)
#define  ATB_DEMOD_FREQ_DISABLE_TS_DROP_FOR_CNT_MODE_disable_ts_drop_for_cnt_mode(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_DISABLE_TS_DROP_FOR_CNT_MODE_get_disable_ts_drop_for_cnt_mode(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PLL_CFG_REG_RDY                                         0x18166298
#define  ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_reg_addr                                 "0xB8166298"
#define  ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_reg                                      0xB8166298
#define  ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_inst_addr                                "0x0203"
#define  set_ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_reg)=data)
#define  get_ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_reg))
#define  ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_pll_cfg_reg_rdy_shift                    (5)
#define  ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_pll_cfg_reg_shift                        (0)
#define  ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_pll_cfg_reg_rdy_mask                     (0x00000020)
#define  ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_pll_cfg_reg_mask                         (0x0000001F)
#define  ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_pll_cfg_reg_rdy(data)                    (0x00000020&((data)<<5))
#define  ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_pll_cfg_reg(data)                        (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_get_pll_cfg_reg_rdy(data)                ((0x00000020&(data))>>5)
#define  ATB_DEMOD_FREQ_PLL_CFG_REG_RDY_get_pll_cfg_reg(data)                    (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_DBG_SEL_SPI                                             0x18168000
#define  ATB_DEMOD_FREQ_DBG_SEL_SPI_reg_addr                                     "0xB8168000"
#define  ATB_DEMOD_FREQ_DBG_SEL_SPI_reg                                          0xB8168000
#define  ATB_DEMOD_FREQ_DBG_SEL_SPI_inst_addr                                    "0x0204"
#define  set_ATB_DEMOD_FREQ_DBG_SEL_SPI_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_SPI_reg)=data)
#define  get_ATB_DEMOD_FREQ_DBG_SEL_SPI_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_SPI_reg))
#define  ATB_DEMOD_FREQ_DBG_SEL_SPI_dbg_sel_spi_shift                            (0)
#define  ATB_DEMOD_FREQ_DBG_SEL_SPI_dbg_sel_spi_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_DBG_SEL_SPI_dbg_sel_spi(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DBG_SEL_SPI_get_dbg_sel_spi(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DBG_SEL_LDPC                                            0x18168004
#define  ATB_DEMOD_FREQ_DBG_SEL_LDPC_reg_addr                                    "0xB8168004"
#define  ATB_DEMOD_FREQ_DBG_SEL_LDPC_reg                                         0xB8168004
#define  ATB_DEMOD_FREQ_DBG_SEL_LDPC_inst_addr                                   "0x0205"
#define  set_ATB_DEMOD_FREQ_DBG_SEL_LDPC_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_LDPC_reg)=data)
#define  get_ATB_DEMOD_FREQ_DBG_SEL_LDPC_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_LDPC_reg))
#define  ATB_DEMOD_FREQ_DBG_SEL_LDPC_dbg_sel_ldpc_shift                          (0)
#define  ATB_DEMOD_FREQ_DBG_SEL_LDPC_dbg_sel_ldpc_mask                           (0x000000FF)
#define  ATB_DEMOD_FREQ_DBG_SEL_LDPC_dbg_sel_ldpc(data)                          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DBG_SEL_LDPC_get_dbg_sel_ldpc(data)                      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DBG_SEL_BCH                                             0x18168008
#define  ATB_DEMOD_FREQ_DBG_SEL_BCH_reg_addr                                     "0xB8168008"
#define  ATB_DEMOD_FREQ_DBG_SEL_BCH_reg                                          0xB8168008
#define  ATB_DEMOD_FREQ_DBG_SEL_BCH_inst_addr                                    "0x0206"
#define  set_ATB_DEMOD_FREQ_DBG_SEL_BCH_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_BCH_reg)=data)
#define  get_ATB_DEMOD_FREQ_DBG_SEL_BCH_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_BCH_reg))
#define  ATB_DEMOD_FREQ_DBG_SEL_BCH_dbg_sel_bch_shift                            (0)
#define  ATB_DEMOD_FREQ_DBG_SEL_BCH_dbg_sel_bch_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_DBG_SEL_BCH_dbg_sel_bch(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DBG_SEL_BCH_get_dbg_sel_bch(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DBG_SEL_MAC                                             0x1816800C
#define  ATB_DEMOD_FREQ_DBG_SEL_MAC_reg_addr                                     "0xB816800C"
#define  ATB_DEMOD_FREQ_DBG_SEL_MAC_reg                                          0xB816800C
#define  ATB_DEMOD_FREQ_DBG_SEL_MAC_inst_addr                                    "0x0207"
#define  set_ATB_DEMOD_FREQ_DBG_SEL_MAC_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_MAC_reg)=data)
#define  get_ATB_DEMOD_FREQ_DBG_SEL_MAC_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_MAC_reg))
#define  ATB_DEMOD_FREQ_DBG_SEL_MAC_dbg_sel_mac_shift                            (0)
#define  ATB_DEMOD_FREQ_DBG_SEL_MAC_dbg_sel_mac_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_DBG_SEL_MAC_dbg_sel_mac(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DBG_SEL_MAC_get_dbg_sel_mac(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DBG_BUS_FPGA2_SEL                                       0x18168010
#define  ATB_DEMOD_FREQ_DBG_BUS_FPGA2_SEL_reg_addr                               "0xB8168010"
#define  ATB_DEMOD_FREQ_DBG_BUS_FPGA2_SEL_reg                                    0xB8168010
#define  ATB_DEMOD_FREQ_DBG_BUS_FPGA2_SEL_inst_addr                              "0x0208"
#define  set_ATB_DEMOD_FREQ_DBG_BUS_FPGA2_SEL_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_BUS_FPGA2_SEL_reg)=data)
#define  get_ATB_DEMOD_FREQ_DBG_BUS_FPGA2_SEL_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_BUS_FPGA2_SEL_reg))
#define  ATB_DEMOD_FREQ_DBG_BUS_FPGA2_SEL_dbg_bus_fpga2_sel_shift                (0)
#define  ATB_DEMOD_FREQ_DBG_BUS_FPGA2_SEL_dbg_bus_fpga2_sel_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_DBG_BUS_FPGA2_SEL_dbg_bus_fpga2_sel(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DBG_BUS_FPGA2_SEL_get_dbg_bus_fpga2_sel(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DBG_SEL_DVBS                                            0x18168014
#define  ATB_DEMOD_FREQ_DBG_SEL_DVBS_reg_addr                                    "0xB8168014"
#define  ATB_DEMOD_FREQ_DBG_SEL_DVBS_reg                                         0xB8168014
#define  ATB_DEMOD_FREQ_DBG_SEL_DVBS_inst_addr                                   "0x0209"
#define  set_ATB_DEMOD_FREQ_DBG_SEL_DVBS_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_DVBS_reg)=data)
#define  get_ATB_DEMOD_FREQ_DBG_SEL_DVBS_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_DVBS_reg))
#define  ATB_DEMOD_FREQ_DBG_SEL_DVBS_dbg_sel_dvbs_shift                          (0)
#define  ATB_DEMOD_FREQ_DBG_SEL_DVBS_dbg_sel_dvbs_mask                           (0x000000FF)
#define  ATB_DEMOD_FREQ_DBG_SEL_DVBS_dbg_sel_dvbs(data)                          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DBG_SEL_DVBS_get_dbg_sel_dvbs(data)                      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DBG_SEL_I2C_SLV                                         0x1816801C
#define  ATB_DEMOD_FREQ_DBG_SEL_I2C_SLV_reg_addr                                 "0xB816801C"
#define  ATB_DEMOD_FREQ_DBG_SEL_I2C_SLV_reg                                      0xB816801C
#define  ATB_DEMOD_FREQ_DBG_SEL_I2C_SLV_inst_addr                                "0x020A"
#define  set_ATB_DEMOD_FREQ_DBG_SEL_I2C_SLV_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_I2C_SLV_reg)=data)
#define  get_ATB_DEMOD_FREQ_DBG_SEL_I2C_SLV_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_I2C_SLV_reg))
#define  ATB_DEMOD_FREQ_DBG_SEL_I2C_SLV_dbg_sel_i2c_slv_shift                    (0)
#define  ATB_DEMOD_FREQ_DBG_SEL_I2C_SLV_dbg_sel_i2c_slv_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_DBG_SEL_I2C_SLV_dbg_sel_i2c_slv(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DBG_SEL_I2C_SLV_get_dbg_sel_i2c_slv(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DBG_SEL_FPGA2                                           0x18168020
#define  ATB_DEMOD_FREQ_DBG_SEL_FPGA2_reg_addr                                   "0xB8168020"
#define  ATB_DEMOD_FREQ_DBG_SEL_FPGA2_reg                                        0xB8168020
#define  ATB_DEMOD_FREQ_DBG_SEL_FPGA2_inst_addr                                  "0x020B"
#define  set_ATB_DEMOD_FREQ_DBG_SEL_FPGA2_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_FPGA2_reg)=data)
#define  get_ATB_DEMOD_FREQ_DBG_SEL_FPGA2_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_DBG_SEL_FPGA2_reg))
#define  ATB_DEMOD_FREQ_DBG_SEL_FPGA2_dbg_sel_fpga2_shift                        (0)
#define  ATB_DEMOD_FREQ_DBG_SEL_FPGA2_dbg_sel_fpga2_mask                         (0x000000FF)
#define  ATB_DEMOD_FREQ_DBG_SEL_FPGA2_dbg_sel_fpga2(data)                        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DBG_SEL_FPGA2_get_dbg_sel_fpga2(data)                    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_7_0                            0x18168404
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_7_0_reg_addr                    "0xB8168404"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_7_0_reg                         0xB8168404
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_7_0_inst_addr                   "0x020C"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_7_0_inv_data_eq_scl_16qam_12_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_7_0_inv_data_eq_scl_16qam_12_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_7_0_inv_data_eq_scl_16qam_12_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_7_0_get_inv_data_eq_scl_16qam_12_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_11_8                           0x18168408
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_11_8_reg_addr                   "0xB8168408"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_11_8_reg                        0xB8168408
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_11_8_inst_addr                  "0x020D"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_11_8_inv_data_eq_scl_16qam_12_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_11_8_inv_data_eq_scl_16qam_12_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_11_8_inv_data_eq_scl_16qam_12_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_12_11_8_get_inv_data_eq_scl_16qam_12_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_7_0                            0x1816840C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_7_0_reg_addr                    "0xB816840C"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_7_0_reg                         0xB816840C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_7_0_inst_addr                   "0x020E"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_7_0_inv_data_eq_scl_16qam_23_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_7_0_inv_data_eq_scl_16qam_23_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_7_0_inv_data_eq_scl_16qam_23_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_7_0_get_inv_data_eq_scl_16qam_23_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_11_8                           0x18168410
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_11_8_reg_addr                   "0xB8168410"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_11_8_reg                        0xB8168410
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_11_8_inst_addr                  "0x020F"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_11_8_inv_data_eq_scl_16qam_23_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_11_8_inv_data_eq_scl_16qam_23_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_11_8_inv_data_eq_scl_16qam_23_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_23_11_8_get_inv_data_eq_scl_16qam_23_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_7_0                            0x18168414
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_7_0_reg_addr                    "0xB8168414"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_7_0_reg                         0xB8168414
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_7_0_inst_addr                   "0x0210"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_7_0_inv_data_eq_scl_16qam_34_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_7_0_inv_data_eq_scl_16qam_34_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_7_0_inv_data_eq_scl_16qam_34_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_7_0_get_inv_data_eq_scl_16qam_34_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_11_8                           0x18168418
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_11_8_reg_addr                   "0xB8168418"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_11_8_reg                        0xB8168418
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_11_8_inst_addr                  "0x0211"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_11_8_inv_data_eq_scl_16qam_34_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_11_8_inv_data_eq_scl_16qam_34_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_11_8_inv_data_eq_scl_16qam_34_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_34_11_8_get_inv_data_eq_scl_16qam_34_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_7_0                            0x1816841C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_7_0_reg_addr                    "0xB816841C"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_7_0_reg                         0xB816841C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_7_0_inst_addr                   "0x0212"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_7_0_inv_data_eq_scl_16qam_35_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_7_0_inv_data_eq_scl_16qam_35_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_7_0_inv_data_eq_scl_16qam_35_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_7_0_get_inv_data_eq_scl_16qam_35_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_11_8                           0x18168420
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_11_8_reg_addr                   "0xB8168420"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_11_8_reg                        0xB8168420
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_11_8_inst_addr                  "0x0213"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_11_8_inv_data_eq_scl_16qam_35_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_11_8_inv_data_eq_scl_16qam_35_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_11_8_inv_data_eq_scl_16qam_35_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_35_11_8_get_inv_data_eq_scl_16qam_35_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_7_0                            0x18168424
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_7_0_reg_addr                    "0xB8168424"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_7_0_reg                         0xB8168424
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_7_0_inst_addr                   "0x0214"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_7_0_inv_data_eq_scl_16qam_45_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_7_0_inv_data_eq_scl_16qam_45_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_7_0_inv_data_eq_scl_16qam_45_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_7_0_get_inv_data_eq_scl_16qam_45_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_11_8                           0x18168428
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_11_8_reg_addr                   "0xB8168428"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_11_8_reg                        0xB8168428
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_11_8_inst_addr                  "0x0215"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_11_8_inv_data_eq_scl_16qam_45_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_11_8_inv_data_eq_scl_16qam_45_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_11_8_inv_data_eq_scl_16qam_45_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_45_11_8_get_inv_data_eq_scl_16qam_45_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_7_0                            0x1816842C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_7_0_reg_addr                    "0xB816842C"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_7_0_reg                         0xB816842C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_7_0_inst_addr                   "0x0216"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_7_0_inv_data_eq_scl_16qam_56_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_7_0_inv_data_eq_scl_16qam_56_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_7_0_inv_data_eq_scl_16qam_56_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_7_0_get_inv_data_eq_scl_16qam_56_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_11_8                           0x18168430
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_11_8_reg_addr                   "0xB8168430"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_11_8_reg                        0xB8168430
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_11_8_inst_addr                  "0x0217"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_11_8_inv_data_eq_scl_16qam_56_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_11_8_inv_data_eq_scl_16qam_56_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_11_8_inv_data_eq_scl_16qam_56_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_56_11_8_get_inv_data_eq_scl_16qam_56_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_7_0                           0x18168434
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_7_0_reg_addr                   "0xB8168434"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_7_0_reg                        0xB8168434
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_7_0_inst_addr                  "0x0218"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_7_0_inv_data_eq_scl_256qam_12_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_7_0_inv_data_eq_scl_256qam_12_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_7_0_inv_data_eq_scl_256qam_12_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_7_0_get_inv_data_eq_scl_256qam_12_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_11_8                          0x18168438
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_11_8_reg_addr                  "0xB8168438"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_11_8_reg                       0xB8168438
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_11_8_inst_addr                 "0x0219"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_11_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_11_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_11_8_inv_data_eq_scl_256qam_12_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_11_8_inv_data_eq_scl_256qam_12_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_11_8_inv_data_eq_scl_256qam_12_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_12_11_8_get_inv_data_eq_scl_256qam_12_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_7_0                           0x1816843C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_7_0_reg_addr                   "0xB816843C"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_7_0_reg                        0xB816843C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_7_0_inst_addr                  "0x021A"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_7_0_inv_data_eq_scl_256qam_23_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_7_0_inv_data_eq_scl_256qam_23_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_7_0_inv_data_eq_scl_256qam_23_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_7_0_get_inv_data_eq_scl_256qam_23_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_11_8                          0x18168440
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_11_8_reg_addr                  "0xB8168440"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_11_8_reg                       0xB8168440
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_11_8_inst_addr                 "0x021B"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_11_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_11_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_11_8_inv_data_eq_scl_256qam_23_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_11_8_inv_data_eq_scl_256qam_23_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_11_8_inv_data_eq_scl_256qam_23_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_23_11_8_get_inv_data_eq_scl_256qam_23_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_7_0                           0x18168444
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_7_0_reg_addr                   "0xB8168444"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_7_0_reg                        0xB8168444
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_7_0_inst_addr                  "0x021C"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_7_0_inv_data_eq_scl_256qam_34_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_7_0_inv_data_eq_scl_256qam_34_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_7_0_inv_data_eq_scl_256qam_34_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_7_0_get_inv_data_eq_scl_256qam_34_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_11_8                          0x18168448
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_11_8_reg_addr                  "0xB8168448"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_11_8_reg                       0xB8168448
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_11_8_inst_addr                 "0x021D"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_11_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_11_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_11_8_inv_data_eq_scl_256qam_34_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_11_8_inv_data_eq_scl_256qam_34_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_11_8_inv_data_eq_scl_256qam_34_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_34_11_8_get_inv_data_eq_scl_256qam_34_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_7_0                           0x1816844C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_7_0_reg_addr                   "0xB816844C"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_7_0_reg                        0xB816844C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_7_0_inst_addr                  "0x021E"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_7_0_inv_data_eq_scl_256qam_35_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_7_0_inv_data_eq_scl_256qam_35_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_7_0_inv_data_eq_scl_256qam_35_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_7_0_get_inv_data_eq_scl_256qam_35_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_11_8                          0x18168450
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_11_8_reg_addr                  "0xB8168450"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_11_8_reg                       0xB8168450
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_11_8_inst_addr                 "0x021F"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_11_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_11_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_11_8_inv_data_eq_scl_256qam_35_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_11_8_inv_data_eq_scl_256qam_35_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_11_8_inv_data_eq_scl_256qam_35_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_35_11_8_get_inv_data_eq_scl_256qam_35_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_7_0                           0x18168454
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_7_0_reg_addr                   "0xB8168454"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_7_0_reg                        0xB8168454
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_7_0_inst_addr                  "0x0220"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_7_0_inv_data_eq_scl_256qam_45_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_7_0_inv_data_eq_scl_256qam_45_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_7_0_inv_data_eq_scl_256qam_45_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_7_0_get_inv_data_eq_scl_256qam_45_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_11_8                          0x18168458
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_11_8_reg_addr                  "0xB8168458"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_11_8_reg                       0xB8168458
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_11_8_inst_addr                 "0x0221"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_11_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_11_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_11_8_inv_data_eq_scl_256qam_45_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_11_8_inv_data_eq_scl_256qam_45_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_11_8_inv_data_eq_scl_256qam_45_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_45_11_8_get_inv_data_eq_scl_256qam_45_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_7_0                           0x1816845C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_7_0_reg_addr                   "0xB816845C"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_7_0_reg                        0xB816845C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_7_0_inst_addr                  "0x0222"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_7_0_inv_data_eq_scl_256qam_56_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_7_0_inv_data_eq_scl_256qam_56_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_7_0_inv_data_eq_scl_256qam_56_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_7_0_get_inv_data_eq_scl_256qam_56_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_11_8                          0x18168460
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_11_8_reg_addr                  "0xB8168460"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_11_8_reg                       0xB8168460
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_11_8_inst_addr                 "0x0223"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_11_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_11_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_11_8_inv_data_eq_scl_256qam_56_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_11_8_inv_data_eq_scl_256qam_56_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_11_8_inv_data_eq_scl_256qam_56_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_56_11_8_get_inv_data_eq_scl_256qam_56_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_7_0                            0x18168464
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_7_0_reg_addr                    "0xB8168464"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_7_0_reg                         0xB8168464
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_7_0_inst_addr                   "0x0224"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_7_0_inv_data_eq_scl_64qam_12_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_7_0_inv_data_eq_scl_64qam_12_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_7_0_inv_data_eq_scl_64qam_12_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_7_0_get_inv_data_eq_scl_64qam_12_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_11_8                           0x18168468
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_11_8_reg_addr                   "0xB8168468"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_11_8_reg                        0xB8168468
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_11_8_inst_addr                  "0x0225"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_11_8_inv_data_eq_scl_64qam_12_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_11_8_inv_data_eq_scl_64qam_12_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_11_8_inv_data_eq_scl_64qam_12_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_12_11_8_get_inv_data_eq_scl_64qam_12_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_7_0                            0x1816846C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_7_0_reg_addr                    "0xB816846C"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_7_0_reg                         0xB816846C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_7_0_inst_addr                   "0x0226"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_7_0_inv_data_eq_scl_64qam_23_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_7_0_inv_data_eq_scl_64qam_23_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_7_0_inv_data_eq_scl_64qam_23_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_7_0_get_inv_data_eq_scl_64qam_23_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_11_8                           0x18168470
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_11_8_reg_addr                   "0xB8168470"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_11_8_reg                        0xB8168470
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_11_8_inst_addr                  "0x0227"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_11_8_inv_data_eq_scl_64qam_23_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_11_8_inv_data_eq_scl_64qam_23_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_11_8_inv_data_eq_scl_64qam_23_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_23_11_8_get_inv_data_eq_scl_64qam_23_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_7_0                            0x18168474
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_7_0_reg_addr                    "0xB8168474"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_7_0_reg                         0xB8168474
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_7_0_inst_addr                   "0x0228"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_7_0_inv_data_eq_scl_64qam_34_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_7_0_inv_data_eq_scl_64qam_34_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_7_0_inv_data_eq_scl_64qam_34_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_7_0_get_inv_data_eq_scl_64qam_34_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_11_8                           0x18168478
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_11_8_reg_addr                   "0xB8168478"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_11_8_reg                        0xB8168478
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_11_8_inst_addr                  "0x0229"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_11_8_inv_data_eq_scl_64qam_34_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_11_8_inv_data_eq_scl_64qam_34_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_11_8_inv_data_eq_scl_64qam_34_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_34_11_8_get_inv_data_eq_scl_64qam_34_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_7_0                            0x1816847C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_7_0_reg_addr                    "0xB816847C"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_7_0_reg                         0xB816847C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_7_0_inst_addr                   "0x022A"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_7_0_inv_data_eq_scl_64qam_35_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_7_0_inv_data_eq_scl_64qam_35_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_7_0_inv_data_eq_scl_64qam_35_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_7_0_get_inv_data_eq_scl_64qam_35_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_11_8                           0x18168480
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_11_8_reg_addr                   "0xB8168480"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_11_8_reg                        0xB8168480
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_11_8_inst_addr                  "0x022B"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_11_8_inv_data_eq_scl_64qam_35_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_11_8_inv_data_eq_scl_64qam_35_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_11_8_inv_data_eq_scl_64qam_35_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_35_11_8_get_inv_data_eq_scl_64qam_35_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_7_0                            0x18168484
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_7_0_reg_addr                    "0xB8168484"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_7_0_reg                         0xB8168484
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_7_0_inst_addr                   "0x022C"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_7_0_inv_data_eq_scl_64qam_45_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_7_0_inv_data_eq_scl_64qam_45_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_7_0_inv_data_eq_scl_64qam_45_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_7_0_get_inv_data_eq_scl_64qam_45_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_11_8                           0x18168488
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_11_8_reg_addr                   "0xB8168488"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_11_8_reg                        0xB8168488
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_11_8_inst_addr                  "0x022D"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_11_8_inv_data_eq_scl_64qam_45_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_11_8_inv_data_eq_scl_64qam_45_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_11_8_inv_data_eq_scl_64qam_45_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_45_11_8_get_inv_data_eq_scl_64qam_45_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_7_0                            0x1816848C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_7_0_reg_addr                    "0xB816848C"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_7_0_reg                         0xB816848C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_7_0_inst_addr                   "0x022E"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_7_0_inv_data_eq_scl_64qam_56_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_7_0_inv_data_eq_scl_64qam_56_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_7_0_inv_data_eq_scl_64qam_56_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_7_0_get_inv_data_eq_scl_64qam_56_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_11_8                           0x18168490
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_11_8_reg_addr                   "0xB8168490"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_11_8_reg                        0xB8168490
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_11_8_inst_addr                  "0x022F"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_11_8_inv_data_eq_scl_64qam_56_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_11_8_inv_data_eq_scl_64qam_56_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_11_8_inv_data_eq_scl_64qam_56_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_56_11_8_get_inv_data_eq_scl_64qam_56_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_7_0                             0x18168494
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_7_0_reg_addr                     "0xB8168494"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_7_0_reg                          0xB8168494
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_7_0_inst_addr                    "0x0230"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_7_0_inv_data_eq_scl_qpsk_12_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_7_0_inv_data_eq_scl_qpsk_12_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_7_0_inv_data_eq_scl_qpsk_12_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_7_0_get_inv_data_eq_scl_qpsk_12_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_11_8                            0x18168498
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_11_8_reg_addr                    "0xB8168498"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_11_8_reg                         0xB8168498
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_11_8_inst_addr                   "0x0231"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_11_8_inv_data_eq_scl_qpsk_12_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_11_8_inv_data_eq_scl_qpsk_12_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_11_8_inv_data_eq_scl_qpsk_12_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_12_11_8_get_inv_data_eq_scl_qpsk_12_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_7_0                             0x1816849C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_7_0_reg_addr                     "0xB816849C"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_7_0_reg                          0xB816849C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_7_0_inst_addr                    "0x0232"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_7_0_inv_data_eq_scl_qpsk_23_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_7_0_inv_data_eq_scl_qpsk_23_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_7_0_inv_data_eq_scl_qpsk_23_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_7_0_get_inv_data_eq_scl_qpsk_23_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_11_8                            0x181684A0
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_11_8_reg_addr                    "0xB81684A0"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_11_8_reg                         0xB81684A0
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_11_8_inst_addr                   "0x0233"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_11_8_inv_data_eq_scl_qpsk_23_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_11_8_inv_data_eq_scl_qpsk_23_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_11_8_inv_data_eq_scl_qpsk_23_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_23_11_8_get_inv_data_eq_scl_qpsk_23_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_7_0                             0x181684A4
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_7_0_reg_addr                     "0xB81684A4"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_7_0_reg                          0xB81684A4
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_7_0_inst_addr                    "0x0234"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_7_0_inv_data_eq_scl_qpsk_34_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_7_0_inv_data_eq_scl_qpsk_34_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_7_0_inv_data_eq_scl_qpsk_34_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_7_0_get_inv_data_eq_scl_qpsk_34_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_11_8                            0x181684A8
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_11_8_reg_addr                    "0xB81684A8"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_11_8_reg                         0xB81684A8
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_11_8_inst_addr                   "0x0235"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_11_8_inv_data_eq_scl_qpsk_34_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_11_8_inv_data_eq_scl_qpsk_34_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_11_8_inv_data_eq_scl_qpsk_34_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_34_11_8_get_inv_data_eq_scl_qpsk_34_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_7_0                             0x181684AC
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_7_0_reg_addr                     "0xB81684AC"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_7_0_reg                          0xB81684AC
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_7_0_inst_addr                    "0x0236"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_7_0_inv_data_eq_scl_qpsk_35_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_7_0_inv_data_eq_scl_qpsk_35_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_7_0_inv_data_eq_scl_qpsk_35_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_7_0_get_inv_data_eq_scl_qpsk_35_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_11_8                            0x181684B0
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_11_8_reg_addr                    "0xB81684B0"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_11_8_reg                         0xB81684B0
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_11_8_inst_addr                   "0x0237"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_11_8_inv_data_eq_scl_qpsk_35_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_11_8_inv_data_eq_scl_qpsk_35_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_11_8_inv_data_eq_scl_qpsk_35_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_35_11_8_get_inv_data_eq_scl_qpsk_35_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_7_0                             0x181684B4
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_7_0_reg_addr                     "0xB81684B4"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_7_0_reg                          0xB81684B4
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_7_0_inst_addr                    "0x0238"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_7_0_inv_data_eq_scl_qpsk_45_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_7_0_inv_data_eq_scl_qpsk_45_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_7_0_inv_data_eq_scl_qpsk_45_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_7_0_get_inv_data_eq_scl_qpsk_45_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_11_8                            0x181684B8
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_11_8_reg_addr                    "0xB81684B8"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_11_8_reg                         0xB81684B8
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_11_8_inst_addr                   "0x0239"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_11_8_inv_data_eq_scl_qpsk_45_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_11_8_inv_data_eq_scl_qpsk_45_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_11_8_inv_data_eq_scl_qpsk_45_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_45_11_8_get_inv_data_eq_scl_qpsk_45_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_7_0                             0x181684BC
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_7_0_reg_addr                     "0xB81684BC"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_7_0_reg                          0xB81684BC
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_7_0_inst_addr                    "0x023A"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_7_0_inv_data_eq_scl_qpsk_56_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_7_0_inv_data_eq_scl_qpsk_56_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_7_0_inv_data_eq_scl_qpsk_56_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_7_0_get_inv_data_eq_scl_qpsk_56_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_11_8                            0x181684C0
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_11_8_reg_addr                    "0xB81684C0"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_11_8_reg                         0xB81684C0
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_11_8_inst_addr                   "0x023B"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_11_8_inv_data_eq_scl_qpsk_56_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_11_8_inv_data_eq_scl_qpsk_56_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_11_8_inv_data_eq_scl_qpsk_56_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_56_11_8_get_inv_data_eq_scl_qpsk_56_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_7_0                             0x181684C4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_7_0_reg_addr                     "0xB81684C4"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_7_0_reg                          0xB81684C4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_7_0_inst_addr                    "0x023C"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_7_0_inv_h_sgma_scl_16qam_12_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_7_0_inv_h_sgma_scl_16qam_12_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_7_0_inv_h_sgma_scl_16qam_12_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_7_0_get_inv_h_sgma_scl_16qam_12_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_13_8                            0x181684C8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_13_8_reg_addr                    "0xB81684C8"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_13_8_reg                         0xB81684C8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_13_8_inst_addr                   "0x023D"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_13_8_inv_h_sgma_scl_16qam_12_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_13_8_inv_h_sgma_scl_16qam_12_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_13_8_inv_h_sgma_scl_16qam_12_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_12_13_8_get_inv_h_sgma_scl_16qam_12_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_7_0                             0x181684CC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_7_0_reg_addr                     "0xB81684CC"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_7_0_reg                          0xB81684CC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_7_0_inst_addr                    "0x023E"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_7_0_inv_h_sgma_scl_16qam_23_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_7_0_inv_h_sgma_scl_16qam_23_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_7_0_inv_h_sgma_scl_16qam_23_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_7_0_get_inv_h_sgma_scl_16qam_23_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_13_8                            0x181684D0
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_13_8_reg_addr                    "0xB81684D0"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_13_8_reg                         0xB81684D0
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_13_8_inst_addr                   "0x023F"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_13_8_inv_h_sgma_scl_16qam_23_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_13_8_inv_h_sgma_scl_16qam_23_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_13_8_inv_h_sgma_scl_16qam_23_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_23_13_8_get_inv_h_sgma_scl_16qam_23_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_7_0                             0x181684D4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_7_0_reg_addr                     "0xB81684D4"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_7_0_reg                          0xB81684D4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_7_0_inst_addr                    "0x0240"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_7_0_inv_h_sgma_scl_16qam_34_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_7_0_inv_h_sgma_scl_16qam_34_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_7_0_inv_h_sgma_scl_16qam_34_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_7_0_get_inv_h_sgma_scl_16qam_34_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_13_8                            0x181684D8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_13_8_reg_addr                    "0xB81684D8"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_13_8_reg                         0xB81684D8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_13_8_inst_addr                   "0x0241"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_13_8_inv_h_sgma_scl_16qam_34_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_13_8_inv_h_sgma_scl_16qam_34_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_13_8_inv_h_sgma_scl_16qam_34_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_34_13_8_get_inv_h_sgma_scl_16qam_34_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_7_0                             0x181684DC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_7_0_reg_addr                     "0xB81684DC"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_7_0_reg                          0xB81684DC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_7_0_inst_addr                    "0x0242"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_7_0_inv_h_sgma_scl_16qam_35_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_7_0_inv_h_sgma_scl_16qam_35_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_7_0_inv_h_sgma_scl_16qam_35_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_7_0_get_inv_h_sgma_scl_16qam_35_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_13_8                            0x181684E0
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_13_8_reg_addr                    "0xB81684E0"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_13_8_reg                         0xB81684E0
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_13_8_inst_addr                   "0x0243"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_13_8_inv_h_sgma_scl_16qam_35_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_13_8_inv_h_sgma_scl_16qam_35_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_13_8_inv_h_sgma_scl_16qam_35_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_35_13_8_get_inv_h_sgma_scl_16qam_35_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_7_0                             0x181684E4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_7_0_reg_addr                     "0xB81684E4"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_7_0_reg                          0xB81684E4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_7_0_inst_addr                    "0x0244"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_7_0_inv_h_sgma_scl_16qam_45_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_7_0_inv_h_sgma_scl_16qam_45_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_7_0_inv_h_sgma_scl_16qam_45_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_7_0_get_inv_h_sgma_scl_16qam_45_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_13_8                            0x181684E8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_13_8_reg_addr                    "0xB81684E8"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_13_8_reg                         0xB81684E8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_13_8_inst_addr                   "0x0245"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_13_8_inv_h_sgma_scl_16qam_45_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_13_8_inv_h_sgma_scl_16qam_45_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_13_8_inv_h_sgma_scl_16qam_45_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_45_13_8_get_inv_h_sgma_scl_16qam_45_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_7_0                             0x181684EC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_7_0_reg_addr                     "0xB81684EC"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_7_0_reg                          0xB81684EC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_7_0_inst_addr                    "0x0246"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_7_0_inv_h_sgma_scl_16qam_56_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_7_0_inv_h_sgma_scl_16qam_56_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_7_0_inv_h_sgma_scl_16qam_56_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_7_0_get_inv_h_sgma_scl_16qam_56_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_13_8                            0x181684F0
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_13_8_reg_addr                    "0xB81684F0"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_13_8_reg                         0xB81684F0
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_13_8_inst_addr                   "0x0247"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_13_8_inv_h_sgma_scl_16qam_56_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_13_8_inv_h_sgma_scl_16qam_56_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_13_8_inv_h_sgma_scl_16qam_56_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_56_13_8_get_inv_h_sgma_scl_16qam_56_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_7_0                            0x181684F4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_7_0_reg_addr                    "0xB81684F4"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_7_0_reg                         0xB81684F4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_7_0_inst_addr                   "0x0248"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_7_0_inv_h_sgma_scl_256qam_12_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_7_0_inv_h_sgma_scl_256qam_12_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_7_0_inv_h_sgma_scl_256qam_12_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_7_0_get_inv_h_sgma_scl_256qam_12_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_13_8                           0x181684F8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_13_8_reg_addr                   "0xB81684F8"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_13_8_reg                        0xB81684F8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_13_8_inst_addr                  "0x0249"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_13_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_13_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_13_8_inv_h_sgma_scl_256qam_12_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_13_8_inv_h_sgma_scl_256qam_12_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_13_8_inv_h_sgma_scl_256qam_12_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_12_13_8_get_inv_h_sgma_scl_256qam_12_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_7_0                            0x181684FC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_7_0_reg_addr                    "0xB81684FC"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_7_0_reg                         0xB81684FC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_7_0_inst_addr                   "0x024A"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_7_0_inv_h_sgma_scl_256qam_23_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_7_0_inv_h_sgma_scl_256qam_23_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_7_0_inv_h_sgma_scl_256qam_23_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_7_0_get_inv_h_sgma_scl_256qam_23_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_13_8                           0x18168500
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_13_8_reg_addr                   "0xB8168500"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_13_8_reg                        0xB8168500
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_13_8_inst_addr                  "0x024B"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_13_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_13_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_13_8_inv_h_sgma_scl_256qam_23_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_13_8_inv_h_sgma_scl_256qam_23_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_13_8_inv_h_sgma_scl_256qam_23_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_23_13_8_get_inv_h_sgma_scl_256qam_23_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_7_0                            0x18168504
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_7_0_reg_addr                    "0xB8168504"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_7_0_reg                         0xB8168504
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_7_0_inst_addr                   "0x024C"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_7_0_inv_h_sgma_scl_256qam_34_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_7_0_inv_h_sgma_scl_256qam_34_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_7_0_inv_h_sgma_scl_256qam_34_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_7_0_get_inv_h_sgma_scl_256qam_34_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_13_8                           0x18168508
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_13_8_reg_addr                   "0xB8168508"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_13_8_reg                        0xB8168508
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_13_8_inst_addr                  "0x024D"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_13_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_13_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_13_8_inv_h_sgma_scl_256qam_34_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_13_8_inv_h_sgma_scl_256qam_34_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_13_8_inv_h_sgma_scl_256qam_34_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_34_13_8_get_inv_h_sgma_scl_256qam_34_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_7_0                            0x1816850C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_7_0_reg_addr                    "0xB816850C"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_7_0_reg                         0xB816850C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_7_0_inst_addr                   "0x024E"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_7_0_inv_h_sgma_scl_256qam_35_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_7_0_inv_h_sgma_scl_256qam_35_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_7_0_inv_h_sgma_scl_256qam_35_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_7_0_get_inv_h_sgma_scl_256qam_35_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_13_8                           0x18168510
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_13_8_reg_addr                   "0xB8168510"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_13_8_reg                        0xB8168510
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_13_8_inst_addr                  "0x024F"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_13_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_13_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_13_8_inv_h_sgma_scl_256qam_35_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_13_8_inv_h_sgma_scl_256qam_35_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_13_8_inv_h_sgma_scl_256qam_35_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_35_13_8_get_inv_h_sgma_scl_256qam_35_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_7_0                            0x18168514
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_7_0_reg_addr                    "0xB8168514"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_7_0_reg                         0xB8168514
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_7_0_inst_addr                   "0x0250"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_7_0_inv_h_sgma_scl_256qam_45_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_7_0_inv_h_sgma_scl_256qam_45_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_7_0_inv_h_sgma_scl_256qam_45_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_7_0_get_inv_h_sgma_scl_256qam_45_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_13_8                           0x18168518
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_13_8_reg_addr                   "0xB8168518"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_13_8_reg                        0xB8168518
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_13_8_inst_addr                  "0x0251"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_13_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_13_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_13_8_inv_h_sgma_scl_256qam_45_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_13_8_inv_h_sgma_scl_256qam_45_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_13_8_inv_h_sgma_scl_256qam_45_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_45_13_8_get_inv_h_sgma_scl_256qam_45_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_7_0                            0x1816851C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_7_0_reg_addr                    "0xB816851C"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_7_0_reg                         0xB816851C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_7_0_inst_addr                   "0x0252"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_7_0_inv_h_sgma_scl_256qam_56_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_7_0_inv_h_sgma_scl_256qam_56_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_7_0_inv_h_sgma_scl_256qam_56_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_7_0_get_inv_h_sgma_scl_256qam_56_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_13_8                           0x18168520
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_13_8_reg_addr                   "0xB8168520"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_13_8_reg                        0xB8168520
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_13_8_inst_addr                  "0x0253"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_13_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_13_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_13_8_inv_h_sgma_scl_256qam_56_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_13_8_inv_h_sgma_scl_256qam_56_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_13_8_inv_h_sgma_scl_256qam_56_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_56_13_8_get_inv_h_sgma_scl_256qam_56_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_7_0                             0x18168524
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_7_0_reg_addr                     "0xB8168524"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_7_0_reg                          0xB8168524
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_7_0_inst_addr                    "0x0254"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_7_0_inv_h_sgma_scl_64qam_12_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_7_0_inv_h_sgma_scl_64qam_12_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_7_0_inv_h_sgma_scl_64qam_12_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_7_0_get_inv_h_sgma_scl_64qam_12_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_13_8                            0x18168528
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_13_8_reg_addr                    "0xB8168528"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_13_8_reg                         0xB8168528
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_13_8_inst_addr                   "0x0255"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_13_8_inv_h_sgma_scl_64qam_12_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_13_8_inv_h_sgma_scl_64qam_12_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_13_8_inv_h_sgma_scl_64qam_12_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_12_13_8_get_inv_h_sgma_scl_64qam_12_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_7_0                             0x1816852C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_7_0_reg_addr                     "0xB816852C"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_7_0_reg                          0xB816852C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_7_0_inst_addr                    "0x0256"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_7_0_inv_h_sgma_scl_64qam_23_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_7_0_inv_h_sgma_scl_64qam_23_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_7_0_inv_h_sgma_scl_64qam_23_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_7_0_get_inv_h_sgma_scl_64qam_23_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_13_8                            0x18168530
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_13_8_reg_addr                    "0xB8168530"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_13_8_reg                         0xB8168530
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_13_8_inst_addr                   "0x0257"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_13_8_inv_h_sgma_scl_64qam_23_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_13_8_inv_h_sgma_scl_64qam_23_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_13_8_inv_h_sgma_scl_64qam_23_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_23_13_8_get_inv_h_sgma_scl_64qam_23_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_7_0                             0x18168534
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_7_0_reg_addr                     "0xB8168534"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_7_0_reg                          0xB8168534
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_7_0_inst_addr                    "0x0258"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_7_0_inv_h_sgma_scl_64qam_34_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_7_0_inv_h_sgma_scl_64qam_34_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_7_0_inv_h_sgma_scl_64qam_34_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_7_0_get_inv_h_sgma_scl_64qam_34_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_13_8                            0x18168538
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_13_8_reg_addr                    "0xB8168538"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_13_8_reg                         0xB8168538
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_13_8_inst_addr                   "0x0259"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_13_8_inv_h_sgma_scl_64qam_34_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_13_8_inv_h_sgma_scl_64qam_34_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_13_8_inv_h_sgma_scl_64qam_34_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_34_13_8_get_inv_h_sgma_scl_64qam_34_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_7_0                             0x1816853C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_7_0_reg_addr                     "0xB816853C"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_7_0_reg                          0xB816853C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_7_0_inst_addr                    "0x025A"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_7_0_inv_h_sgma_scl_64qam_35_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_7_0_inv_h_sgma_scl_64qam_35_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_7_0_inv_h_sgma_scl_64qam_35_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_7_0_get_inv_h_sgma_scl_64qam_35_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_13_8                            0x18168540
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_13_8_reg_addr                    "0xB8168540"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_13_8_reg                         0xB8168540
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_13_8_inst_addr                   "0x025B"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_13_8_inv_h_sgma_scl_64qam_35_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_13_8_inv_h_sgma_scl_64qam_35_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_13_8_inv_h_sgma_scl_64qam_35_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_35_13_8_get_inv_h_sgma_scl_64qam_35_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_7_0                             0x18168544
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_7_0_reg_addr                     "0xB8168544"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_7_0_reg                          0xB8168544
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_7_0_inst_addr                    "0x025C"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_7_0_inv_h_sgma_scl_64qam_45_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_7_0_inv_h_sgma_scl_64qam_45_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_7_0_inv_h_sgma_scl_64qam_45_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_7_0_get_inv_h_sgma_scl_64qam_45_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_13_8                            0x18168548
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_13_8_reg_addr                    "0xB8168548"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_13_8_reg                         0xB8168548
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_13_8_inst_addr                   "0x025D"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_13_8_inv_h_sgma_scl_64qam_45_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_13_8_inv_h_sgma_scl_64qam_45_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_13_8_inv_h_sgma_scl_64qam_45_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_45_13_8_get_inv_h_sgma_scl_64qam_45_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_7_0                             0x1816854C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_7_0_reg_addr                     "0xB816854C"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_7_0_reg                          0xB816854C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_7_0_inst_addr                    "0x025E"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_7_0_inv_h_sgma_scl_64qam_56_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_7_0_inv_h_sgma_scl_64qam_56_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_7_0_inv_h_sgma_scl_64qam_56_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_7_0_get_inv_h_sgma_scl_64qam_56_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_13_8                            0x18168550
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_13_8_reg_addr                    "0xB8168550"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_13_8_reg                         0xB8168550
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_13_8_inst_addr                   "0x025F"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_13_8_inv_h_sgma_scl_64qam_56_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_13_8_inv_h_sgma_scl_64qam_56_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_13_8_inv_h_sgma_scl_64qam_56_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_56_13_8_get_inv_h_sgma_scl_64qam_56_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_7_0                              0x18168554
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_7_0_reg_addr                      "0xB8168554"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_7_0_reg                           0xB8168554
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_7_0_inst_addr                     "0x0260"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_7_0_inv_h_sgma_scl_qpsk_12_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_7_0_inv_h_sgma_scl_qpsk_12_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_7_0_inv_h_sgma_scl_qpsk_12_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_7_0_get_inv_h_sgma_scl_qpsk_12_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_13_8                             0x18168558
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_13_8_reg_addr                     "0xB8168558"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_13_8_reg                          0xB8168558
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_13_8_inst_addr                    "0x0261"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_13_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_13_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_13_8_inv_h_sgma_scl_qpsk_12_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_13_8_inv_h_sgma_scl_qpsk_12_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_13_8_inv_h_sgma_scl_qpsk_12_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_12_13_8_get_inv_h_sgma_scl_qpsk_12_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_7_0                              0x1816855C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_7_0_reg_addr                      "0xB816855C"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_7_0_reg                           0xB816855C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_7_0_inst_addr                     "0x0262"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_7_0_inv_h_sgma_scl_qpsk_23_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_7_0_inv_h_sgma_scl_qpsk_23_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_7_0_inv_h_sgma_scl_qpsk_23_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_7_0_get_inv_h_sgma_scl_qpsk_23_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_13_8                             0x18168560
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_13_8_reg_addr                     "0xB8168560"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_13_8_reg                          0xB8168560
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_13_8_inst_addr                    "0x0263"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_13_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_13_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_13_8_inv_h_sgma_scl_qpsk_23_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_13_8_inv_h_sgma_scl_qpsk_23_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_13_8_inv_h_sgma_scl_qpsk_23_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_23_13_8_get_inv_h_sgma_scl_qpsk_23_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_7_0                              0x18168564
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_7_0_reg_addr                      "0xB8168564"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_7_0_reg                           0xB8168564
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_7_0_inst_addr                     "0x0264"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_7_0_inv_h_sgma_scl_qpsk_34_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_7_0_inv_h_sgma_scl_qpsk_34_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_7_0_inv_h_sgma_scl_qpsk_34_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_7_0_get_inv_h_sgma_scl_qpsk_34_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_13_8                             0x18168568
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_13_8_reg_addr                     "0xB8168568"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_13_8_reg                          0xB8168568
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_13_8_inst_addr                    "0x0265"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_13_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_13_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_13_8_inv_h_sgma_scl_qpsk_34_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_13_8_inv_h_sgma_scl_qpsk_34_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_13_8_inv_h_sgma_scl_qpsk_34_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_34_13_8_get_inv_h_sgma_scl_qpsk_34_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_7_0                              0x1816856C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_7_0_reg_addr                      "0xB816856C"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_7_0_reg                           0xB816856C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_7_0_inst_addr                     "0x0266"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_7_0_inv_h_sgma_scl_qpsk_35_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_7_0_inv_h_sgma_scl_qpsk_35_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_7_0_inv_h_sgma_scl_qpsk_35_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_7_0_get_inv_h_sgma_scl_qpsk_35_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_13_8                             0x18168570
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_13_8_reg_addr                     "0xB8168570"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_13_8_reg                          0xB8168570
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_13_8_inst_addr                    "0x0267"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_13_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_13_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_13_8_inv_h_sgma_scl_qpsk_35_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_13_8_inv_h_sgma_scl_qpsk_35_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_13_8_inv_h_sgma_scl_qpsk_35_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_35_13_8_get_inv_h_sgma_scl_qpsk_35_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_7_0                              0x18168574
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_7_0_reg_addr                      "0xB8168574"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_7_0_reg                           0xB8168574
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_7_0_inst_addr                     "0x0268"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_7_0_inv_h_sgma_scl_qpsk_45_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_7_0_inv_h_sgma_scl_qpsk_45_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_7_0_inv_h_sgma_scl_qpsk_45_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_7_0_get_inv_h_sgma_scl_qpsk_45_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_13_8                             0x18168578
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_13_8_reg_addr                     "0xB8168578"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_13_8_reg                          0xB8168578
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_13_8_inst_addr                    "0x0269"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_13_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_13_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_13_8_inv_h_sgma_scl_qpsk_45_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_13_8_inv_h_sgma_scl_qpsk_45_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_13_8_inv_h_sgma_scl_qpsk_45_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_45_13_8_get_inv_h_sgma_scl_qpsk_45_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_7_0                              0x1816857C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_7_0_reg_addr                      "0xB816857C"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_7_0_reg                           0xB816857C
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_7_0_inst_addr                     "0x026A"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_7_0_inv_h_sgma_scl_qpsk_56_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_7_0_inv_h_sgma_scl_qpsk_56_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_7_0_inv_h_sgma_scl_qpsk_56_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_7_0_get_inv_h_sgma_scl_qpsk_56_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_13_8                             0x18168580
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_13_8_reg_addr                     "0xB8168580"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_13_8_reg                          0xB8168580
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_13_8_inst_addr                    "0x026B"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_13_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_13_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_13_8_inv_h_sgma_scl_qpsk_56_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_13_8_inv_h_sgma_scl_qpsk_56_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_13_8_inv_h_sgma_scl_qpsk_56_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_56_13_8_get_inv_h_sgma_scl_qpsk_56_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_7_0                            0x18168584
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_7_0_reg_addr                    "0xB8168584"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_7_0_reg                         0xB8168584
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_7_0_inst_addr                   "0x026C"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_7_0_inv_data_eq_scl_16qam_13_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_7_0_inv_data_eq_scl_16qam_13_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_7_0_inv_data_eq_scl_16qam_13_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_7_0_get_inv_data_eq_scl_16qam_13_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_11_8                           0x18168588
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_11_8_reg_addr                   "0xB8168588"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_11_8_reg                        0xB8168588
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_11_8_inst_addr                  "0x026D"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_11_8_inv_data_eq_scl_16qam_13_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_11_8_inv_data_eq_scl_16qam_13_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_11_8_inv_data_eq_scl_16qam_13_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_13_11_8_get_inv_data_eq_scl_16qam_13_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_7_0                            0x1816858C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_7_0_reg_addr                    "0xB816858C"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_7_0_reg                         0xB816858C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_7_0_inst_addr                   "0x026E"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_7_0_inv_data_eq_scl_16qam_25_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_7_0_inv_data_eq_scl_16qam_25_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_7_0_inv_data_eq_scl_16qam_25_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_7_0_get_inv_data_eq_scl_16qam_25_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_11_8                           0x18168590
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_11_8_reg_addr                   "0xB8168590"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_11_8_reg                        0xB8168590
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_11_8_inst_addr                  "0x026F"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_11_8_inv_data_eq_scl_16qam_25_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_11_8_inv_data_eq_scl_16qam_25_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_11_8_inv_data_eq_scl_16qam_25_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_16QAM_25_11_8_get_inv_data_eq_scl_16qam_25_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_7_0                           0x18168594
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_7_0_reg_addr                   "0xB8168594"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_7_0_reg                        0xB8168594
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_7_0_inst_addr                  "0x0270"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_7_0_inv_data_eq_scl_256qam_13_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_7_0_inv_data_eq_scl_256qam_13_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_7_0_inv_data_eq_scl_256qam_13_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_7_0_get_inv_data_eq_scl_256qam_13_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_11_8                          0x18168598
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_11_8_reg_addr                  "0xB8168598"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_11_8_reg                       0xB8168598
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_11_8_inst_addr                 "0x0271"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_11_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_11_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_11_8_inv_data_eq_scl_256qam_13_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_11_8_inv_data_eq_scl_256qam_13_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_11_8_inv_data_eq_scl_256qam_13_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_13_11_8_get_inv_data_eq_scl_256qam_13_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_7_0                           0x1816859C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_7_0_reg_addr                   "0xB816859C"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_7_0_reg                        0xB816859C
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_7_0_inst_addr                  "0x0272"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_7_0_inv_data_eq_scl_256qam_25_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_7_0_inv_data_eq_scl_256qam_25_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_7_0_inv_data_eq_scl_256qam_25_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_7_0_get_inv_data_eq_scl_256qam_25_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_11_8                          0x181685A0
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_11_8_reg_addr                  "0xB81685A0"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_11_8_reg                       0xB81685A0
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_11_8_inst_addr                 "0x0273"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_11_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_11_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_11_8_inv_data_eq_scl_256qam_25_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_11_8_inv_data_eq_scl_256qam_25_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_11_8_inv_data_eq_scl_256qam_25_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_256QAM_25_11_8_get_inv_data_eq_scl_256qam_25_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_7_0                            0x181685A4
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_7_0_reg_addr                    "0xB81685A4"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_7_0_reg                         0xB81685A4
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_7_0_inst_addr                   "0x0274"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_7_0_inv_data_eq_scl_64qam_13_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_7_0_inv_data_eq_scl_64qam_13_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_7_0_inv_data_eq_scl_64qam_13_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_7_0_get_inv_data_eq_scl_64qam_13_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_11_8                           0x181685A8
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_11_8_reg_addr                   "0xB81685A8"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_11_8_reg                        0xB81685A8
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_11_8_inst_addr                  "0x0275"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_11_8_inv_data_eq_scl_64qam_13_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_11_8_inv_data_eq_scl_64qam_13_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_11_8_inv_data_eq_scl_64qam_13_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_13_11_8_get_inv_data_eq_scl_64qam_13_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_7_0                            0x181685AC
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_7_0_reg_addr                    "0xB81685AC"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_7_0_reg                         0xB81685AC
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_7_0_inst_addr                   "0x0276"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_7_0_inv_data_eq_scl_64qam_25_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_7_0_inv_data_eq_scl_64qam_25_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_7_0_inv_data_eq_scl_64qam_25_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_7_0_get_inv_data_eq_scl_64qam_25_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_11_8                           0x181685B0
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_11_8_reg_addr                   "0xB81685B0"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_11_8_reg                        0xB81685B0
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_11_8_inst_addr                  "0x0277"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_11_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_11_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_11_8_inv_data_eq_scl_64qam_25_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_11_8_inv_data_eq_scl_64qam_25_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_11_8_inv_data_eq_scl_64qam_25_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_64QAM_25_11_8_get_inv_data_eq_scl_64qam_25_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_7_0                             0x181685B4
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_7_0_reg_addr                     "0xB81685B4"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_7_0_reg                          0xB81685B4
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_7_0_inst_addr                    "0x0278"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_7_0_inv_data_eq_scl_qpsk_13_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_7_0_inv_data_eq_scl_qpsk_13_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_7_0_inv_data_eq_scl_qpsk_13_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_7_0_get_inv_data_eq_scl_qpsk_13_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_11_8                            0x181685B8
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_11_8_reg_addr                    "0xB81685B8"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_11_8_reg                         0xB81685B8
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_11_8_inst_addr                   "0x0279"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_11_8_inv_data_eq_scl_qpsk_13_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_11_8_inv_data_eq_scl_qpsk_13_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_11_8_inv_data_eq_scl_qpsk_13_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_13_11_8_get_inv_data_eq_scl_qpsk_13_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_7_0                             0x181685BC
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_7_0_reg_addr                     "0xB81685BC"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_7_0_reg                          0xB81685BC
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_7_0_inst_addr                    "0x027A"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_7_0_inv_data_eq_scl_qpsk_25_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_7_0_inv_data_eq_scl_qpsk_25_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_7_0_inv_data_eq_scl_qpsk_25_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_7_0_get_inv_data_eq_scl_qpsk_25_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_11_8                            0x181685C0
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_11_8_reg_addr                    "0xB81685C0"
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_11_8_reg                         0xB81685C0
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_11_8_inst_addr                   "0x027B"
#define  set_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_11_8_reg))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_11_8_inv_data_eq_scl_qpsk_25_11_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_11_8_inv_data_eq_scl_qpsk_25_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_11_8_inv_data_eq_scl_qpsk_25_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_INV_DATA_EQ_SCL_QPSK_25_11_8_get_inv_data_eq_scl_qpsk_25_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_7_0                             0x181685C4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_7_0_reg_addr                     "0xB81685C4"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_7_0_reg                          0xB81685C4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_7_0_inst_addr                    "0x027C"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_7_0_inv_h_sgma_scl_16qam_13_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_7_0_inv_h_sgma_scl_16qam_13_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_7_0_inv_h_sgma_scl_16qam_13_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_7_0_get_inv_h_sgma_scl_16qam_13_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_13_8                            0x181685C8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_13_8_reg_addr                    "0xB81685C8"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_13_8_reg                         0xB81685C8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_13_8_inst_addr                   "0x027D"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_13_8_inv_h_sgma_scl_16qam_13_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_13_8_inv_h_sgma_scl_16qam_13_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_13_8_inv_h_sgma_scl_16qam_13_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_13_13_8_get_inv_h_sgma_scl_16qam_13_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_7_0                             0x181685CC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_7_0_reg_addr                     "0xB81685CC"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_7_0_reg                          0xB81685CC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_7_0_inst_addr                    "0x027E"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_7_0_inv_h_sgma_scl_16qam_25_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_7_0_inv_h_sgma_scl_16qam_25_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_7_0_inv_h_sgma_scl_16qam_25_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_7_0_get_inv_h_sgma_scl_16qam_25_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_13_8                            0x181685D0
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_13_8_reg_addr                    "0xB81685D0"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_13_8_reg                         0xB81685D0
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_13_8_inst_addr                   "0x027F"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_13_8_inv_h_sgma_scl_16qam_25_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_13_8_inv_h_sgma_scl_16qam_25_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_13_8_inv_h_sgma_scl_16qam_25_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_16QAM_25_13_8_get_inv_h_sgma_scl_16qam_25_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_7_0                            0x181685D4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_7_0_reg_addr                    "0xB81685D4"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_7_0_reg                         0xB81685D4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_7_0_inst_addr                   "0x0280"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_7_0_inv_h_sgma_scl_256qam_13_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_7_0_inv_h_sgma_scl_256qam_13_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_7_0_inv_h_sgma_scl_256qam_13_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_7_0_get_inv_h_sgma_scl_256qam_13_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_13_8                           0x181685D8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_13_8_reg_addr                   "0xB81685D8"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_13_8_reg                        0xB81685D8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_13_8_inst_addr                  "0x0281"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_13_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_13_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_13_8_inv_h_sgma_scl_256qam_13_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_13_8_inv_h_sgma_scl_256qam_13_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_13_8_inv_h_sgma_scl_256qam_13_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_13_13_8_get_inv_h_sgma_scl_256qam_13_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_7_0                            0x181685DC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_7_0_reg_addr                    "0xB81685DC"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_7_0_reg                         0xB81685DC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_7_0_inst_addr                   "0x0282"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_7_0_inv_h_sgma_scl_256qam_25_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_7_0_inv_h_sgma_scl_256qam_25_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_7_0_inv_h_sgma_scl_256qam_25_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_7_0_get_inv_h_sgma_scl_256qam_25_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_13_8                           0x181685E0
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_13_8_reg_addr                   "0xB81685E0"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_13_8_reg                        0xB81685E0
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_13_8_inst_addr                  "0x0283"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_13_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_13_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_13_8_inv_h_sgma_scl_256qam_25_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_13_8_inv_h_sgma_scl_256qam_25_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_13_8_inv_h_sgma_scl_256qam_25_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_256QAM_25_13_8_get_inv_h_sgma_scl_256qam_25_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_7_0                             0x181685E4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_7_0_reg_addr                     "0xB81685E4"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_7_0_reg                          0xB81685E4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_7_0_inst_addr                    "0x0284"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_7_0_inv_h_sgma_scl_64qam_13_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_7_0_inv_h_sgma_scl_64qam_13_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_7_0_inv_h_sgma_scl_64qam_13_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_7_0_get_inv_h_sgma_scl_64qam_13_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_13_8                            0x181685E8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_13_8_reg_addr                    "0xB81685E8"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_13_8_reg                         0xB81685E8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_13_8_inst_addr                   "0x0285"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_13_8_inv_h_sgma_scl_64qam_13_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_13_8_inv_h_sgma_scl_64qam_13_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_13_8_inv_h_sgma_scl_64qam_13_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_13_13_8_get_inv_h_sgma_scl_64qam_13_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_7_0                             0x181685EC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_7_0_reg_addr                     "0xB81685EC"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_7_0_reg                          0xB81685EC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_7_0_inst_addr                    "0x0286"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_7_0_inv_h_sgma_scl_64qam_25_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_7_0_inv_h_sgma_scl_64qam_25_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_7_0_inv_h_sgma_scl_64qam_25_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_7_0_get_inv_h_sgma_scl_64qam_25_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_13_8                            0x181685F0
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_13_8_reg_addr                    "0xB81685F0"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_13_8_reg                         0xB81685F0
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_13_8_inst_addr                   "0x0287"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_13_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_13_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_13_8_inv_h_sgma_scl_64qam_25_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_13_8_inv_h_sgma_scl_64qam_25_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_13_8_inv_h_sgma_scl_64qam_25_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_64QAM_25_13_8_get_inv_h_sgma_scl_64qam_25_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_7_0                              0x181685F4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_7_0_reg_addr                      "0xB81685F4"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_7_0_reg                           0xB81685F4
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_7_0_inst_addr                     "0x0288"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_7_0_inv_h_sgma_scl_qpsk_13_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_7_0_inv_h_sgma_scl_qpsk_13_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_7_0_inv_h_sgma_scl_qpsk_13_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_7_0_get_inv_h_sgma_scl_qpsk_13_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_13_8                             0x181685F8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_13_8_reg_addr                     "0xB81685F8"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_13_8_reg                          0xB81685F8
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_13_8_inst_addr                    "0x0289"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_13_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_13_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_13_8_inv_h_sgma_scl_qpsk_13_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_13_8_inv_h_sgma_scl_qpsk_13_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_13_8_inv_h_sgma_scl_qpsk_13_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_13_13_8_get_inv_h_sgma_scl_qpsk_13_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_7_0                              0x181685FC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_7_0_reg_addr                      "0xB81685FC"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_7_0_reg                           0xB81685FC
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_7_0_inst_addr                     "0x028A"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_7_0_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_7_0_inv_h_sgma_scl_qpsk_25_7_0_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_7_0_inv_h_sgma_scl_qpsk_25_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_7_0_inv_h_sgma_scl_qpsk_25_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_7_0_get_inv_h_sgma_scl_qpsk_25_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_13_8                             0x18168600
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_13_8_reg_addr                     "0xB8168600"
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_13_8_reg                          0xB8168600
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_13_8_inst_addr                    "0x028B"
#define  set_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_13_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_13_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_13_8_reg))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_13_8_inv_h_sgma_scl_qpsk_25_13_8_shift (0)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_13_8_inv_h_sgma_scl_qpsk_25_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_13_8_inv_h_sgma_scl_qpsk_25_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_INV_H_SGMA_SCL_QPSK_25_13_8_get_inv_h_sgma_scl_qpsk_25_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_TARGET_IDX                                       0x18168604
#define  ATB_DEMOD_FREQ_PARAMS_TARGET_IDX_reg_addr                               "0xB8168604"
#define  ATB_DEMOD_FREQ_PARAMS_TARGET_IDX_reg                                    0xB8168604
#define  ATB_DEMOD_FREQ_PARAMS_TARGET_IDX_inst_addr                              "0x028C"
#define  set_ATB_DEMOD_FREQ_PARAMS_TARGET_IDX_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_TARGET_IDX_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_TARGET_IDX_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_TARGET_IDX_reg))
#define  ATB_DEMOD_FREQ_PARAMS_TARGET_IDX_params_target_idx_shift                (0)
#define  ATB_DEMOD_FREQ_PARAMS_TARGET_IDX_params_target_idx_mask                 (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_TARGET_IDX_params_target_idx(data)                (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_TARGET_IDX_get_params_target_idx(data)            (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_L1_PRE_LLR_HARD_DEC_SEL                          0x18168608
#define  ATB_DEMOD_FREQ_PARAMS_L1_PRE_LLR_HARD_DEC_SEL_reg_addr                  "0xB8168608"
#define  ATB_DEMOD_FREQ_PARAMS_L1_PRE_LLR_HARD_DEC_SEL_reg                       0xB8168608
#define  ATB_DEMOD_FREQ_PARAMS_L1_PRE_LLR_HARD_DEC_SEL_inst_addr                 "0x028D"
#define  set_ATB_DEMOD_FREQ_PARAMS_L1_PRE_LLR_HARD_DEC_SEL_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_L1_PRE_LLR_HARD_DEC_SEL_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_L1_PRE_LLR_HARD_DEC_SEL_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_L1_PRE_LLR_HARD_DEC_SEL_reg))
#define  ATB_DEMOD_FREQ_PARAMS_L1_PRE_LLR_HARD_DEC_SEL_params_l1_pre_llr_hard_dec_sel_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_L1_PRE_LLR_HARD_DEC_SEL_params_l1_pre_llr_hard_dec_sel_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_L1_PRE_LLR_HARD_DEC_SEL_params_l1_pre_llr_hard_dec_sel(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_L1_PRE_LLR_HARD_DEC_SEL_get_params_l1_pre_llr_hard_dec_sel(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_L1_DATA_1                                               0x18168610
#define  ATB_DEMOD_FREQ_L1_DATA_1_reg_addr                                       "0xB8168610"
#define  ATB_DEMOD_FREQ_L1_DATA_1_reg                                            0xB8168610
#define  ATB_DEMOD_FREQ_L1_DATA_1_inst_addr                                      "0x028E"
#define  set_ATB_DEMOD_FREQ_L1_DATA_1_reg(data)                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_L1_DATA_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_L1_DATA_1_reg                                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_L1_DATA_1_reg))
#define  ATB_DEMOD_FREQ_L1_DATA_1_l1_data_i_7_0_shift                            (0)
#define  ATB_DEMOD_FREQ_L1_DATA_1_l1_data_i_7_0_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_L1_DATA_1_l1_data_i_7_0(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_L1_DATA_1_get_l1_data_i_7_0(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_L1_DATA_2                                               0x18168614
#define  ATB_DEMOD_FREQ_L1_DATA_2_reg_addr                                       "0xB8168614"
#define  ATB_DEMOD_FREQ_L1_DATA_2_reg                                            0xB8168614
#define  ATB_DEMOD_FREQ_L1_DATA_2_inst_addr                                      "0x028F"
#define  set_ATB_DEMOD_FREQ_L1_DATA_2_reg(data)                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_L1_DATA_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_L1_DATA_2_reg                                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_L1_DATA_2_reg))
#define  ATB_DEMOD_FREQ_L1_DATA_2_l1_data_q_7_0_shift                            (0)
#define  ATB_DEMOD_FREQ_L1_DATA_2_l1_data_q_7_0_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_L1_DATA_2_l1_data_q_7_0(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_L1_DATA_2_get_l1_data_q_7_0(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_L1_DATA_3                                               0x18168618
#define  ATB_DEMOD_FREQ_L1_DATA_3_reg_addr                                       "0xB8168618"
#define  ATB_DEMOD_FREQ_L1_DATA_3_reg                                            0xB8168618
#define  ATB_DEMOD_FREQ_L1_DATA_3_inst_addr                                      "0x0290"
#define  set_ATB_DEMOD_FREQ_L1_DATA_3_reg(data)                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_L1_DATA_3_reg)=data)
#define  get_ATB_DEMOD_FREQ_L1_DATA_3_reg                                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_L1_DATA_3_reg))
#define  ATB_DEMOD_FREQ_L1_DATA_3_l1_data_q_9_8_shift                            (4)
#define  ATB_DEMOD_FREQ_L1_DATA_3_l1_data_i_9_8_shift                            (0)
#define  ATB_DEMOD_FREQ_L1_DATA_3_l1_data_q_9_8_mask                             (0x00000030)
#define  ATB_DEMOD_FREQ_L1_DATA_3_l1_data_i_9_8_mask                             (0x00000003)
#define  ATB_DEMOD_FREQ_L1_DATA_3_l1_data_q_9_8(data)                            (0x00000030&((data)<<4))
#define  ATB_DEMOD_FREQ_L1_DATA_3_l1_data_i_9_8(data)                            (0x00000003&(data))
#define  ATB_DEMOD_FREQ_L1_DATA_3_get_l1_data_q_9_8(data)                        ((0x00000030&(data))>>4)
#define  ATB_DEMOD_FREQ_L1_DATA_3_get_l1_data_i_9_8(data)                        (0x00000003&(data))

#define  ATB_DEMOD_FREQ_C2_L1_DATA_1                                            0x1816861C
#define  ATB_DEMOD_FREQ_C2_L1_DATA_1_reg_addr                                    "0xB816861C"
#define  ATB_DEMOD_FREQ_C2_L1_DATA_1_reg                                         0xB816861C
#define  ATB_DEMOD_FREQ_C2_L1_DATA_1_inst_addr                                   "0x0291"
#define  set_ATB_DEMOD_FREQ_C2_L1_DATA_1_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_L1_DATA_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_L1_DATA_1_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_L1_DATA_1_reg))
#define  ATB_DEMOD_FREQ_C2_L1_DATA_1_c2_llr_data_i_7_0_shift                     (0)
#define  ATB_DEMOD_FREQ_C2_L1_DATA_1_c2_llr_data_i_7_0_mask                      (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_L1_DATA_1_c2_llr_data_i_7_0(data)                     (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_L1_DATA_1_get_c2_llr_data_i_7_0(data)                 (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_L1_DATA_2                                            0x18168620
#define  ATB_DEMOD_FREQ_C2_L1_DATA_2_reg_addr                                    "0xB8168620"
#define  ATB_DEMOD_FREQ_C2_L1_DATA_2_reg                                         0xB8168620
#define  ATB_DEMOD_FREQ_C2_L1_DATA_2_inst_addr                                   "0x0292"
#define  set_ATB_DEMOD_FREQ_C2_L1_DATA_2_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_L1_DATA_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_L1_DATA_2_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_L1_DATA_2_reg))
#define  ATB_DEMOD_FREQ_C2_L1_DATA_2_c2_llr_data_q_7_0_shift                     (0)
#define  ATB_DEMOD_FREQ_C2_L1_DATA_2_c2_llr_data_q_7_0_mask                      (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_L1_DATA_2_c2_llr_data_q_7_0(data)                     (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_L1_DATA_2_get_c2_llr_data_q_7_0(data)                 (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_L1_DATA_3                                            0x18168624
#define  ATB_DEMOD_FREQ_C2_L1_DATA_3_reg_addr                                    "0xB8168624"
#define  ATB_DEMOD_FREQ_C2_L1_DATA_3_reg                                         0xB8168624
#define  ATB_DEMOD_FREQ_C2_L1_DATA_3_inst_addr                                   "0x0293"
#define  set_ATB_DEMOD_FREQ_C2_L1_DATA_3_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_L1_DATA_3_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_L1_DATA_3_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_L1_DATA_3_reg))
#define  ATB_DEMOD_FREQ_C2_L1_DATA_3_c2_llr_data_q_11_8_shift                    (4)
#define  ATB_DEMOD_FREQ_C2_L1_DATA_3_c2_llr_data_i_11_8_shift                    (0)
#define  ATB_DEMOD_FREQ_C2_L1_DATA_3_c2_llr_data_q_11_8_mask                     (0x000000F0)
#define  ATB_DEMOD_FREQ_C2_L1_DATA_3_c2_llr_data_i_11_8_mask                     (0x0000000F)
#define  ATB_DEMOD_FREQ_C2_L1_DATA_3_c2_llr_data_q_11_8(data)                    (0x000000F0&((data)<<4))
#define  ATB_DEMOD_FREQ_C2_L1_DATA_3_c2_llr_data_i_11_8(data)                    (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_C2_L1_DATA_3_get_c2_llr_data_q_11_8(data)                ((0x000000F0&(data))>>4)
#define  ATB_DEMOD_FREQ_C2_L1_DATA_3_get_c2_llr_data_i_11_8(data)                (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_LLR_DATA_LATCH                                          0x18168628
#define  ATB_DEMOD_FREQ_LLR_DATA_LATCH_reg_addr                                  "0xB8168628"
#define  ATB_DEMOD_FREQ_LLR_DATA_LATCH_reg                                       0xB8168628
#define  ATB_DEMOD_FREQ_LLR_DATA_LATCH_inst_addr                                 "0x0294"
#define  set_ATB_DEMOD_FREQ_LLR_DATA_LATCH_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_LLR_DATA_LATCH_reg)=data)
#define  get_ATB_DEMOD_FREQ_LLR_DATA_LATCH_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_LLR_DATA_LATCH_reg))
#define  ATB_DEMOD_FREQ_LLR_DATA_LATCH_llr_data_latch_shift                      (0)
#define  ATB_DEMOD_FREQ_LLR_DATA_LATCH_llr_data_latch_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_LLR_DATA_LATCH_llr_data_latch(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_LLR_DATA_LATCH_get_llr_data_latch(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_BIST_DONE_FPGA2                                         0x18169800
#define  ATB_DEMOD_FREQ_BIST_DONE_FPGA2_reg_addr                                 "0xB8169800"
#define  ATB_DEMOD_FREQ_BIST_DONE_FPGA2_reg                                      0xB8169800
#define  ATB_DEMOD_FREQ_BIST_DONE_FPGA2_inst_addr                                "0x0295"
#define  set_ATB_DEMOD_FREQ_BIST_DONE_FPGA2_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_BIST_DONE_FPGA2_reg)=data)
#define  get_ATB_DEMOD_FREQ_BIST_DONE_FPGA2_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_BIST_DONE_FPGA2_reg))
#define  ATB_DEMOD_FREQ_BIST_DONE_FPGA2_bist_done_fpga2_shift                    (0)
#define  ATB_DEMOD_FREQ_BIST_DONE_FPGA2_bist_done_fpga2_mask                     (0x00000001)
#define  ATB_DEMOD_FREQ_BIST_DONE_FPGA2_bist_done_fpga2(data)                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_BIST_DONE_FPGA2_get_bist_done_fpga2(data)                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_BIST_FAIL_FPGA2                                         0x18169804
#define  ATB_DEMOD_FREQ_BIST_FAIL_FPGA2_reg_addr                                 "0xB8169804"
#define  ATB_DEMOD_FREQ_BIST_FAIL_FPGA2_reg                                      0xB8169804
#define  ATB_DEMOD_FREQ_BIST_FAIL_FPGA2_inst_addr                                "0x0296"
#define  set_ATB_DEMOD_FREQ_BIST_FAIL_FPGA2_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_BIST_FAIL_FPGA2_reg)=data)
#define  get_ATB_DEMOD_FREQ_BIST_FAIL_FPGA2_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_BIST_FAIL_FPGA2_reg))
#define  ATB_DEMOD_FREQ_BIST_FAIL_FPGA2_bist_fail_fpga2_shift                    (0)
#define  ATB_DEMOD_FREQ_BIST_FAIL_FPGA2_bist_fail_fpga2_mask                     (0x00000001)
#define  ATB_DEMOD_FREQ_BIST_FAIL_FPGA2_bist_fail_fpga2(data)                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_BIST_FAIL_FPGA2_get_bist_fail_fpga2(data)                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_FAIL2_REG0                                              0x18169808
#define  ATB_DEMOD_FREQ_FAIL2_REG0_reg_addr                                      "0xB8169808"
#define  ATB_DEMOD_FREQ_FAIL2_REG0_reg                                           0xB8169808
#define  ATB_DEMOD_FREQ_FAIL2_REG0_inst_addr                                     "0x0297"
#define  set_ATB_DEMOD_FREQ_FAIL2_REG0_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG0_reg)=data)
#define  get_ATB_DEMOD_FREQ_FAIL2_REG0_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG0_reg))
#define  ATB_DEMOD_FREQ_FAIL2_REG0_fail2_reg0_shift                              (0)
#define  ATB_DEMOD_FREQ_FAIL2_REG0_fail2_reg0_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_FAIL2_REG0_fail2_reg0(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FAIL2_REG0_get_fail2_reg0(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FAIL2_REG1                                              0x1816980C
#define  ATB_DEMOD_FREQ_FAIL2_REG1_reg_addr                                      "0xB816980C"
#define  ATB_DEMOD_FREQ_FAIL2_REG1_reg                                           0xB816980C
#define  ATB_DEMOD_FREQ_FAIL2_REG1_inst_addr                                     "0x0298"
#define  set_ATB_DEMOD_FREQ_FAIL2_REG1_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG1_reg)=data)
#define  get_ATB_DEMOD_FREQ_FAIL2_REG1_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG1_reg))
#define  ATB_DEMOD_FREQ_FAIL2_REG1_fail2_reg1_shift                              (0)
#define  ATB_DEMOD_FREQ_FAIL2_REG1_fail2_reg1_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_FAIL2_REG1_fail2_reg1(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FAIL2_REG1_get_fail2_reg1(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FAIL2_REG2                                              0x18169810
#define  ATB_DEMOD_FREQ_FAIL2_REG2_reg_addr                                      "0xB8169810"
#define  ATB_DEMOD_FREQ_FAIL2_REG2_reg                                           0xB8169810
#define  ATB_DEMOD_FREQ_FAIL2_REG2_inst_addr                                     "0x0299"
#define  set_ATB_DEMOD_FREQ_FAIL2_REG2_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG2_reg)=data)
#define  get_ATB_DEMOD_FREQ_FAIL2_REG2_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG2_reg))
#define  ATB_DEMOD_FREQ_FAIL2_REG2_fail2_reg2_shift                              (0)
#define  ATB_DEMOD_FREQ_FAIL2_REG2_fail2_reg2_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_FAIL2_REG2_fail2_reg2(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FAIL2_REG2_get_fail2_reg2(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FAIL2_REG3                                              0x18169814
#define  ATB_DEMOD_FREQ_FAIL2_REG3_reg_addr                                      "0xB8169814"
#define  ATB_DEMOD_FREQ_FAIL2_REG3_reg                                           0xB8169814
#define  ATB_DEMOD_FREQ_FAIL2_REG3_inst_addr                                     "0x029A"
#define  set_ATB_DEMOD_FREQ_FAIL2_REG3_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG3_reg)=data)
#define  get_ATB_DEMOD_FREQ_FAIL2_REG3_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG3_reg))
#define  ATB_DEMOD_FREQ_FAIL2_REG3_fail2_reg3_shift                              (0)
#define  ATB_DEMOD_FREQ_FAIL2_REG3_fail2_reg3_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_FAIL2_REG3_fail2_reg3(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FAIL2_REG3_get_fail2_reg3(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FAIL2_REG4                                              0x18169818
#define  ATB_DEMOD_FREQ_FAIL2_REG4_reg_addr                                      "0xB8169818"
#define  ATB_DEMOD_FREQ_FAIL2_REG4_reg                                           0xB8169818
#define  ATB_DEMOD_FREQ_FAIL2_REG4_inst_addr                                     "0x029B"
#define  set_ATB_DEMOD_FREQ_FAIL2_REG4_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG4_reg)=data)
#define  get_ATB_DEMOD_FREQ_FAIL2_REG4_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG4_reg))
#define  ATB_DEMOD_FREQ_FAIL2_REG4_fail2_reg4_shift                              (0)
#define  ATB_DEMOD_FREQ_FAIL2_REG4_fail2_reg4_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_FAIL2_REG4_fail2_reg4(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FAIL2_REG4_get_fail2_reg4(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FAIL2_REG5                                              0x1816981C
#define  ATB_DEMOD_FREQ_FAIL2_REG5_reg_addr                                      "0xB816981C"
#define  ATB_DEMOD_FREQ_FAIL2_REG5_reg                                           0xB816981C
#define  ATB_DEMOD_FREQ_FAIL2_REG5_inst_addr                                     "0x029C"
#define  set_ATB_DEMOD_FREQ_FAIL2_REG5_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG5_reg)=data)
#define  get_ATB_DEMOD_FREQ_FAIL2_REG5_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG5_reg))
#define  ATB_DEMOD_FREQ_FAIL2_REG5_fail2_reg5_shift                              (0)
#define  ATB_DEMOD_FREQ_FAIL2_REG5_fail2_reg5_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_FAIL2_REG5_fail2_reg5(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FAIL2_REG5_get_fail2_reg5(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FAIL2_REG6                                              0x18169820
#define  ATB_DEMOD_FREQ_FAIL2_REG6_reg_addr                                      "0xB8169820"
#define  ATB_DEMOD_FREQ_FAIL2_REG6_reg                                           0xB8169820
#define  ATB_DEMOD_FREQ_FAIL2_REG6_inst_addr                                     "0x029D"
#define  set_ATB_DEMOD_FREQ_FAIL2_REG6_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG6_reg)=data)
#define  get_ATB_DEMOD_FREQ_FAIL2_REG6_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG6_reg))
#define  ATB_DEMOD_FREQ_FAIL2_REG6_fail2_reg6_shift                              (0)
#define  ATB_DEMOD_FREQ_FAIL2_REG6_fail2_reg6_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_FAIL2_REG6_fail2_reg6(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FAIL2_REG6_get_fail2_reg6(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FAIL2_REG7                                              0x18169824
#define  ATB_DEMOD_FREQ_FAIL2_REG7_reg_addr                                      "0xB8169824"
#define  ATB_DEMOD_FREQ_FAIL2_REG7_reg                                           0xB8169824
#define  ATB_DEMOD_FREQ_FAIL2_REG7_inst_addr                                     "0x029E"
#define  set_ATB_DEMOD_FREQ_FAIL2_REG7_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG7_reg)=data)
#define  get_ATB_DEMOD_FREQ_FAIL2_REG7_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG7_reg))
#define  ATB_DEMOD_FREQ_FAIL2_REG7_fail2_reg7_shift                              (0)
#define  ATB_DEMOD_FREQ_FAIL2_REG7_fail2_reg7_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_FAIL2_REG7_fail2_reg7(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FAIL2_REG7_get_fail2_reg7(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FAIL2_REG8                                              0x18169828
#define  ATB_DEMOD_FREQ_FAIL2_REG8_reg_addr                                      "0xB8169828"
#define  ATB_DEMOD_FREQ_FAIL2_REG8_reg                                           0xB8169828
#define  ATB_DEMOD_FREQ_FAIL2_REG8_inst_addr                                     "0x029F"
#define  set_ATB_DEMOD_FREQ_FAIL2_REG8_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG8_reg)=data)
#define  get_ATB_DEMOD_FREQ_FAIL2_REG8_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG8_reg))
#define  ATB_DEMOD_FREQ_FAIL2_REG8_fail2_reg8_shift                              (0)
#define  ATB_DEMOD_FREQ_FAIL2_REG8_fail2_reg8_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_FAIL2_REG8_fail2_reg8(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FAIL2_REG8_get_fail2_reg8(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FAIL2_REG9                                              0x1816982C
#define  ATB_DEMOD_FREQ_FAIL2_REG9_reg_addr                                      "0xB816982C"
#define  ATB_DEMOD_FREQ_FAIL2_REG9_reg                                           0xB816982C
#define  ATB_DEMOD_FREQ_FAIL2_REG9_inst_addr                                     "0x02A0"
#define  set_ATB_DEMOD_FREQ_FAIL2_REG9_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG9_reg)=data)
#define  get_ATB_DEMOD_FREQ_FAIL2_REG9_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG9_reg))
#define  ATB_DEMOD_FREQ_FAIL2_REG9_fail2_reg9_shift                              (0)
#define  ATB_DEMOD_FREQ_FAIL2_REG9_fail2_reg9_mask                               (0x000000FF)
#define  ATB_DEMOD_FREQ_FAIL2_REG9_fail2_reg9(data)                              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FAIL2_REG9_get_fail2_reg9(data)                          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FAIL2_REG10                                             0x18169830
#define  ATB_DEMOD_FREQ_FAIL2_REG10_reg_addr                                     "0xB8169830"
#define  ATB_DEMOD_FREQ_FAIL2_REG10_reg                                          0xB8169830
#define  ATB_DEMOD_FREQ_FAIL2_REG10_inst_addr                                    "0x02A1"
#define  set_ATB_DEMOD_FREQ_FAIL2_REG10_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG10_reg)=data)
#define  get_ATB_DEMOD_FREQ_FAIL2_REG10_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG10_reg))
#define  ATB_DEMOD_FREQ_FAIL2_REG10_fail2_reg10_shift                            (0)
#define  ATB_DEMOD_FREQ_FAIL2_REG10_fail2_reg10_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_FAIL2_REG10_fail2_reg10(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FAIL2_REG10_get_fail2_reg10(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FAIL2_REG11                                             0x18169834
#define  ATB_DEMOD_FREQ_FAIL2_REG11_reg_addr                                     "0xB8169834"
#define  ATB_DEMOD_FREQ_FAIL2_REG11_reg                                          0xB8169834
#define  ATB_DEMOD_FREQ_FAIL2_REG11_inst_addr                                    "0x02A2"
#define  set_ATB_DEMOD_FREQ_FAIL2_REG11_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG11_reg)=data)
#define  get_ATB_DEMOD_FREQ_FAIL2_REG11_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_FAIL2_REG11_reg))
#define  ATB_DEMOD_FREQ_FAIL2_REG11_fail2_reg11_shift                            (0)
#define  ATB_DEMOD_FREQ_FAIL2_REG11_fail2_reg11_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_FAIL2_REG11_fail2_reg11(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FAIL2_REG11_get_fail2_reg11(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_SR_MODE                                              0x18169890
#define  ATB_DEMOD_FREQ_TS_SR_MODE_reg_addr                                      "0xB8169890"
#define  ATB_DEMOD_FREQ_TS_SR_MODE_reg                                           0xB8169890
#define  ATB_DEMOD_FREQ_TS_SR_MODE_inst_addr                                     "0x02A3"
#define  set_ATB_DEMOD_FREQ_TS_SR_MODE_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_SR_MODE_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_SR_MODE_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_SR_MODE_reg))
#define  ATB_DEMOD_FREQ_TS_SR_MODE_ts_sr_mode_shift                              (2)
#define  ATB_DEMOD_FREQ_TS_SR_MODE_ts_strength_mode_shift                        (0)
#define  ATB_DEMOD_FREQ_TS_SR_MODE_ts_sr_mode_mask                               (0x00000004)
#define  ATB_DEMOD_FREQ_TS_SR_MODE_ts_strength_mode_mask                         (0x00000003)
#define  ATB_DEMOD_FREQ_TS_SR_MODE_ts_sr_mode(data)                              (0x00000004&((data)<<2))
#define  ATB_DEMOD_FREQ_TS_SR_MODE_ts_strength_mode(data)                        (0x00000003&(data))
#define  ATB_DEMOD_FREQ_TS_SR_MODE_get_ts_sr_mode(data)                          ((0x00000004&(data))>>2)
#define  ATB_DEMOD_FREQ_TS_SR_MODE_get_ts_strength_mode(data)                    (0x00000003&(data))

#define  ATB_DEMOD_FREQ_TS_DATA_OE_REG                                          0x18169894
#define  ATB_DEMOD_FREQ_TS_DATA_OE_REG_reg_addr                                  "0xB8169894"
#define  ATB_DEMOD_FREQ_TS_DATA_OE_REG_reg                                       0xB8169894
#define  ATB_DEMOD_FREQ_TS_DATA_OE_REG_inst_addr                                 "0x02A4"
#define  set_ATB_DEMOD_FREQ_TS_DATA_OE_REG_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_DATA_OE_REG_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_DATA_OE_REG_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_DATA_OE_REG_reg))
#define  ATB_DEMOD_FREQ_TS_DATA_OE_REG_ts_data_oe_reg_shift                      (0)
#define  ATB_DEMOD_FREQ_TS_DATA_OE_REG_ts_data_oe_reg_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_TS_DATA_OE_REG_ts_data_oe_reg(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_TS_DATA_OE_REG_get_ts_data_oe_reg(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_TS_SYNC_OE_REG                                          0x18169898
#define  ATB_DEMOD_FREQ_TS_SYNC_OE_REG_reg_addr                                  "0xB8169898"
#define  ATB_DEMOD_FREQ_TS_SYNC_OE_REG_reg                                       0xB8169898
#define  ATB_DEMOD_FREQ_TS_SYNC_OE_REG_inst_addr                                 "0x02A5"
#define  set_ATB_DEMOD_FREQ_TS_SYNC_OE_REG_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_SYNC_OE_REG_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_SYNC_OE_REG_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_SYNC_OE_REG_reg))
#define  ATB_DEMOD_FREQ_TS_SYNC_OE_REG_ts_sync_oe_reg_shift                      (0)
#define  ATB_DEMOD_FREQ_TS_SYNC_OE_REG_ts_sync_oe_reg_mask                       (0x00000007)
#define  ATB_DEMOD_FREQ_TS_SYNC_OE_REG_ts_sync_oe_reg(data)                      (0x00000007&(data))
#define  ATB_DEMOD_FREQ_TS_SYNC_OE_REG_get_ts_sync_oe_reg(data)                  (0x00000007&(data))

#define  ATB_DEMOD_FREQ_D_DLY_NUM                                               0x1816989C
#define  ATB_DEMOD_FREQ_D_DLY_NUM_reg_addr                                       "0xB816989C"
#define  ATB_DEMOD_FREQ_D_DLY_NUM_reg                                            0xB816989C
#define  ATB_DEMOD_FREQ_D_DLY_NUM_inst_addr                                      "0x02A6"
#define  set_ATB_DEMOD_FREQ_D_DLY_NUM_reg(data)                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_D_DLY_NUM_reg)=data)
#define  get_ATB_DEMOD_FREQ_D_DLY_NUM_reg                                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_D_DLY_NUM_reg))
#define  ATB_DEMOD_FREQ_D_DLY_NUM_c_dly_num_shift                                (4)
#define  ATB_DEMOD_FREQ_D_DLY_NUM_d_dly_num_shift                                (0)
#define  ATB_DEMOD_FREQ_D_DLY_NUM_c_dly_num_mask                                 (0x000000F0)
#define  ATB_DEMOD_FREQ_D_DLY_NUM_d_dly_num_mask                                 (0x0000000F)
#define  ATB_DEMOD_FREQ_D_DLY_NUM_c_dly_num(data)                                (0x000000F0&((data)<<4))
#define  ATB_DEMOD_FREQ_D_DLY_NUM_d_dly_num(data)                                (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_D_DLY_NUM_get_c_dly_num(data)                            ((0x000000F0&(data))>>4)
#define  ATB_DEMOD_FREQ_D_DLY_NUM_get_d_dly_num(data)                            (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_V_DLY_NUM                                               0x181698A0
#define  ATB_DEMOD_FREQ_V_DLY_NUM_reg_addr                                       "0xB81698A0"
#define  ATB_DEMOD_FREQ_V_DLY_NUM_reg                                            0xB81698A0
#define  ATB_DEMOD_FREQ_V_DLY_NUM_inst_addr                                      "0x02A7"
#define  set_ATB_DEMOD_FREQ_V_DLY_NUM_reg(data)                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_V_DLY_NUM_reg)=data)
#define  get_ATB_DEMOD_FREQ_V_DLY_NUM_reg                                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_V_DLY_NUM_reg))
#define  ATB_DEMOD_FREQ_V_DLY_NUM_s_dly_num_shift                                (4)
#define  ATB_DEMOD_FREQ_V_DLY_NUM_v_dly_num_shift                                (0)
#define  ATB_DEMOD_FREQ_V_DLY_NUM_s_dly_num_mask                                 (0x000000F0)
#define  ATB_DEMOD_FREQ_V_DLY_NUM_v_dly_num_mask                                 (0x0000000F)
#define  ATB_DEMOD_FREQ_V_DLY_NUM_s_dly_num(data)                                (0x000000F0&((data)<<4))
#define  ATB_DEMOD_FREQ_V_DLY_NUM_v_dly_num(data)                                (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_V_DLY_NUM_get_s_dly_num(data)                            ((0x000000F0&(data))>>4)
#define  ATB_DEMOD_FREQ_V_DLY_NUM_get_v_dly_num(data)                            (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_TS_DLY_BYPASS                                           0x181698A4
#define  ATB_DEMOD_FREQ_TS_DLY_BYPASS_reg_addr                                   "0xB81698A4"
#define  ATB_DEMOD_FREQ_TS_DLY_BYPASS_reg                                        0xB81698A4
#define  ATB_DEMOD_FREQ_TS_DLY_BYPASS_inst_addr                                  "0x02A8"
#define  set_ATB_DEMOD_FREQ_TS_DLY_BYPASS_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_DLY_BYPASS_reg)=data)
#define  get_ATB_DEMOD_FREQ_TS_DLY_BYPASS_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_TS_DLY_BYPASS_reg))
#define  ATB_DEMOD_FREQ_TS_DLY_BYPASS_ts_cdly_bypass_shift                       (1)
#define  ATB_DEMOD_FREQ_TS_DLY_BYPASS_ts_dly_bypass_shift                        (0)
#define  ATB_DEMOD_FREQ_TS_DLY_BYPASS_ts_cdly_bypass_mask                        (0x00000002)
#define  ATB_DEMOD_FREQ_TS_DLY_BYPASS_ts_dly_bypass_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_TS_DLY_BYPASS_ts_cdly_bypass(data)                       (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_TS_DLY_BYPASS_ts_dly_bypass(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_TS_DLY_BYPASS_get_ts_cdly_bypass(data)                   ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_TS_DLY_BYPASS_get_ts_dly_bypass(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_7_0                                0x18169BE8
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_7_0_reg_addr                        "0xB8169BE8"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_7_0_reg                             0xB8169BE8
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_7_0_inst_addr                       "0x02A9"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_7_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_7_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_7_0_params_llr_out_scale_7_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_7_0_params_llr_out_scale_7_0_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_7_0_params_llr_out_scale_7_0(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_7_0_get_params_llr_out_scale_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_9_8                                0x18169BEC
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_9_8_reg_addr                        "0xB8169BEC"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_9_8_reg                             0xB8169BEC
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_9_8_inst_addr                       "0x02AA"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_9_8_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_9_8_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_9_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_9_8_params_llr_out_scale_9_8_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_9_8_params_llr_out_scale_9_8_mask   (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_9_8_params_llr_out_scale_9_8(data)  (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_OUT_SCALE_9_8_get_params_llr_out_scale_9_8(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T0                                      0x1816A400
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T0_reg_addr                              "0xB816A400"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T0_reg                                   0xB816A400
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T0_inst_addr                             "0x02AB"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T0_params_pll_ctrl_t0_shift              (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T0_params_pll_ctrl_t0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T0_params_pll_ctrl_t0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T0_get_params_pll_ctrl_t0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T1                                      0x1816A404
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T1_reg_addr                              "0xB816A404"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T1_reg                                   0xB816A404
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T1_inst_addr                             "0x02AC"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T1_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T1_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T1_params_pll_ctrl_t1_shift              (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T1_params_pll_ctrl_t1_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T1_params_pll_ctrl_t1(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T1_get_params_pll_ctrl_t1(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T2                                      0x1816A408
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T2_reg_addr                              "0xB816A408"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T2_reg                                   0xB816A408
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T2_inst_addr                             "0x02AD"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T2_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T2_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T2_params_pll_ctrl_t2_shift              (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T2_params_pll_ctrl_t2_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T2_params_pll_ctrl_t2(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_CTRL_T2_get_params_pll_ctrl_t2(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_7_0                             0x1816A40C
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_7_0_reg_addr                     "0xB816A40C"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_7_0_reg                          0xB816A40C
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_7_0_inst_addr                    "0x02AE"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_7_0_params_pll_lock_blk_len_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_7_0_params_pll_lock_blk_len_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_7_0_params_pll_lock_blk_len_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_7_0_get_params_pll_lock_blk_len_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_14_8                            0x1816A410
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_14_8_reg_addr                    "0xB816A410"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_14_8_reg                         0xB816A410
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_14_8_inst_addr                   "0x02AF"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_14_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_14_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_14_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_14_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_14_8_params_pll_lock_blk_len_14_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_14_8_params_pll_lock_blk_len_14_8_mask (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_14_8_params_pll_lock_blk_len_14_8(data) (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_14_8_get_params_pll_lock_blk_len_14_8(data) (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_7_0                       0x1816A414
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_7_0_reg_addr               "0xB816A414"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_7_0_reg                    0xB816A414
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_7_0_inst_addr              "0x02B0"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_7_0_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_7_0_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_7_0_params_pll_lock_blk_ratio_len_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_7_0_params_pll_lock_blk_ratio_len_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_7_0_params_pll_lock_blk_ratio_len_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_7_0_get_params_pll_lock_blk_ratio_len_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_14_8                      0x1816A418
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_14_8_reg_addr              "0xB816A418"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_14_8_reg                   0xB816A418
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_14_8_inst_addr             "0x02B1"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_14_8_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_14_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_14_8_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_14_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_14_8_params_pll_lock_blk_ratio_len_14_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_14_8_params_pll_lock_blk_ratio_len_14_8_mask (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_14_8_params_pll_lock_blk_ratio_len_14_8(data) (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_14_8_get_params_pll_lock_blk_ratio_len_14_8(data) (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH                             0x1816A41C
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_reg_addr                     "0xB816A41C"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_reg                          0xB816A41C
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_inst_addr                    "0x02B2"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_params_pll_lose_lock_det_flag_shift (6)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_params_pll_lock_fail_blk_th_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_params_pll_lose_lock_det_flag_mask (0x00000040)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_params_pll_lock_fail_blk_th_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_params_pll_lose_lock_det_flag(data) (0x00000040&((data)<<6))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_params_pll_lock_fail_blk_th(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_get_params_pll_lose_lock_det_flag(data) ((0x00000040&(data))>>6)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_FAIL_BLK_TH_get_params_pll_lock_fail_blk_th(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH                          0x1816A420
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_reg_addr                  "0xB816A420"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_reg                       0xB816A420
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_inst_addr                 "0x02B3"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_params_pll_lock_success_blk_th_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_params_pll_lock_success_blk_th_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_params_pll_lock_success_blk_th(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_get_params_pll_lock_success_blk_th(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_RESET_CNT_TH                                 0x1816A424
#define  ATB_DEMOD_FREQ_PARAMS_PLL_RESET_CNT_TH_reg_addr                         "0xB816A424"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_RESET_CNT_TH_reg                              0xB816A424
#define  ATB_DEMOD_FREQ_PARAMS_PLL_RESET_CNT_TH_inst_addr                        "0x02B4"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_RESET_CNT_TH_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_RESET_CNT_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_RESET_CNT_TH_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_RESET_CNT_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_RESET_CNT_TH_params_pll_reset_cnt_th_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_RESET_CNT_TH_params_pll_reset_cnt_th_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_RESET_CNT_TH_params_pll_reset_cnt_th(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_RESET_CNT_TH_get_params_pll_reset_cnt_th(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_7_0                       0x1816A428
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_7_0_reg_addr               "0xB816A428"
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_7_0_reg                    0xB816A428
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_7_0_inst_addr              "0x02B5"
#define  set_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_7_0_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_7_0_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_7_0_params_frame_sync_time_out_th_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_7_0_params_frame_sync_time_out_th_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_7_0_params_frame_sync_time_out_th_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_7_0_get_params_frame_sync_time_out_th_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_15_8                      0x1816A42C
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_15_8_reg_addr              "0xB816A42C"
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_15_8_reg                   0xB816A42C
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_15_8_inst_addr             "0x02B6"
#define  set_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_15_8_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_15_8_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_15_8_params_frame_sync_time_out_th_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_15_8_params_frame_sync_time_out_th_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_15_8_params_frame_sync_time_out_th_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH_15_8_get_params_frame_sync_time_out_th_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_USE_T_LLR_MODE                                 0x1816A430
#define  ATB_DEMOD_FREQ_PARAMS_S_USE_T_LLR_MODE_reg_addr                         "0xB816A430"
#define  ATB_DEMOD_FREQ_PARAMS_S_USE_T_LLR_MODE_reg                              0xB816A430
#define  ATB_DEMOD_FREQ_PARAMS_S_USE_T_LLR_MODE_inst_addr                        "0x02B7"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_USE_T_LLR_MODE_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_USE_T_LLR_MODE_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_USE_T_LLR_MODE_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_USE_T_LLR_MODE_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_USE_T_LLR_MODE_params_s_use_t_llr_mode_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_USE_T_LLR_MODE_params_s_use_t_llr_mode_mask     (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S_USE_T_LLR_MODE_params_s_use_t_llr_mode(data)    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_USE_T_LLR_MODE_get_params_s_use_t_llr_mode(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_7_0                           0x1816A434
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_7_0_reg_addr                   "0xB816A434"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_7_0_reg                        0xB816A434
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_7_0_inst_addr                  "0x02B8"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_7_0_params_pll_start_run_time_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_7_0_params_pll_start_run_time_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_7_0_params_pll_start_run_time_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_7_0_get_params_pll_start_run_time_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_15_8                          0x1816A438
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_15_8_reg_addr                  "0xB816A438"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_15_8_reg                       0xB816A438
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_15_8_inst_addr                 "0x02B9"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_15_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_15_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_15_8_params_pll_start_run_time_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_15_8_params_pll_start_run_time_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_15_8_params_pll_start_run_time_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_START_RUN_TIME_15_8_get_params_pll_start_run_time_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC                                         0x1816A444
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_reg_addr                                 "0xB816A444"
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_reg                                      0xB816A444
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_inst_addr                                "0x02BA"
#define  set_ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_reg))
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_dvbs2_nodly_dec_shift                    (3)
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_dvbs_mac_rst_en_shift                    (2)
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_dvbs_same_rst_time_shift                 (1)
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_dvbs_rst_en_mode_shift                   (0)
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_dvbs2_nodly_dec_mask                     (0x00000008)
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_dvbs_mac_rst_en_mask                     (0x00000004)
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_dvbs_same_rst_time_mask                  (0x00000002)
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_dvbs_rst_en_mode_mask                    (0x00000001)
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_dvbs2_nodly_dec(data)                    (0x00000008&((data)<<3))
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_dvbs_mac_rst_en(data)                    (0x00000004&((data)<<2))
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_dvbs_same_rst_time(data)                 (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_dvbs_rst_en_mode(data)                   (0x00000001&(data))
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_get_dvbs2_nodly_dec(data)                ((0x00000008&(data))>>3)
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_get_dvbs_mac_rst_en(data)                ((0x00000004&(data))>>2)
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_get_dvbs_same_rst_time(data)             ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_DVBS2_NODLY_DEC_get_dvbs_rst_en_mode(data)               (0x00000001&(data))

#define  ATB_DEMOD_FREQ_DVBS_RST_EN_THR                                         0x1816A448
#define  ATB_DEMOD_FREQ_DVBS_RST_EN_THR_reg_addr                                 "0xB816A448"
#define  ATB_DEMOD_FREQ_DVBS_RST_EN_THR_reg                                      0xB816A448
#define  ATB_DEMOD_FREQ_DVBS_RST_EN_THR_inst_addr                                "0x02BB"
#define  set_ATB_DEMOD_FREQ_DVBS_RST_EN_THR_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_RST_EN_THR_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS_RST_EN_THR_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_RST_EN_THR_reg))
#define  ATB_DEMOD_FREQ_DVBS_RST_EN_THR_dvbs_rst_en_thr_shift                    (0)
#define  ATB_DEMOD_FREQ_DVBS_RST_EN_THR_dvbs_rst_en_thr_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBS_RST_EN_THR_dvbs_rst_en_thr(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBS_RST_EN_THR_get_dvbs_rst_en_thr(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBS_NOLOCK_RST_THR                                     0x1816A450
#define  ATB_DEMOD_FREQ_DVBS_NOLOCK_RST_THR_reg_addr                             "0xB816A450"
#define  ATB_DEMOD_FREQ_DVBS_NOLOCK_RST_THR_reg                                  0xB816A450
#define  ATB_DEMOD_FREQ_DVBS_NOLOCK_RST_THR_inst_addr                            "0x02BC"
#define  set_ATB_DEMOD_FREQ_DVBS_NOLOCK_RST_THR_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_NOLOCK_RST_THR_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS_NOLOCK_RST_THR_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_NOLOCK_RST_THR_reg))
#define  ATB_DEMOD_FREQ_DVBS_NOLOCK_RST_THR_dvbs_nolock_rst_thr_shift            (0)
#define  ATB_DEMOD_FREQ_DVBS_NOLOCK_RST_THR_dvbs_nolock_rst_thr_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBS_NOLOCK_RST_THR_dvbs_nolock_rst_thr(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBS_NOLOCK_RST_THR_get_dvbs_nolock_rst_thr(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM                                      0x1816A454
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_reg_addr                              "0xB816A454"
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_reg                                   0xB816A454
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_inst_addr                             "0x02BD"
#define  set_ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_reg))
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_dvbs_delay_dec_num_shift              (0)
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_dvbs_delay_dec_num_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_dvbs_delay_dec_num(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_get_dvbs_delay_dec_num(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_NOP                                  0x1816A458
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_NOP_reg_addr                          "0xB816A458"
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_NOP_reg                               0xB816A458
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_NOP_inst_addr                         "0x02BE"
#define  set_ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_NOP_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_NOP_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_NOP_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_NOP_reg))
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_NOP_dvbs_delay_dec_num_nop_shift      (0)
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_NOP_dvbs_delay_dec_num_nop_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_NOP_dvbs_delay_dec_num_nop(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBS_DELAY_DEC_NUM_NOP_get_dvbs_delay_dec_num_nop(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET                                       0x1816A45C
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_reg_addr                               "0xB816A45C"
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_reg                                    0xB816A45C
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_inst_addr                              "0x02BF"
#define  set_ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_reg)=data)
#define  get_ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_reg))
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_en_dvbs2_dpfll_reset_shift             (3)
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_en_head_err_reset_shift                (2)
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_en_dvbs2_pll_reset_shift               (1)
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_en_dvbs_pll_reset_shift                (0)
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_en_dvbs2_dpfll_reset_mask              (0x00000008)
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_en_head_err_reset_mask                 (0x00000004)
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_en_dvbs2_pll_reset_mask                (0x00000002)
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_en_dvbs_pll_reset_mask                 (0x00000001)
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_en_dvbs2_dpfll_reset(data)             (0x00000008&((data)<<3))
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_en_head_err_reset(data)                (0x00000004&((data)<<2))
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_en_dvbs2_pll_reset(data)               (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_en_dvbs_pll_reset(data)                (0x00000001&(data))
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_get_en_dvbs2_dpfll_reset(data)         ((0x00000008&(data))>>3)
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_get_en_head_err_reset(data)            ((0x00000004&(data))>>2)
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_get_en_dvbs2_pll_reset(data)           ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_EN_DVBS_PLL_RESET_get_en_dvbs_pll_reset(data)            (0x00000001&(data))

#define  ATB_DEMOD_FREQ_DVBS2_DPFLL_RESET_TH                                    0x1816A460
#define  ATB_DEMOD_FREQ_DVBS2_DPFLL_RESET_TH_reg_addr                            "0xB816A460"
#define  ATB_DEMOD_FREQ_DVBS2_DPFLL_RESET_TH_reg                                 0xB816A460
#define  ATB_DEMOD_FREQ_DVBS2_DPFLL_RESET_TH_inst_addr                           "0x02C0"
#define  set_ATB_DEMOD_FREQ_DVBS2_DPFLL_RESET_TH_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS2_DPFLL_RESET_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS2_DPFLL_RESET_TH_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS2_DPFLL_RESET_TH_reg))
#define  ATB_DEMOD_FREQ_DVBS2_DPFLL_RESET_TH_dvbs2_dpfll_reset_th_shift          (0)
#define  ATB_DEMOD_FREQ_DVBS2_DPFLL_RESET_TH_dvbs2_dpfll_reset_th_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBS2_DPFLL_RESET_TH_dvbs2_dpfll_reset_th(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBS2_DPFLL_RESET_TH_get_dvbs2_dpfll_reset_th(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0                                         0x1816A480
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_reg_addr                                 "0xB816A480"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_reg                                      0xB816A480
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_inst_addr                                "0x02C1"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_params_c1_pll_0_shift                    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_params_c1_pll_0_mask                     (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_params_c1_pll_0(data)                    (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_get_params_c1_pll_0(data)                (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0                                         0x1816A484
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_reg_addr                                 "0xB816A484"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_reg                                      0xB816A484
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_inst_addr                                "0x02C2"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_params_c2_pll_0_shift                    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_params_c2_pll_0_mask                     (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_params_c2_pll_0(data)                    (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_get_params_c2_pll_0(data)                (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1                                         0x1816A488
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_reg_addr                                 "0xB816A488"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_reg                                      0xB816A488
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_inst_addr                                "0x02C3"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_params_c1_pll_1_shift                    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_params_c1_pll_1_mask                     (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_params_c1_pll_1(data)                    (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_get_params_c1_pll_1(data)                (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1                                         0x1816A48C
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_reg_addr                                 "0xB816A48C"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_reg                                      0xB816A48C
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_inst_addr                                "0x02C4"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_params_c2_pll_1_shift                    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_params_c2_pll_1_mask                     (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_params_c2_pll_1(data)                    (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_get_params_c2_pll_1(data)                (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_1                                   0x1816A490
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_1_reg_addr                           "0xB816A490"
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_1_reg                                0xB816A490
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_1_inst_addr                          "0x02C5"
#define  set_ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_1_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_1_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_1_params_large_c1_pll_1_shift        (0)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_1_params_large_c1_pll_1_mask         (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_1_params_large_c1_pll_1(data)        (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_1_get_params_large_c1_pll_1(data)    (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_1                                   0x1816A494
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_1_reg_addr                           "0xB816A494"
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_1_reg                                0xB816A494
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_1_inst_addr                          "0x02C6"
#define  set_ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_1_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_1_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_1_params_large_c2_pll_1_shift        (0)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_1_params_large_c2_pll_1_mask         (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_1_params_large_c2_pll_1(data)        (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_1_get_params_large_c2_pll_1(data)    (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_2                                         0x1816A498
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_2_reg_addr                                 "0xB816A498"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_2_reg                                      0xB816A498
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_2_inst_addr                                "0x02C7"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_2_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_2_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_2_params_c1_pll_2_shift                    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_2_params_c1_pll_2_mask                     (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_2_params_c1_pll_2(data)                    (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_2_get_params_c1_pll_2(data)                (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_2                                         0x1816A49C
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_2_reg_addr                                 "0xB816A49C"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_2_reg                                      0xB816A49C
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_2_inst_addr                                "0x02C8"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_2_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_2_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_2_params_c2_pll_2_shift                    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_2_params_c2_pll_2_mask                     (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_2_params_c2_pll_2(data)                    (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_2_get_params_c2_pll_2(data)                (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_2                                   0x1816A4A0
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_2_reg_addr                           "0xB816A4A0"
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_2_reg                                0xB816A4A0
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_2_inst_addr                          "0x02C9"
#define  set_ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_2_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_2_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_2_params_large_c1_pll_2_shift        (0)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_2_params_large_c1_pll_2_mask         (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_2_params_large_c1_pll_2(data)        (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C1_PLL_2_get_params_large_c1_pll_2(data)    (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_2                                   0x1816A4A4
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_2_reg_addr                           "0xB816A4A4"
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_2_reg                                0xB816A4A4
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_2_inst_addr                          "0x02CA"
#define  set_ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_2_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_2_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_2_params_large_c2_pll_2_shift        (0)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_2_params_large_c2_pll_2_mask         (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_2_params_large_c2_pll_2(data)        (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_C2_PLL_2_get_params_large_c2_pll_2(data)    (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE1                               0x1816A4A8
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE1_reg_addr                       "0xB816A4A8"
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE1_reg                            0xB816A4A8
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE1_inst_addr                      "0x02CB"
#define  set_ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE1_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE1_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE1_params_angle_limit_range1_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE1_params_angle_limit_range1_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE1_params_angle_limit_range1(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE1_get_params_angle_limit_range1(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE2                               0x1816A4AC
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE2_reg_addr                       "0xB816A4AC"
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE2_reg                            0xB816A4AC
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE2_inst_addr                      "0x02CC"
#define  set_ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE2_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE2_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE2_params_angle_limit_range2_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE2_params_angle_limit_range2_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE2_params_angle_limit_range2(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ANGLE_LIMIT_RANGE2_get_params_angle_limit_range2(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_FFT_CFO                                 0x1816A4B0
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_FFT_CFO_reg_addr                         "0xB816A4B0"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_FFT_CFO_reg                              0xB816A4B0
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_FFT_CFO_inst_addr                        "0x02CD"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_FFT_CFO_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_FFT_CFO_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_FFT_CFO_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_FFT_CFO_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_FFT_CFO_params_c1_pll_0_fft_cfo_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_FFT_CFO_params_c1_pll_0_fft_cfo_mask     (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_FFT_CFO_params_c1_pll_0_fft_cfo(data)    (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_FFT_CFO_get_params_c1_pll_0_fft_cfo(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_FFT_CFO                                 0x1816A4B4
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_FFT_CFO_reg_addr                         "0xB816A4B4"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_FFT_CFO_reg                              0xB816A4B4
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_FFT_CFO_inst_addr                        "0x02CE"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_FFT_CFO_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_FFT_CFO_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_FFT_CFO_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_FFT_CFO_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_FFT_CFO_params_c2_pll_0_fft_cfo_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_FFT_CFO_params_c2_pll_0_fft_cfo_mask     (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_FFT_CFO_params_c2_pll_0_fft_cfo(data)    (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_FFT_CFO_get_params_c2_pll_0_fft_cfo(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PN_START_WIN_CNT_TH                              0x1816A4B8
#define  ATB_DEMOD_FREQ_PARAMS_PN_START_WIN_CNT_TH_reg_addr                      "0xB816A4B8"
#define  ATB_DEMOD_FREQ_PARAMS_PN_START_WIN_CNT_TH_reg                           0xB816A4B8
#define  ATB_DEMOD_FREQ_PARAMS_PN_START_WIN_CNT_TH_inst_addr                     "0x02CF"
#define  set_ATB_DEMOD_FREQ_PARAMS_PN_START_WIN_CNT_TH_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PN_START_WIN_CNT_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PN_START_WIN_CNT_TH_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PN_START_WIN_CNT_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PN_START_WIN_CNT_TH_params_pn_start_win_cnt_th_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PN_START_WIN_CNT_TH_params_pn_start_win_cnt_th_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PN_START_WIN_CNT_TH_params_pn_start_win_cnt_th(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PN_START_WIN_CNT_TH_get_params_pn_start_win_cnt_th(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N                                     0x1816A4C0
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_reg_addr                             "0xB816A4C0"
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_reg                                  0xB816A4C0
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_inst_addr                            "0x02D0"
#define  set_ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_params_feed_f_tap_n_shift            (0)
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_params_feed_f_tap_n_mask             (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_params_feed_f_tap_n(data)            (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_get_params_feed_f_tap_n(data)        (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_TAP_N                                     0x1816A4C4
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_TAP_N_reg_addr                             "0xB816A4C4"
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_TAP_N_reg                                  0xB816A4C4
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_TAP_N_inst_addr                            "0x02D1"
#define  set_ATB_DEMOD_FREQ_PARAMS_FEED_B_TAP_N_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FEED_B_TAP_N_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FEED_B_TAP_N_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FEED_B_TAP_N_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_TAP_N_params_feed_b_tap_n_shift            (0)
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_TAP_N_params_feed_b_tap_n_mask             (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_TAP_N_params_feed_b_tap_n(data)            (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_TAP_N_get_params_feed_b_tap_n(data)        (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX                                  0x1816A4C8
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_reg_addr                          "0xB816A4C8"
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_reg                               0xB816A4C8
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_inst_addr                         "0x02D2"
#define  set_ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_reg))
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_params_main_path_index_shift      (0)
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_params_main_path_index_mask       (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_params_main_path_index(data)      (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_get_params_main_path_index(data)  (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_DELTA                                    0x1816A4CC
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_DELTA_reg_addr                            "0xB816A4CC"
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_DELTA_reg                                 0xB816A4CC
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_DELTA_inst_addr                           "0x02D3"
#define  set_ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_DELTA_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_DELTA_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_DELTA_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_DELTA_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_DELTA_params_dvbs_eq_delta_shift          (0)
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_DELTA_params_dvbs_eq_delta_mask           (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_DELTA_params_dvbs_eq_delta(data)          (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_DELTA_get_params_dvbs_eq_delta(data)      (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_ALPHA                                     0x1816A4D0
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_ALPHA_reg_addr                             "0xB816A4D0"
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_ALPHA_reg                                  0xB816A4D0
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_ALPHA_inst_addr                            "0x02D4"
#define  set_ATB_DEMOD_FREQ_PARAMS_FEED_F_ALPHA_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FEED_F_ALPHA_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FEED_F_ALPHA_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FEED_F_ALPHA_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_ALPHA_params_feed_f_alpha_shift            (0)
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_ALPHA_params_feed_f_alpha_mask             (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_ALPHA_params_feed_f_alpha(data)            (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_ALPHA_get_params_feed_f_alpha(data)        (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_ALPHA                                     0x1816A4D4
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_ALPHA_reg_addr                             "0xB816A4D4"
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_ALPHA_reg                                  0xB816A4D4
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_ALPHA_inst_addr                            "0x02D5"
#define  set_ATB_DEMOD_FREQ_PARAMS_FEED_B_ALPHA_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FEED_B_ALPHA_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FEED_B_ALPHA_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FEED_B_ALPHA_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_ALPHA_params_feed_b_alpha_shift            (0)
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_ALPHA_params_feed_b_alpha_mask             (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_ALPHA_params_feed_b_alpha(data)            (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FEED_B_ALPHA_get_params_feed_b_alpha(data)        (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_7_0                                       0x1816A4D8
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_7_0_reg_addr                               "0xB816A4D8"
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_7_0_reg                                    0xB816A4D8
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_7_0_inst_addr                              "0x02D6"
#define  set_ATB_DEMOD_FREQ_PARAMS_BYTA_1_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_BYTA_1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_BYTA_1_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_BYTA_1_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_7_0_params_byta_1_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_7_0_params_byta_1_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_7_0_params_byta_1_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_7_0_get_params_byta_1_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_11_8                                      0x1816A4DC
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_11_8_reg_addr                              "0xB816A4DC"
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_11_8_reg                                   0xB816A4DC
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_11_8_inst_addr                             "0x02D7"
#define  set_ATB_DEMOD_FREQ_PARAMS_BYTA_1_11_8_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_BYTA_1_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_BYTA_1_11_8_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_BYTA_1_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_11_8_params_byta_1_11_8_shift              (0)
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_11_8_params_byta_1_11_8_mask               (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_11_8_params_byta_1_11_8(data)              (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_BYTA_1_11_8_get_params_byta_1_11_8(data)          (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE                                     0x1816A4E0
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_reg_addr                             "0xB816A4E0"
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_reg                                  0xB816A4E0
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_inst_addr                            "0x02D8"
#define  set_ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_params_dvbs_eq_mode_force_shift      (2)
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_params_dvbs_eq_mode_shift            (0)
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_params_dvbs_eq_mode_force_mask       (0x00000004)
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_params_dvbs_eq_mode_mask             (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_params_dvbs_eq_mode_force(data)      (0x00000004&((data)<<2))
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_params_dvbs_eq_mode(data)            (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_get_params_dvbs_eq_mode_force(data)  ((0x00000004&(data))>>2)
#define  ATB_DEMOD_FREQ_PARAMS_DVBS_EQ_MODE_get_params_dvbs_eq_mode(data)        (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_7_0                         0x1816A4E4
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_7_0_reg_addr                 "0xB816A4E4"
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_7_0_reg                      0xB816A4E4
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_7_0_inst_addr                "0x02D9"
#define  set_ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_7_0_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_7_0_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_7_0_params_equ_mode_change_time_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_7_0_params_equ_mode_change_time_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_7_0_params_equ_mode_change_time_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_7_0_get_params_equ_mode_change_time_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_15_8                        0x1816A4E8
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_15_8_reg_addr                "0xB816A4E8"
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_15_8_reg                     0xB816A4E8
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_15_8_inst_addr               "0x02DA"
#define  set_ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_15_8_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_15_8_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_15_8_params_equ_mode_change_time_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_15_8_params_equ_mode_change_time_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_15_8_params_equ_mode_change_time_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_TIME_15_8_get_params_equ_mode_change_time_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_7_0                 0x1816A4EC
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_7_0_reg_addr         "0xB816A4EC"
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_7_0_reg              0xB816A4EC
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_7_0_inst_addr        "0x02DB"
#define  set_ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_7_0_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_7_0_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_7_0_params_equ_mode_change_inv_sigma_th_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_7_0_params_equ_mode_change_inv_sigma_th_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_7_0_params_equ_mode_change_inv_sigma_th_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_7_0_get_params_equ_mode_change_inv_sigma_th_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_11_8                0x1816A4F0
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_11_8_reg_addr        "0xB816A4F0"
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_11_8_reg             0xB816A4F0
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_11_8_inst_addr       "0x02DC"
#define  set_ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_11_8_reg(data)   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_11_8_reg         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_11_8_params_equ_mode_change_inv_sigma_th_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_11_8_params_equ_mode_change_inv_sigma_th_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_11_8_params_equ_mode_change_inv_sigma_th_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_EQU_MODE_CHANGE_INV_SIGMA_TH_11_8_get_params_equ_mode_change_inv_sigma_th_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_LOCK                                       0x1816A500
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_LOCK_reg_addr                               "0xB816A500"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_LOCK_reg                                    0xB816A500
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_LOCK_inst_addr                              "0x02DD"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_LOCK_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_LOCK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_LOCK_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_LOCK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_LOCK_params_alpha_lock_shift                (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_LOCK_params_alpha_lock_mask                 (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_LOCK_params_alpha_lock(data)                (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_LOCK_get_params_alpha_lock(data)            (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DATA_LOCK_AFTER_ALPHA_TH                         0x1816A504
#define  ATB_DEMOD_FREQ_PARAMS_DATA_LOCK_AFTER_ALPHA_TH_reg_addr                 "0xB816A504"
#define  ATB_DEMOD_FREQ_PARAMS_DATA_LOCK_AFTER_ALPHA_TH_reg                      0xB816A504
#define  ATB_DEMOD_FREQ_PARAMS_DATA_LOCK_AFTER_ALPHA_TH_inst_addr                "0x02DE"
#define  set_ATB_DEMOD_FREQ_PARAMS_DATA_LOCK_AFTER_ALPHA_TH_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DATA_LOCK_AFTER_ALPHA_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DATA_LOCK_AFTER_ALPHA_TH_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DATA_LOCK_AFTER_ALPHA_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DATA_LOCK_AFTER_ALPHA_TH_params_data_lock_after_alpha_th_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DATA_LOCK_AFTER_ALPHA_TH_params_data_lock_after_alpha_th_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_DATA_LOCK_AFTER_ALPHA_TH_params_data_lock_after_alpha_th(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DATA_LOCK_AFTER_ALPHA_TH_get_params_data_lock_after_alpha_th(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_7_0                                  0x1816A508
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_7_0_reg_addr                          "0xB816A508"
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_7_0_reg                               0xB816A508
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_7_0_inst_addr                         "0x02DF"
#define  set_ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_7_0_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_7_0_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_7_0_params_scale_alpha_7_0_shift      (0)
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_7_0_params_scale_alpha_7_0_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_7_0_params_scale_alpha_7_0(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_7_0_get_params_scale_alpha_7_0(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_9_8                                  0x1816A50C
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_9_8_reg_addr                          "0xB816A50C"
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_9_8_reg                               0xB816A50C
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_9_8_inst_addr                         "0x02E0"
#define  set_ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_9_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_9_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_9_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_9_8_params_scale_alpha_9_8_shift      (0)
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_9_8_params_scale_alpha_9_8_mask       (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_9_8_params_scale_alpha_9_8(data)      (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_ALPHA_9_8_get_params_scale_alpha_9_8(data)  (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_7_0                                    0x1816A510
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_7_0_reg_addr                            "0xB816A510"
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_7_0_reg                                 0xB816A510
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_7_0_inst_addr                           "0x02E1"
#define  set_ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_7_0_params_scale_len_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_7_0_params_scale_len_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_7_0_params_scale_len_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_7_0_get_params_scale_len_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_11_8                                   0x1816A514
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_11_8_reg_addr                           "0xB816A514"
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_11_8_reg                                0xB816A514
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_11_8_inst_addr                          "0x02E2"
#define  set_ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_11_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_11_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_11_8_params_scale_len_11_8_shift        (0)
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_11_8_params_scale_len_11_8_mask         (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_11_8_params_scale_len_11_8(data)        (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_SCALE_LEN_11_8_get_params_scale_len_11_8(data)    (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_7_0                                0x1816A518
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_7_0_reg_addr                        "0xB816A518"
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_7_0_reg                             0xB816A518
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_7_0_inst_addr                       "0x02E3"
#define  set_ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_7_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_7_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_7_0_params_snr_est_delay_7_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_7_0_params_snr_est_delay_7_0_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_7_0_params_snr_est_delay_7_0(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_7_0_get_params_snr_est_delay_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_14_8                               0x1816A51C
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_14_8_reg_addr                       "0xB816A51C"
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_14_8_reg                            0xB816A51C
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_14_8_inst_addr                      "0x02E4"
#define  set_ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_14_8_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_14_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_14_8_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_14_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_14_8_params_snr_est_delay_14_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_14_8_params_snr_est_delay_14_8_mask (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_14_8_params_snr_est_delay_14_8(data) (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_DELAY_14_8_get_params_snr_est_delay_14_8(data) (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_LEN                                      0x1816A520
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_LEN_reg_addr                              "0xB816A520"
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_LEN_reg                                   0xB816A520
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_LEN_inst_addr                             "0x02E5"
#define  set_ATB_DEMOD_FREQ_PARAMS_SNR_EST_LEN_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SNR_EST_LEN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_SNR_EST_LEN_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SNR_EST_LEN_reg))
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_LEN_params_snr_est_len_shift              (0)
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_LEN_params_snr_est_len_mask               (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_LEN_params_snr_est_len(data)              (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_SNR_EST_LEN_get_params_snr_est_len(data)          (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR                                        0x1816A524
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_reg_addr                                "0xB816A524"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_reg                                     0xB816A524
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_inst_addr                               "0x02E6"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_params_alpha_snr_shift                  (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_params_alpha_snr_mask                   (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_params_alpha_snr(data)                  (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_get_params_alpha_snr(data)              (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_TH                            0x1816A540
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_TH_reg_addr                    "0xB816A540"
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_TH_reg                         0xB816A540
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_TH_inst_addr                   "0x02E7"
#define  set_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_TH_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_TH_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_TH_params_cfo_correct_switch_th_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_TH_params_cfo_correct_switch_th_mask (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_TH_params_cfo_correct_switch_th(data) (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_TH_get_params_cfo_correct_switch_th(data) (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY1                        0x1816A544
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY1_reg_addr                "0xB816A544"
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY1_reg                     0xB816A544
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY1_inst_addr               "0x02E8"
#define  set_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY1_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY1_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY1_params_cfo_correct_switch_delay1_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY1_params_cfo_correct_switch_delay1_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY1_params_cfo_correct_switch_delay1(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY1_get_params_cfo_correct_switch_delay1(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_7_0                    0x1816A548
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_7_0_reg_addr            "0xB816A548"
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_7_0_reg                 0xB816A548
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_7_0_inst_addr           "0x02E9"
#define  set_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_7_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_7_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_7_0_params_cfo_correct_switch_delay2_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_7_0_params_cfo_correct_switch_delay2_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_7_0_params_cfo_correct_switch_delay2_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_7_0_get_params_cfo_correct_switch_delay2_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_12_8                   0x1816A54C
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_12_8_reg_addr           "0xB816A54C"
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_12_8_reg                0xB816A54C
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_12_8_inst_addr          "0x02EA"
#define  set_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_12_8_reg(data)      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_12_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_12_8_reg            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_12_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_12_8_params_cfo_correct_switch_delay2_12_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_12_8_params_cfo_correct_switch_delay2_12_8_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_12_8_params_cfo_correct_switch_delay2_12_8(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_SWITCH_DELAY2_12_8_get_params_cfo_correct_switch_delay2_12_8(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_7_0                          0x1816A550
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_7_0_reg_addr                  "0xB816A550"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_7_0_reg                       0xB816A550
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_7_0_inst_addr                 "0x02EB"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_7_0_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_7_0_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_7_0_params_pll_lock_blk_len_s0_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_7_0_params_pll_lock_blk_len_s0_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_7_0_params_pll_lock_blk_len_s0_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_7_0_get_params_pll_lock_blk_len_s0_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_14_8                         0x1816A554
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_14_8_reg_addr                 "0xB816A554"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_14_8_reg                      0xB816A554
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_14_8_inst_addr                "0x02EC"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_14_8_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_14_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_14_8_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_14_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_14_8_params_pll_lock_blk_len_s0_14_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_14_8_params_pll_lock_blk_len_s0_14_8_mask (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_14_8_params_pll_lock_blk_len_s0_14_8(data) (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_LEN_S0_14_8_get_params_pll_lock_blk_len_s0_14_8(data) (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_7_0                    0x1816A558
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_7_0_reg_addr            "0xB816A558"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_7_0_reg                 0xB816A558
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_7_0_inst_addr           "0x02ED"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_7_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_7_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_7_0_params_pll_lock_blk_ratio_len_s0_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_7_0_params_pll_lock_blk_ratio_len_s0_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_7_0_params_pll_lock_blk_ratio_len_s0_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_7_0_get_params_pll_lock_blk_ratio_len_s0_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_14_8                   0x1816A55C
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_14_8_reg_addr           "0xB816A55C"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_14_8_reg                0xB816A55C
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_14_8_inst_addr          "0x02EE"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_14_8_reg(data)      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_14_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_14_8_reg            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_14_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_14_8_params_pll_lock_blk_ratio_len_s0_14_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_14_8_params_pll_lock_blk_ratio_len_s0_14_8_mask (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_14_8_params_pll_lock_blk_ratio_len_s0_14_8(data) (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_BLK_RATIO_LEN_S0_14_8_get_params_pll_lock_blk_ratio_len_s0_14_8(data) (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_S0                       0x1816A560
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_S0_reg_addr               "0xB816A560"
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_S0_reg                    0xB816A560
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_S0_inst_addr              "0x02EF"
#define  set_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_S0_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_S0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_S0_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_S0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_S0_params_pll_lock_success_blk_th_s0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_S0_params_pll_lock_success_blk_th_s0_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_S0_params_pll_lock_success_blk_th_s0(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PLL_LOCK_SUCCESS_BLK_TH_S0_get_params_pll_lock_success_blk_th_s0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_S2_MODIFY_FLAG                                 0x1816A57C
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_MODIFY_FLAG_reg_addr                         "0xB816A57C"
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_MODIFY_FLAG_reg                              0xB816A57C
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_MODIFY_FLAG_inst_addr                        "0x02F0"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_S2_MODIFY_FLAG_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_S2_MODIFY_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_S2_MODIFY_FLAG_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_S2_MODIFY_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_MODIFY_FLAG_params_s_s2_modify_flag_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_MODIFY_FLAG_params_s_s2_modify_flag_mask     (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_MODIFY_FLAG_params_s_s2_modify_flag(data)    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_MODIFY_FLAG_get_params_s_s2_modify_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_7_0                                     0x1816A580
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_7_0_reg_addr                             "0xB816A580"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_7_0_reg                                  0xB816A580
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_7_0_inst_addr                            "0x02F1"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_7_0_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_7_0_fll_enable_qpsk_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_7_0_fll_enable_qpsk_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_7_0_fll_enable_qpsk_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_7_0_get_fll_enable_qpsk_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_15_8                                    0x1816A584
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_15_8_reg_addr                            "0xB816A584"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_15_8_reg                                 0xB816A584
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_15_8_inst_addr                           "0x02F2"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_15_8_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_15_8_fll_enable_qpsk_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_15_8_fll_enable_qpsk_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_15_8_fll_enable_qpsk_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_QPSK_15_8_get_fll_enable_qpsk_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_7_0                                     0x1816A588
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_7_0_reg_addr                             "0xB816A588"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_7_0_reg                                  0xB816A588
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_7_0_inst_addr                            "0x02F3"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_7_0_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_7_0_fll_enable_8psk_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_7_0_fll_enable_8psk_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_7_0_fll_enable_8psk_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_7_0_get_fll_enable_8psk_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_15_8                                    0x1816A58C
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_15_8_reg_addr                            "0xB816A58C"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_15_8_reg                                 0xB816A58C
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_15_8_inst_addr                           "0x02F4"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_15_8_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_15_8_fll_enable_8psk_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_15_8_fll_enable_8psk_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_15_8_fll_enable_8psk_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8PSK_15_8_get_fll_enable_8psk_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_8APSK                                      0x1816A590
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_8APSK_reg_addr                              "0xB816A590"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_8APSK_reg                                   0xB816A590
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_8APSK_inst_addr                             "0x02F5"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_8_8APSK_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_8_8APSK_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_8APSK_fll_enable_8_8apsk_shift              (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_8APSK_fll_enable_8_8apsk_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_8APSK_fll_enable_8_8apsk(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_8APSK_get_fll_enable_8_8apsk(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_7_0                                 0x1816A594
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_7_0_reg_addr                         "0xB816A594"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_7_0_reg                              0xB816A594
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_7_0_inst_addr                        "0x02F6"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_7_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_7_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_7_0_fll_enable_4_12apsk_7_0_shift    (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_7_0_fll_enable_4_12apsk_7_0_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_7_0_fll_enable_4_12apsk_7_0(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_7_0_get_fll_enable_4_12apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_15_8                                0x1816A598
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_15_8_reg_addr                        "0xB816A598"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_15_8_reg                             0xB816A598
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_15_8_inst_addr                       "0x02F7"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_15_8_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_15_8_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_15_8_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_15_8_fll_enable_4_12apsk_15_8_shift  (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_15_8_fll_enable_4_12apsk_15_8_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_15_8_fll_enable_4_12apsk_15_8(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12APSK_15_8_get_fll_enable_4_12apsk_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16APSK                                  0x1816A59C
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16APSK_reg_addr                          "0xB816A59C"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16APSK_reg                               0xB816A59C
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16APSK_inst_addr                         "0x02F8"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16APSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16APSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16APSK_fll_enable_4_12_16apsk_shift      (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16APSK_fll_enable_4_12_16apsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16APSK_fll_enable_4_12_16apsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16APSK_get_fll_enable_4_12_16apsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_2_4_2APSK                                    0x1816A5A0
#define  ATB_DEMOD_FREQ_FLL_ENABLE_2_4_2APSK_reg_addr                            "0xB816A5A0"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_2_4_2APSK_reg                                 0xB816A5A0
#define  ATB_DEMOD_FREQ_FLL_ENABLE_2_4_2APSK_inst_addr                           "0x02F9"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_2_4_2APSK_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_2_4_2APSK_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_2_4_2APSK_fll_enable_2_4_2apsk_shift          (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_2_4_2APSK_fll_enable_2_4_2apsk_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_2_4_2APSK_fll_enable_2_4_2apsk(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_2_4_2APSK_get_fll_enable_2_4_2apsk(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16RBAPSK                                0x1816A5A4
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16RBAPSK_reg_addr                        "0xB816A5A4"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16RBAPSK_reg                             0xB816A5A4
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16RBAPSK_inst_addr                       "0x02FA"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16RBAPSK_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16RBAPSK_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16RBAPSK_fll_enable_4_12_16rbapsk_shift  (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16RBAPSK_fll_enable_4_12_16rbapsk_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16RBAPSK_fll_enable_4_12_16rbapsk(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_16RBAPSK_get_fll_enable_4_12_16rbapsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_8_4_16APSK                                 0x1816A5A8
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_8_4_16APSK_reg_addr                         "0xB816A5A8"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_8_4_16APSK_reg                              0xB816A5A8
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_8_4_16APSK_inst_addr                        "0x02FB"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_4_8_4_16APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_4_8_4_16APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_8_4_16APSK_fll_enable_4_8_4_16apsk_shift    (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_8_4_16APSK_fll_enable_4_8_4_16apsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_8_4_16APSK_fll_enable_4_8_4_16apsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_8_4_16APSK_get_fll_enable_4_8_4_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_16_16_16_16APSK                              0x1816A5AC
#define  ATB_DEMOD_FREQ_FLL_ENABLE_16_16_16_16APSK_reg_addr                      "0xB816A5AC"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_16_16_16_16APSK_reg                           0xB816A5AC
#define  ATB_DEMOD_FREQ_FLL_ENABLE_16_16_16_16APSK_inst_addr                     "0x02FC"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_16_16_16_16APSK_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_16_16_16_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_16_16_16_16APSK_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_16_16_16_16APSK_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_16_16_16_16APSK_fll_enable_16_16_16_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_16_16_16_16APSK_fll_enable_16_16_16_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_16_16_16_16APSK_fll_enable_16_16_16_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_16_16_16_16APSK_get_fll_enable_16_16_16_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_20_28APSK                               0x1816A5B0
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_20_28APSK_reg_addr                       "0xB816A5B0"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_20_28APSK_reg                            0xB816A5B0
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_20_28APSK_inst_addr                      "0x02FD"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_4_12_20_28APSK_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_4_12_20_28APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_4_12_20_28APSK_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_4_12_20_28APSK_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_20_28APSK_fll_enable_4_12_20_28apsk_shift (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_20_28APSK_fll_enable_4_12_20_28apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_20_28APSK_fll_enable_4_12_20_28apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_4_12_20_28APSK_get_fll_enable_4_12_20_28apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_16_20_20APSK                               0x1816A5B4
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_16_20_20APSK_reg_addr                       "0xB816A5B4"
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_16_20_20APSK_reg                            0xB816A5B4
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_16_20_20APSK_inst_addr                      "0x02FE"
#define  set_ATB_DEMOD_FREQ_FLL_ENABLE_8_16_20_20APSK_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_8_16_20_20APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_FLL_ENABLE_8_16_20_20APSK_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_FLL_ENABLE_8_16_20_20APSK_reg))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_16_20_20APSK_fll_enable_8_16_20_20apsk_shift (0)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_16_20_20APSK_fll_enable_8_16_20_20apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_16_20_20APSK_fll_enable_8_16_20_20apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FLL_ENABLE_8_16_20_20APSK_get_fll_enable_8_16_20_20apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_QPSK                                      0x1816A5B8
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_QPSK_reg_addr                              "0xB816A5B8"
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_QPSK_reg                                   0xB816A5B8
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_QPSK_inst_addr                             "0x02FF"
#define  set_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_QPSK_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_QPSK_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_QPSK_reg))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_QPSK_dpfll_ctrl_t0_qpsk_shift              (0)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_QPSK_dpfll_ctrl_t0_qpsk_mask               (0x0000001F)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_QPSK_dpfll_ctrl_t0_qpsk(data)              (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_QPSK_get_dpfll_ctrl_t0_qpsk(data)          (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8PSK                                      0x1816A5BC
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8PSK_reg_addr                              "0xB816A5BC"
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8PSK_reg                                   0xB816A5BC
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8PSK_inst_addr                             "0x0300"
#define  set_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8PSK_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8PSK_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8PSK_reg))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8PSK_dpfll_ctrl_t0_8psk_shift              (0)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8PSK_dpfll_ctrl_t0_8psk_mask               (0x0000001F)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8PSK_dpfll_ctrl_t0_8psk(data)              (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8PSK_get_dpfll_ctrl_t0_8psk(data)          (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_8APSK                                   0x1816A5C0
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_8APSK_reg_addr                           "0xB816A5C0"
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_8APSK_reg                                0xB816A5C0
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_8APSK_inst_addr                          "0x0301"
#define  set_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_8APSK_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_8APSK_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_8APSK_dpfll_ctrl_t0_8_8apsk_shift        (0)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_8APSK_dpfll_ctrl_t0_8_8apsk_mask         (0x0000001F)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_8APSK_dpfll_ctrl_t0_8_8apsk(data)        (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_8APSK_get_dpfll_ctrl_t0_8_8apsk(data)    (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12APSK                                  0x1816A5C4
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12APSK_reg_addr                          "0xB816A5C4"
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12APSK_reg                               0xB816A5C4
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12APSK_inst_addr                         "0x0302"
#define  set_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12APSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12APSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12APSK_dpfll_ctrl_t0_4_12apsk_shift      (0)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12APSK_dpfll_ctrl_t0_4_12apsk_mask       (0x0000001F)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12APSK_dpfll_ctrl_t0_4_12apsk(data)      (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12APSK_get_dpfll_ctrl_t0_4_12apsk(data)  (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16APSK                               0x1816A5C8
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16APSK_reg_addr                       "0xB816A5C8"
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16APSK_reg                            0xB816A5C8
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16APSK_inst_addr                      "0x0303"
#define  set_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16APSK_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16APSK_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16APSK_dpfll_ctrl_t0_4_12_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16APSK_dpfll_ctrl_t0_4_12_16apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16APSK_dpfll_ctrl_t0_4_12_16apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16APSK_get_dpfll_ctrl_t0_4_12_16apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_2_4_2APSK                                 0x1816A5CC
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_2_4_2APSK_reg_addr                         "0xB816A5CC"
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_2_4_2APSK_reg                              0xB816A5CC
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_2_4_2APSK_inst_addr                        "0x0304"
#define  set_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_2_4_2APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_2_4_2APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_2_4_2APSK_dpfll_ctrl_t0_2_4_2apsk_shift    (0)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_2_4_2APSK_dpfll_ctrl_t0_2_4_2apsk_mask     (0x0000001F)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_2_4_2APSK_dpfll_ctrl_t0_2_4_2apsk(data)    (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_2_4_2APSK_get_dpfll_ctrl_t0_2_4_2apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16RBAPSK                             0x1816A5D0
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16RBAPSK_reg_addr                     "0xB816A5D0"
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16RBAPSK_reg                          0xB816A5D0
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16RBAPSK_inst_addr                    "0x0305"
#define  set_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16RBAPSK_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16RBAPSK_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16RBAPSK_dpfll_ctrl_t0_4_12_16rbapsk_shift (0)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16RBAPSK_dpfll_ctrl_t0_4_12_16rbapsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16RBAPSK_dpfll_ctrl_t0_4_12_16rbapsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_16RBAPSK_get_dpfll_ctrl_t0_4_12_16rbapsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_8_4_16APSK                              0x1816A5D4
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_8_4_16APSK_reg_addr                      "0xB816A5D4"
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_8_4_16APSK_reg                           0xB816A5D4
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_8_4_16APSK_inst_addr                     "0x0306"
#define  set_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_8_4_16APSK_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_8_4_16APSK_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_8_4_16APSK_dpfll_ctrl_t0_4_8_4_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_8_4_16APSK_dpfll_ctrl_t0_4_8_4_16apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_8_4_16APSK_dpfll_ctrl_t0_4_8_4_16apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_8_4_16APSK_get_dpfll_ctrl_t0_4_8_4_16apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_16_16_16_16APSK                           0x1816A5D8
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_16_16_16_16APSK_reg_addr                   "0xB816A5D8"
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_16_16_16_16APSK_reg                        0xB816A5D8
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_16_16_16_16APSK_inst_addr                  "0x0307"
#define  set_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_16_16_16_16APSK_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_16_16_16_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_16_16_16_16APSK_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_16_16_16_16APSK_reg))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_16_16_16_16APSK_dpfll_ctrl_t0_16_16_16_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_16_16_16_16APSK_dpfll_ctrl_t0_16_16_16_16apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_16_16_16_16APSK_dpfll_ctrl_t0_16_16_16_16apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_16_16_16_16APSK_get_dpfll_ctrl_t0_16_16_16_16apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_20_28APSK                            0x1816A5DC
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_20_28APSK_reg_addr                    "0xB816A5DC"
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_20_28APSK_reg                         0xB816A5DC
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_20_28APSK_inst_addr                   "0x0308"
#define  set_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_20_28APSK_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_20_28APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_20_28APSK_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_20_28APSK_reg))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_20_28APSK_dpfll_ctrl_t0_4_12_20_28apsk_shift (0)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_20_28APSK_dpfll_ctrl_t0_4_12_20_28apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_20_28APSK_dpfll_ctrl_t0_4_12_20_28apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_4_12_20_28APSK_get_dpfll_ctrl_t0_4_12_20_28apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_16_20_20APSK                            0x1816A5E0
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_16_20_20APSK_reg_addr                    "0xB816A5E0"
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_16_20_20APSK_reg                         0xB816A5E0
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_16_20_20APSK_inst_addr                   "0x0309"
#define  set_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_16_20_20APSK_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_16_20_20APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_16_20_20APSK_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_16_20_20APSK_reg))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_16_20_20APSK_dpfll_ctrl_t0_8_16_20_20apsk_shift (0)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_16_20_20APSK_dpfll_ctrl_t0_8_16_20_20apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_16_20_20APSK_dpfll_ctrl_t0_8_16_20_20apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_DPFLL_CTRL_T0_8_16_20_20APSK_get_dpfll_ctrl_t0_8_16_20_20apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH1_QPSK                                    0x1816A5E4
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH1_QPSK_reg_addr                            "0xB816A5E4"
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH1_QPSK_reg                                 0xB816A5E4
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH1_QPSK_inst_addr                           "0x030A"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_PN_TH1_QPSK_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_TH1_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_PN_TH1_QPSK_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_TH1_QPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH1_QPSK_params_s_pn_th1_qpsk_shift          (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH1_QPSK_params_s_pn_th1_qpsk_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH1_QPSK_params_s_pn_th1_qpsk(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH1_QPSK_get_params_s_pn_th1_qpsk(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH2_QPSK                                    0x1816A5E8
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH2_QPSK_reg_addr                            "0xB816A5E8"
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH2_QPSK_reg                                 0xB816A5E8
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH2_QPSK_inst_addr                           "0x030B"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_PN_TH2_QPSK_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_TH2_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_PN_TH2_QPSK_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_TH2_QPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH2_QPSK_params_s_pn_th2_qpsk_shift          (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH2_QPSK_params_s_pn_th2_qpsk_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH2_QPSK_params_s_pn_th2_qpsk(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_TH2_QPSK_get_params_s_pn_th2_qpsk(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_7_0                               0x1816A5EC
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_7_0_reg_addr                       "0xB816A5EC"
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_7_0_reg                            0xB816A5EC
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_7_0_inst_addr                      "0x030C"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_7_0_params_s_snr_th1_qpsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_7_0_params_s_snr_th1_qpsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_7_0_params_s_snr_th1_qpsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_7_0_get_params_s_snr_th1_qpsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_11_8                              0x1816A5F0
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_11_8_reg_addr                      "0xB816A5F0"
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_11_8_reg                           0xB816A5F0
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_11_8_inst_addr                     "0x030D"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_11_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_11_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_11_8_params_s_snr_th1_qpsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_11_8_params_s_snr_th1_qpsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_11_8_params_s_snr_th1_qpsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH1_QPSK_11_8_get_params_s_snr_th1_qpsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_7_0                               0x1816A5F4
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_7_0_reg_addr                       "0xB816A5F4"
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_7_0_reg                            0xB816A5F4
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_7_0_inst_addr                      "0x030E"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_7_0_params_s_snr_th2_qpsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_7_0_params_s_snr_th2_qpsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_7_0_params_s_snr_th2_qpsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_7_0_get_params_s_snr_th2_qpsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_11_8                              0x1816A5F8
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_11_8_reg_addr                      "0xB816A5F8"
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_11_8_reg                           0xB816A5F8
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_11_8_inst_addr                     "0x030F"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_11_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_11_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_11_8_params_s_snr_th2_qpsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_11_8_params_s_snr_th2_qpsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_11_8_params_s_snr_th2_qpsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_SNR_TH2_QPSK_11_8_get_params_s_snr_th2_qpsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_PN_DETECT_FLAG                                 0x1816A5FC
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_DETECT_FLAG_reg_addr                         "0xB816A5FC"
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_DETECT_FLAG_reg                              0xB816A5FC
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_DETECT_FLAG_inst_addr                        "0x0310"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_PN_DETECT_FLAG_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_DETECT_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_PN_DETECT_FLAG_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_DETECT_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_DETECT_FLAG_params_s_pn_detect_flag_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_DETECT_FLAG_params_s_pn_detect_flag_mask     (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_DETECT_FLAG_params_s_pn_detect_flag(data)    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_DETECT_FLAG_get_params_s_pn_detect_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA1                                      0x1816A600
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA1_reg_addr                              "0xB816A600"
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA1_reg                                   0xB816A600
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA1_inst_addr                             "0x0311"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA1_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA1_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA1_params_s_pn_alpha1_shift              (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA1_params_s_pn_alpha1_mask               (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA1_params_s_pn_alpha1(data)              (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA1_get_params_s_pn_alpha1(data)          (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_HAVE_PN_CNT_TH                                 0x1816A604
#define  ATB_DEMOD_FREQ_PARAMS_S_HAVE_PN_CNT_TH_reg_addr                         "0xB816A604"
#define  ATB_DEMOD_FREQ_PARAMS_S_HAVE_PN_CNT_TH_reg                              0xB816A604
#define  ATB_DEMOD_FREQ_PARAMS_S_HAVE_PN_CNT_TH_inst_addr                        "0x0312"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_HAVE_PN_CNT_TH_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_HAVE_PN_CNT_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_HAVE_PN_CNT_TH_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_HAVE_PN_CNT_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_HAVE_PN_CNT_TH_params_s_have_pn_cnt_th_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_HAVE_PN_CNT_TH_params_s_have_pn_cnt_th_mask     (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S_HAVE_PN_CNT_TH_params_s_have_pn_cnt_th(data)    (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_HAVE_PN_CNT_TH_get_params_s_have_pn_cnt_th(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_NO_PN_CNT_TH                                   0x1816A608
#define  ATB_DEMOD_FREQ_PARAMS_S_NO_PN_CNT_TH_reg_addr                           "0xB816A608"
#define  ATB_DEMOD_FREQ_PARAMS_S_NO_PN_CNT_TH_reg                                0xB816A608
#define  ATB_DEMOD_FREQ_PARAMS_S_NO_PN_CNT_TH_inst_addr                          "0x0313"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_NO_PN_CNT_TH_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_NO_PN_CNT_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_NO_PN_CNT_TH_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_NO_PN_CNT_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_NO_PN_CNT_TH_params_s_no_pn_cnt_th_shift        (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_NO_PN_CNT_TH_params_s_no_pn_cnt_th_mask         (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S_NO_PN_CNT_TH_params_s_no_pn_cnt_th(data)        (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_NO_PN_CNT_TH_get_params_s_no_pn_cnt_th(data)    (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_7_0                                0x1816A60C
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_7_0_reg_addr                        "0xB816A60C"
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_7_0_reg                             0xB816A60C
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_7_0_inst_addr                       "0x0314"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_7_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_7_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_7_0_params_s_pn_1x_delay_7_0_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_7_0_params_s_pn_1x_delay_7_0_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_7_0_params_s_pn_1x_delay_7_0(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_7_0_get_params_s_pn_1x_delay_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_15_8                               0x1816A610
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_15_8_reg_addr                       "0xB816A610"
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_15_8_reg                            0xB816A610
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_15_8_inst_addr                      "0x0315"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_15_8_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_15_8_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_15_8_params_s_pn_1x_delay_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_15_8_params_s_pn_1x_delay_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_15_8_params_s_pn_1x_delay_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_DELAY_15_8_get_params_s_pn_1x_delay_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_WIN_LEN                                  0x1816A614
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_WIN_LEN_reg_addr                          "0xB816A614"
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_WIN_LEN_reg                               0xB816A614
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_WIN_LEN_inst_addr                         "0x0316"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_PN_1X_WIN_LEN_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_1X_WIN_LEN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_PN_1X_WIN_LEN_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_1X_WIN_LEN_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_WIN_LEN_params_s_pn_1x_win_len_shift      (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_WIN_LEN_params_s_pn_1x_win_len_mask       (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_WIN_LEN_params_s_pn_1x_win_len(data)      (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_1X_WIN_LEN_get_params_s_pn_1x_win_len(data)  (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_7_0                       0x1816A618
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_7_0_reg_addr               "0xB816A618"
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_7_0_reg                    0xB816A618
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_7_0_inst_addr              "0x0317"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_7_0_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_7_0_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_7_0_params_s_pn_cfo_correct_delay_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_7_0_params_s_pn_cfo_correct_delay_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_7_0_params_s_pn_cfo_correct_delay_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_7_0_get_params_s_pn_cfo_correct_delay_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_15_8                      0x1816A61C
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_15_8_reg_addr              "0xB816A61C"
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_15_8_reg                   0xB816A61C
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_15_8_inst_addr             "0x0318"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_15_8_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_15_8_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_15_8_params_s_pn_cfo_correct_delay_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_15_8_params_s_pn_cfo_correct_delay_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_15_8_params_s_pn_cfo_correct_delay_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_CFO_CORRECT_DELAY_15_8_get_params_s_pn_cfo_correct_delay_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_DETECT_FLAG                               0x1816A620
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_DETECT_FLAG_reg_addr                       "0xB816A620"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_DETECT_FLAG_reg                            0xB816A620
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_DETECT_FLAG_inst_addr                      "0x0319"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_DETECT_FLAG_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_DETECT_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_DETECT_FLAG_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_DETECT_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_DETECT_FLAG_params_s2x_pn_detect_flag_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_DETECT_FLAG_params_s2x_pn_detect_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_DETECT_FLAG_params_s2x_pn_detect_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_DETECT_FLAG_get_params_s2x_pn_detect_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_PN_DETECT_FLAG                        0x1816A624
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_PN_DETECT_FLAG_reg_addr                "0xB816A624"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_PN_DETECT_FLAG_reg                     0xB816A624
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_PN_DETECT_FLAG_inst_addr               "0x031A"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_PN_DETECT_FLAG_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_PN_DETECT_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_PN_DETECT_FLAG_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_PN_DETECT_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_PN_DETECT_FLAG_params_s2x_header_pn_detect_flag_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_PN_DETECT_FLAG_params_s2x_header_pn_detect_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_PN_DETECT_FLAG_params_s2x_header_pn_detect_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_PN_DETECT_FLAG_get_params_s2x_header_pn_detect_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_7_0                       0x1816A628
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_7_0_reg_addr               "0xB816A628"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_7_0_reg                    0xB816A628
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_7_0_inst_addr              "0x031B"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_7_0_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_7_0_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_7_0_params_s2x_header_snr_th_qpsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_7_0_params_s2x_header_snr_th_qpsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_7_0_params_s2x_header_snr_th_qpsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_7_0_get_params_s2x_header_snr_th_qpsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_11_8                      0x1816A62C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_11_8_reg_addr              "0xB816A62C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_11_8_reg                   0xB816A62C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_11_8_inst_addr             "0x031C"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_11_8_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_11_8_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_11_8_params_s2x_header_snr_th_qpsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_11_8_params_s2x_header_snr_th_qpsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_11_8_params_s2x_header_snr_th_qpsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_QPSK_11_8_get_params_s2x_header_snr_th_qpsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_7_0                       0x1816A630
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_7_0_reg_addr               "0xB816A630"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_7_0_reg                    0xB816A630
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_7_0_inst_addr              "0x031D"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_7_0_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_7_0_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_7_0_params_s2x_header_snr_th_8psk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_7_0_params_s2x_header_snr_th_8psk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_7_0_params_s2x_header_snr_th_8psk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_7_0_get_params_s2x_header_snr_th_8psk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_11_8                      0x1816A634
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_11_8_reg_addr              "0xB816A634"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_11_8_reg                   0xB816A634
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_11_8_inst_addr             "0x031E"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_11_8_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_11_8_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_11_8_params_s2x_header_snr_th_8psk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_11_8_params_s2x_header_snr_th_8psk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_11_8_params_s2x_header_snr_th_8psk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8PSK_11_8_get_params_s2x_header_snr_th_8psk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_7_0                  0x1816A638
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_7_0_reg_addr          "0xB816A638"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_7_0_reg               0xB816A638
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_7_0_inst_addr         "0x031F"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_7_0_reg(data)     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_7_0_reg           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_7_0_params_s2x_header_snr_th_2_4_2apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_7_0_params_s2x_header_snr_th_2_4_2apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_7_0_params_s2x_header_snr_th_2_4_2apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_7_0_get_params_s2x_header_snr_th_2_4_2apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_11_8                 0x1816A63C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_11_8_reg_addr         "0xB816A63C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_11_8_reg              0xB816A63C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_11_8_inst_addr        "0x0320"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_11_8_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_11_8_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_11_8_params_s2x_header_snr_th_2_4_2apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_11_8_params_s2x_header_snr_th_2_4_2apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_11_8_params_s2x_header_snr_th_2_4_2apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_2_4_2APSK_11_8_get_params_s2x_header_snr_th_2_4_2apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_7_0                   0x1816A640
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_7_0_reg_addr           "0xB816A640"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_7_0_reg                0xB816A640
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_7_0_inst_addr          "0x0321"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_7_0_reg(data)      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_7_0_reg            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_7_0_params_s2x_header_snr_th_4_12apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_7_0_params_s2x_header_snr_th_4_12apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_7_0_params_s2x_header_snr_th_4_12apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_7_0_get_params_s2x_header_snr_th_4_12apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_11_8                  0x1816A644
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_11_8_reg_addr          "0xB816A644"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_11_8_reg               0xB816A644
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_11_8_inst_addr         "0x0322"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_11_8_reg(data)     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_11_8_reg           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_11_8_params_s2x_header_snr_th_4_12apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_11_8_params_s2x_header_snr_th_4_12apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_11_8_params_s2x_header_snr_th_4_12apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12APSK_11_8_get_params_s2x_header_snr_th_4_12apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_7_0                    0x1816A648
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_7_0_reg_addr            "0xB816A648"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_7_0_reg                 0xB816A648
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_7_0_inst_addr           "0x0323"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_7_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_7_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_7_0_params_s2x_header_snr_th_8_8apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_7_0_params_s2x_header_snr_th_8_8apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_7_0_params_s2x_header_snr_th_8_8apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_7_0_get_params_s2x_header_snr_th_8_8apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_11_8                   0x1816A64C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_11_8_reg_addr           "0xB816A64C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_11_8_reg                0xB816A64C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_11_8_inst_addr          "0x0324"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_11_8_reg(data)      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_11_8_reg            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_11_8_params_s2x_header_snr_th_8_8apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_11_8_params_s2x_header_snr_th_8_8apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_11_8_params_s2x_header_snr_th_8_8apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_8_8APSK_11_8_get_params_s2x_header_snr_th_8_8apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_7_0                0x1816A650
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_7_0_reg_addr        "0xB816A650"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_7_0_reg             0xB816A650
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_7_0_inst_addr       "0x0325"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_7_0_reg(data)   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_7_0_reg         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_7_0_params_s2x_header_snr_th_4_12_16apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_7_0_params_s2x_header_snr_th_4_12_16apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_7_0_params_s2x_header_snr_th_4_12_16apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_7_0_get_params_s2x_header_snr_th_4_12_16apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_11_8               0x1816A654
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_11_8_reg_addr       "0xB816A654"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_11_8_reg            0xB816A654
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_11_8_inst_addr      "0x0326"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_11_8_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_11_8_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_11_8_params_s2x_header_snr_th_4_12_16apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_11_8_params_s2x_header_snr_th_4_12_16apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_11_8_params_s2x_header_snr_th_4_12_16apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16APSK_11_8_get_params_s2x_header_snr_th_4_12_16apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_7_0              0x1816A658
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_7_0_reg_addr      "0xB816A658"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_7_0_reg           0xB816A658
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_7_0_inst_addr     "0x0327"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_7_0_params_s2x_header_snr_th_4_12_16rbapsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_7_0_params_s2x_header_snr_th_4_12_16rbapsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_7_0_params_s2x_header_snr_th_4_12_16rbapsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_7_0_get_params_s2x_header_snr_th_4_12_16rbapsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_11_8             0x1816A65C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_11_8_reg_addr     "0xB816A65C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_11_8_reg          0xB816A65C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_11_8_inst_addr    "0x0328"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_11_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_11_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_11_8_params_s2x_header_snr_th_4_12_16rbapsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_11_8_params_s2x_header_snr_th_4_12_16rbapsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_11_8_params_s2x_header_snr_th_4_12_16rbapsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_12_16RBAPSK_11_8_get_params_s2x_header_snr_th_4_12_16rbapsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_7_0               0x1816A660
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_7_0_reg_addr       "0xB816A660"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_7_0_reg            0xB816A660
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_7_0_inst_addr      "0x0329"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_7_0_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_7_0_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_7_0_params_s2x_header_snr_th_4_8_4_16apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_7_0_params_s2x_header_snr_th_4_8_4_16apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_7_0_params_s2x_header_snr_th_4_8_4_16apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_7_0_get_params_s2x_header_snr_th_4_8_4_16apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_11_8              0x1816A664
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_11_8_reg_addr      "0xB816A664"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_11_8_reg           0xB816A664
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_11_8_inst_addr     "0x032A"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_11_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_11_8_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_11_8_params_s2x_header_snr_th_4_8_4_16apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_11_8_params_s2x_header_snr_th_4_8_4_16apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_11_8_params_s2x_header_snr_th_4_8_4_16apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_4_8_4_16APSK_11_8_get_params_s2x_header_snr_th_4_8_4_16apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_7_0                     0x1816A668
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_7_0_reg_addr             "0xB816A668"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_7_0_reg                  0xB816A668
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_7_0_inst_addr            "0x032B"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_7_0_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_7_0_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_7_0_params_s2x_header_snr_th_64apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_7_0_params_s2x_header_snr_th_64apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_7_0_params_s2x_header_snr_th_64apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_7_0_get_params_s2x_header_snr_th_64apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_11_8                    0x1816A66C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_11_8_reg_addr            "0xB816A66C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_11_8_reg                 0xB816A66C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_11_8_inst_addr           "0x032C"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_11_8_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_11_8_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_11_8_params_s2x_header_snr_th_64apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_11_8_params_s2x_header_snr_th_64apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_11_8_params_s2x_header_snr_th_64apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_SNR_TH_64APSK_11_8_get_params_s2x_header_snr_th_64apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_QPSK                         0x1816A670
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_QPSK_reg_addr                 "0xB816A670"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_QPSK_reg                      0xB816A670
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_QPSK_inst_addr                "0x032D"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_QPSK_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_QPSK_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_QPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_QPSK_params_s2x_header_ratio_th_qpsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_QPSK_params_s2x_header_ratio_th_qpsk_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_QPSK_params_s2x_header_ratio_th_qpsk(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_QPSK_get_params_s2x_header_ratio_th_qpsk(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8PSK                         0x1816A674
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8PSK_reg_addr                 "0xB816A674"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8PSK_reg                      0xB816A674
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8PSK_inst_addr                "0x032E"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8PSK_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8PSK_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8PSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8PSK_params_s2x_header_ratio_th_8psk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8PSK_params_s2x_header_ratio_th_8psk_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8PSK_params_s2x_header_ratio_th_8psk(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8PSK_get_params_s2x_header_ratio_th_8psk(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_2_4_2APSK                    0x1816A678
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_2_4_2APSK_reg_addr            "0xB816A678"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_2_4_2APSK_reg                 0xB816A678
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_2_4_2APSK_inst_addr           "0x032F"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_2_4_2APSK_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_2_4_2APSK_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_2_4_2APSK_params_s2x_header_ratio_th_2_4_2apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_2_4_2APSK_params_s2x_header_ratio_th_2_4_2apsk_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_2_4_2APSK_params_s2x_header_ratio_th_2_4_2apsk(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_2_4_2APSK_get_params_s2x_header_ratio_th_2_4_2apsk(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12APSK                     0x1816A67C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12APSK_reg_addr             "0xB816A67C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12APSK_reg                  0xB816A67C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12APSK_inst_addr            "0x0330"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12APSK_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12APSK_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12APSK_params_s2x_header_ratio_th_4_12apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12APSK_params_s2x_header_ratio_th_4_12apsk_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12APSK_params_s2x_header_ratio_th_4_12apsk(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12APSK_get_params_s2x_header_ratio_th_4_12apsk(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8_8APSK                      0x1816A680
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8_8APSK_reg_addr              "0xB816A680"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8_8APSK_reg                   0xB816A680
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8_8APSK_inst_addr             "0x0331"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8_8APSK_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8_8APSK_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8_8APSK_params_s2x_header_ratio_th_8_8apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8_8APSK_params_s2x_header_ratio_th_8_8apsk_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8_8APSK_params_s2x_header_ratio_th_8_8apsk(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_8_8APSK_get_params_s2x_header_ratio_th_8_8apsk(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16APSK                  0x1816A684
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16APSK_reg_addr          "0xB816A684"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16APSK_reg               0xB816A684
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16APSK_inst_addr         "0x0332"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16APSK_reg(data)     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16APSK_reg           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16APSK_params_s2x_header_ratio_th_4_12_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16APSK_params_s2x_header_ratio_th_4_12_16apsk_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16APSK_params_s2x_header_ratio_th_4_12_16apsk(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16APSK_get_params_s2x_header_ratio_th_4_12_16apsk(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16RBAPSK                0x1816A688
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16RBAPSK_reg_addr        "0xB816A688"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16RBAPSK_reg             0xB816A688
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16RBAPSK_inst_addr       "0x0333"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16RBAPSK_reg(data)   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16RBAPSK_reg         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16RBAPSK_params_s2x_header_ratio_th_4_12_16rbapsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16RBAPSK_params_s2x_header_ratio_th_4_12_16rbapsk_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16RBAPSK_params_s2x_header_ratio_th_4_12_16rbapsk(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_12_16RBAPSK_get_params_s2x_header_ratio_th_4_12_16rbapsk(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_8_4_16APSK                 0x1816A68C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_8_4_16APSK_reg_addr         "0xB816A68C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_8_4_16APSK_reg              0xB816A68C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_8_4_16APSK_inst_addr        "0x0334"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_8_4_16APSK_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_8_4_16APSK_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_8_4_16APSK_params_s2x_header_ratio_th_4_8_4_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_8_4_16APSK_params_s2x_header_ratio_th_4_8_4_16apsk_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_8_4_16APSK_params_s2x_header_ratio_th_4_8_4_16apsk(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_4_8_4_16APSK_get_params_s2x_header_ratio_th_4_8_4_16apsk(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_64APSK                       0x1816A690
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_64APSK_reg_addr               "0xB816A690"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_64APSK_reg                    0xB816A690
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_64APSK_inst_addr              "0x0335"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_64APSK_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_64APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_64APSK_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_64APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_64APSK_params_s2x_header_ratio_th_64apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_64APSK_params_s2x_header_ratio_th_64apsk_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_64APSK_params_s2x_header_ratio_th_64apsk(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HEADER_RATIO_TH_64APSK_get_params_s2x_header_ratio_th_64apsk(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_HEADER_CNT_TH                             0x1816A694
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_HEADER_CNT_TH_reg_addr                     "0xB816A694"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_HEADER_CNT_TH_reg                          0xB816A694
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_HEADER_CNT_TH_inst_addr                    "0x0336"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_HEADER_CNT_TH_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_HEADER_CNT_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_HEADER_CNT_TH_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_HEADER_CNT_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_HEADER_CNT_TH_params_s2x_pn_header_cnt_th_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_HEADER_CNT_TH_params_s2x_pn_header_cnt_th_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_HEADER_CNT_TH_params_s2x_pn_header_cnt_th(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_HEADER_CNT_TH_get_params_s2x_pn_header_cnt_th(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA1                                    0x1816A698
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA1_reg_addr                            "0xB816A698"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA1_reg                                 0xB816A698
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA1_inst_addr                           "0x0337"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA1_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA1_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA1_params_s2x_pn_alpha1_shift          (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA1_params_s2x_pn_alpha1_mask           (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA1_params_s2x_pn_alpha1(data)          (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA1_get_params_s2x_pn_alpha1(data)      (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_HAVE_PN_CNT_TH                               0x1816A69C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HAVE_PN_CNT_TH_reg_addr                       "0xB816A69C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HAVE_PN_CNT_TH_reg                            0xB816A69C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HAVE_PN_CNT_TH_inst_addr                      "0x0338"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_HAVE_PN_CNT_TH_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HAVE_PN_CNT_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_HAVE_PN_CNT_TH_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_HAVE_PN_CNT_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HAVE_PN_CNT_TH_params_s2x_have_pn_cnt_th_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HAVE_PN_CNT_TH_params_s2x_have_pn_cnt_th_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HAVE_PN_CNT_TH_params_s2x_have_pn_cnt_th(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_HAVE_PN_CNT_TH_get_params_s2x_have_pn_cnt_th(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_NO_PN_CNT_TH                                 0x1816A6A0
#define  ATB_DEMOD_FREQ_PARAMS_S2X_NO_PN_CNT_TH_reg_addr                         "0xB816A6A0"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_NO_PN_CNT_TH_reg                              0xB816A6A0
#define  ATB_DEMOD_FREQ_PARAMS_S2X_NO_PN_CNT_TH_inst_addr                        "0x0339"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_NO_PN_CNT_TH_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_NO_PN_CNT_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_NO_PN_CNT_TH_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_NO_PN_CNT_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_NO_PN_CNT_TH_params_s2x_no_pn_cnt_th_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_NO_PN_CNT_TH_params_s2x_no_pn_cnt_th_mask     (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_NO_PN_CNT_TH_params_s2x_no_pn_cnt_th(data)    (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_NO_PN_CNT_TH_get_params_s2x_no_pn_cnt_th(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_7_0                              0x1816A6A4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_7_0_reg_addr                      "0xB816A6A4"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_7_0_reg                           0xB816A6A4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_7_0_inst_addr                     "0x033A"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_7_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_7_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_7_0_params_s2x_pn_1x_delay_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_7_0_params_s2x_pn_1x_delay_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_7_0_params_s2x_pn_1x_delay_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_7_0_get_params_s2x_pn_1x_delay_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_15_8                             0x1816A6A8
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_15_8_reg_addr                     "0xB816A6A8"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_15_8_reg                          0xB816A6A8
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_15_8_inst_addr                    "0x033B"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_15_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_15_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_15_8_params_s2x_pn_1x_delay_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_15_8_params_s2x_pn_1x_delay_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_15_8_params_s2x_pn_1x_delay_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_DELAY_15_8_get_params_s2x_pn_1x_delay_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_WIN_LEN                                0x1816A6AC
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_WIN_LEN_reg_addr                        "0xB816A6AC"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_WIN_LEN_reg                             0xB816A6AC
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_WIN_LEN_inst_addr                       "0x033C"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_WIN_LEN_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_WIN_LEN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_WIN_LEN_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_WIN_LEN_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_WIN_LEN_params_s2x_pn_1x_win_len_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_WIN_LEN_params_s2x_pn_1x_win_len_mask   (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_WIN_LEN_params_s2x_pn_1x_win_len(data)  (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_1X_WIN_LEN_get_params_s2x_pn_1x_win_len(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_QPSK                                  0x1816A6B0
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_QPSK_reg_addr                          "0xB816A6B0"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_QPSK_reg                               0xB816A6B0
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_QPSK_inst_addr                         "0x033D"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_QPSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_QPSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_QPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_QPSK_params_s2x_pn_th1_qpsk_shift      (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_QPSK_params_s2x_pn_th1_qpsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_QPSK_params_s2x_pn_th1_qpsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_QPSK_get_params_s2x_pn_th1_qpsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_QPSK                                  0x1816A6B4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_QPSK_reg_addr                          "0xB816A6B4"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_QPSK_reg                               0xB816A6B4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_QPSK_inst_addr                         "0x033E"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_QPSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_QPSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_QPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_QPSK_params_s2x_pn_th2_qpsk_shift      (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_QPSK_params_s2x_pn_th2_qpsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_QPSK_params_s2x_pn_th2_qpsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_QPSK_get_params_s2x_pn_th2_qpsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8PSK                                  0x1816A6B8
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8PSK_reg_addr                          "0xB816A6B8"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8PSK_reg                               0xB816A6B8
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8PSK_inst_addr                         "0x033F"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8PSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8PSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8PSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8PSK_params_s2x_pn_th1_8psk_shift      (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8PSK_params_s2x_pn_th1_8psk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8PSK_params_s2x_pn_th1_8psk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8PSK_get_params_s2x_pn_th1_8psk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8PSK                                  0x1816A6BC
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8PSK_reg_addr                          "0xB816A6BC"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8PSK_reg                               0xB816A6BC
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8PSK_inst_addr                         "0x0340"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8PSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8PSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8PSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8PSK_params_s2x_pn_th2_8psk_shift      (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8PSK_params_s2x_pn_th2_8psk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8PSK_params_s2x_pn_th2_8psk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8PSK_get_params_s2x_pn_th2_8psk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_2_4_2APSK                             0x1816A6C0
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_2_4_2APSK_reg_addr                     "0xB816A6C0"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_2_4_2APSK_reg                          0xB816A6C0
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_2_4_2APSK_inst_addr                    "0x0341"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_2_4_2APSK_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_2_4_2APSK_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_2_4_2APSK_params_s2x_pn_th1_2_4_2apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_2_4_2APSK_params_s2x_pn_th1_2_4_2apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_2_4_2APSK_params_s2x_pn_th1_2_4_2apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_2_4_2APSK_get_params_s2x_pn_th1_2_4_2apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_2_4_2APSK                             0x1816A6C4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_2_4_2APSK_reg_addr                     "0xB816A6C4"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_2_4_2APSK_reg                          0xB816A6C4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_2_4_2APSK_inst_addr                    "0x0342"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_2_4_2APSK_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_2_4_2APSK_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_2_4_2APSK_params_s2x_pn_th2_2_4_2apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_2_4_2APSK_params_s2x_pn_th2_2_4_2apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_2_4_2APSK_params_s2x_pn_th2_2_4_2apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_2_4_2APSK_get_params_s2x_pn_th2_2_4_2apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8_8APSK                               0x1816A6C8
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8_8APSK_reg_addr                       "0xB816A6C8"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8_8APSK_reg                            0xB816A6C8
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8_8APSK_inst_addr                      "0x0343"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8_8APSK_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8_8APSK_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8_8APSK_params_s2x_pn_th1_8_8apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8_8APSK_params_s2x_pn_th1_8_8apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8_8APSK_params_s2x_pn_th1_8_8apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_8_8APSK_get_params_s2x_pn_th1_8_8apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8_8APSK                               0x1816A6CC
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8_8APSK_reg_addr                       "0xB816A6CC"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8_8APSK_reg                            0xB816A6CC
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8_8APSK_inst_addr                      "0x0344"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8_8APSK_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8_8APSK_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8_8APSK_params_s2x_pn_th2_8_8apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8_8APSK_params_s2x_pn_th2_8_8apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8_8APSK_params_s2x_pn_th2_8_8apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_8_8APSK_get_params_s2x_pn_th2_8_8apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12APSK                              0x1816A6D0
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12APSK_reg_addr                      "0xB816A6D0"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12APSK_reg                           0xB816A6D0
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12APSK_inst_addr                     "0x0345"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12APSK_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12APSK_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12APSK_params_s2x_pn_th1_4_12apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12APSK_params_s2x_pn_th1_4_12apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12APSK_params_s2x_pn_th1_4_12apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12APSK_get_params_s2x_pn_th1_4_12apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12APSK                              0x1816A6D4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12APSK_reg_addr                      "0xB816A6D4"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12APSK_reg                           0xB816A6D4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12APSK_inst_addr                     "0x0346"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12APSK_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12APSK_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12APSK_params_s2x_pn_th2_4_12apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12APSK_params_s2x_pn_th2_4_12apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12APSK_params_s2x_pn_th2_4_12apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12APSK_get_params_s2x_pn_th2_4_12apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16APSK                           0x1816A6D8
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16APSK_reg_addr                   "0xB816A6D8"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16APSK_reg                        0xB816A6D8
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16APSK_inst_addr                  "0x0347"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16APSK_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16APSK_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16APSK_params_s2x_pn_th1_4_12_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16APSK_params_s2x_pn_th1_4_12_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16APSK_params_s2x_pn_th1_4_12_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16APSK_get_params_s2x_pn_th1_4_12_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16APSK                           0x1816A6DC
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16APSK_reg_addr                   "0xB816A6DC"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16APSK_reg                        0xB816A6DC
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16APSK_inst_addr                  "0x0348"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16APSK_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16APSK_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16APSK_params_s2x_pn_th2_4_12_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16APSK_params_s2x_pn_th2_4_12_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16APSK_params_s2x_pn_th2_4_12_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16APSK_get_params_s2x_pn_th2_4_12_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16RBAPSK                         0x1816A6E0
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16RBAPSK_reg_addr                 "0xB816A6E0"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16RBAPSK_reg                      0xB816A6E0
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16RBAPSK_inst_addr                "0x0349"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16RBAPSK_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16RBAPSK_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16RBAPSK_params_s2x_pn_th1_4_12_16rbapsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16RBAPSK_params_s2x_pn_th1_4_12_16rbapsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16RBAPSK_params_s2x_pn_th1_4_12_16rbapsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_12_16RBAPSK_get_params_s2x_pn_th1_4_12_16rbapsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16RBAPSK                         0x1816A6E4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16RBAPSK_reg_addr                 "0xB816A6E4"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16RBAPSK_reg                      0xB816A6E4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16RBAPSK_inst_addr                "0x034A"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16RBAPSK_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16RBAPSK_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16RBAPSK_params_s2x_pn_th2_4_12_16rbapsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16RBAPSK_params_s2x_pn_th2_4_12_16rbapsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16RBAPSK_params_s2x_pn_th2_4_12_16rbapsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_12_16RBAPSK_get_params_s2x_pn_th2_4_12_16rbapsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_8_4_16APSK                          0x1816A6E8
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_8_4_16APSK_reg_addr                  "0xB816A6E8"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_8_4_16APSK_reg                       0xB816A6E8
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_8_4_16APSK_inst_addr                 "0x034B"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_8_4_16APSK_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_8_4_16APSK_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_8_4_16APSK_params_s2x_pn_th1_4_8_4_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_8_4_16APSK_params_s2x_pn_th1_4_8_4_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_8_4_16APSK_params_s2x_pn_th1_4_8_4_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_4_8_4_16APSK_get_params_s2x_pn_th1_4_8_4_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_8_4_16APSK                          0x1816A6EC
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_8_4_16APSK_reg_addr                  "0xB816A6EC"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_8_4_16APSK_reg                       0xB816A6EC
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_8_4_16APSK_inst_addr                 "0x034C"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_8_4_16APSK_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_8_4_16APSK_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_8_4_16APSK_params_s2x_pn_th2_4_8_4_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_8_4_16APSK_params_s2x_pn_th2_4_8_4_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_8_4_16APSK_params_s2x_pn_th2_4_8_4_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_4_8_4_16APSK_get_params_s2x_pn_th2_4_8_4_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_64APSK                                0x1816A6F0
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_64APSK_reg_addr                        "0xB816A6F0"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_64APSK_reg                             0xB816A6F0
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_64APSK_inst_addr                       "0x034D"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_64APSK_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_64APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_64APSK_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_64APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_64APSK_params_s2x_pn_th1_64apsk_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_64APSK_params_s2x_pn_th1_64apsk_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_64APSK_params_s2x_pn_th1_64apsk(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH1_64APSK_get_params_s2x_pn_th1_64apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_64APSK                                0x1816A6F4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_64APSK_reg_addr                        "0xB816A6F4"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_64APSK_reg                             0xB816A6F4
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_64APSK_inst_addr                       "0x034E"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_64APSK_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_64APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_64APSK_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_64APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_64APSK_params_s2x_pn_th2_64apsk_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_64APSK_params_s2x_pn_th2_64apsk_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_64APSK_params_s2x_pn_th2_64apsk(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_TH2_64APSK_get_params_s2x_pn_th2_64apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_7_0                             0x1816A6F8
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_7_0_reg_addr                     "0xB816A6F8"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_7_0_reg                          0xB816A6F8
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_7_0_inst_addr                    "0x034F"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_7_0_params_s2x_snr_th1_qpsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_7_0_params_s2x_snr_th1_qpsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_7_0_params_s2x_snr_th1_qpsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_7_0_get_params_s2x_snr_th1_qpsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_11_8                            0x1816A6FC
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_11_8_reg_addr                    "0xB816A6FC"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_11_8_reg                         0xB816A6FC
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_11_8_inst_addr                   "0x0350"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_11_8_params_s2x_snr_th1_qpsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_11_8_params_s2x_snr_th1_qpsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_11_8_params_s2x_snr_th1_qpsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_QPSK_11_8_get_params_s2x_snr_th1_qpsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_7_0                             0x1816A700
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_7_0_reg_addr                     "0xB816A700"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_7_0_reg                          0xB816A700
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_7_0_inst_addr                    "0x0351"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_7_0_params_s2x_snr_th2_qpsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_7_0_params_s2x_snr_th2_qpsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_7_0_params_s2x_snr_th2_qpsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_7_0_get_params_s2x_snr_th2_qpsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_11_8                            0x1816A704
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_11_8_reg_addr                    "0xB816A704"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_11_8_reg                         0xB816A704
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_11_8_inst_addr                   "0x0352"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_11_8_params_s2x_snr_th2_qpsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_11_8_params_s2x_snr_th2_qpsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_11_8_params_s2x_snr_th2_qpsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_QPSK_11_8_get_params_s2x_snr_th2_qpsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_7_0                             0x1816A708
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_7_0_reg_addr                     "0xB816A708"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_7_0_reg                          0xB816A708
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_7_0_inst_addr                    "0x0353"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_7_0_params_s2x_snr_th1_8psk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_7_0_params_s2x_snr_th1_8psk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_7_0_params_s2x_snr_th1_8psk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_7_0_get_params_s2x_snr_th1_8psk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_11_8                            0x1816A70C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_11_8_reg_addr                    "0xB816A70C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_11_8_reg                         0xB816A70C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_11_8_inst_addr                   "0x0354"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_11_8_params_s2x_snr_th1_8psk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_11_8_params_s2x_snr_th1_8psk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_11_8_params_s2x_snr_th1_8psk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8PSK_11_8_get_params_s2x_snr_th1_8psk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_7_0                             0x1816A710
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_7_0_reg_addr                     "0xB816A710"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_7_0_reg                          0xB816A710
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_7_0_inst_addr                    "0x0355"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_7_0_params_s2x_snr_th2_8psk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_7_0_params_s2x_snr_th2_8psk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_7_0_params_s2x_snr_th2_8psk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_7_0_get_params_s2x_snr_th2_8psk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_11_8                            0x1816A714
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_11_8_reg_addr                    "0xB816A714"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_11_8_reg                         0xB816A714
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_11_8_inst_addr                   "0x0356"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_11_8_params_s2x_snr_th2_8psk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_11_8_params_s2x_snr_th2_8psk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_11_8_params_s2x_snr_th2_8psk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8PSK_11_8_get_params_s2x_snr_th2_8psk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_7_0                        0x1816A718
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_7_0_reg_addr                "0xB816A718"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_7_0_reg                     0xB816A718
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_7_0_inst_addr               "0x0357"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_7_0_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_7_0_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_7_0_params_s2x_snr_th1_2_4_2apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_7_0_params_s2x_snr_th1_2_4_2apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_7_0_params_s2x_snr_th1_2_4_2apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_7_0_get_params_s2x_snr_th1_2_4_2apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_11_8                       0x1816A71C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_11_8_reg_addr               "0xB816A71C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_11_8_reg                    0xB816A71C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_11_8_inst_addr              "0x0358"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_11_8_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_11_8_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_11_8_params_s2x_snr_th1_2_4_2apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_11_8_params_s2x_snr_th1_2_4_2apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_11_8_params_s2x_snr_th1_2_4_2apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_2_4_2APSK_11_8_get_params_s2x_snr_th1_2_4_2apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_7_0                        0x1816A720
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_7_0_reg_addr                "0xB816A720"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_7_0_reg                     0xB816A720
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_7_0_inst_addr               "0x0359"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_7_0_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_7_0_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_7_0_params_s2x_snr_th2_2_4_2apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_7_0_params_s2x_snr_th2_2_4_2apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_7_0_params_s2x_snr_th2_2_4_2apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_7_0_get_params_s2x_snr_th2_2_4_2apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_11_8                       0x1816A724
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_11_8_reg_addr               "0xB816A724"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_11_8_reg                    0xB816A724
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_11_8_inst_addr              "0x035A"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_11_8_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_11_8_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_11_8_params_s2x_snr_th2_2_4_2apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_11_8_params_s2x_snr_th2_2_4_2apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_11_8_params_s2x_snr_th2_2_4_2apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_2_4_2APSK_11_8_get_params_s2x_snr_th2_2_4_2apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_7_0                         0x1816A728
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_7_0_reg_addr                 "0xB816A728"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_7_0_reg                      0xB816A728
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_7_0_inst_addr                "0x035B"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_7_0_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_7_0_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_7_0_params_s2x_snr_th1_4_12apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_7_0_params_s2x_snr_th1_4_12apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_7_0_params_s2x_snr_th1_4_12apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_7_0_get_params_s2x_snr_th1_4_12apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_11_8                        0x1816A72C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_11_8_reg_addr                "0xB816A72C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_11_8_reg                     0xB816A72C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_11_8_inst_addr               "0x035C"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_11_8_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_11_8_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_11_8_params_s2x_snr_th1_4_12apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_11_8_params_s2x_snr_th1_4_12apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_11_8_params_s2x_snr_th1_4_12apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12APSK_11_8_get_params_s2x_snr_th1_4_12apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_7_0                         0x1816A730
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_7_0_reg_addr                 "0xB816A730"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_7_0_reg                      0xB816A730
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_7_0_inst_addr                "0x035D"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_7_0_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_7_0_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_7_0_params_s2x_snr_th2_4_12apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_7_0_params_s2x_snr_th2_4_12apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_7_0_params_s2x_snr_th2_4_12apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_7_0_get_params_s2x_snr_th2_4_12apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_11_8                        0x1816A734
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_11_8_reg_addr                "0xB816A734"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_11_8_reg                     0xB816A734
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_11_8_inst_addr               "0x035E"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_11_8_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_11_8_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_11_8_params_s2x_snr_th2_4_12apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_11_8_params_s2x_snr_th2_4_12apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_11_8_params_s2x_snr_th2_4_12apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12APSK_11_8_get_params_s2x_snr_th2_4_12apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_7_0                          0x1816A738
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_7_0_reg_addr                  "0xB816A738"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_7_0_reg                       0xB816A738
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_7_0_inst_addr                 "0x035F"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_7_0_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_7_0_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_7_0_params_s2x_snr_th1_8_8apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_7_0_params_s2x_snr_th1_8_8apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_7_0_params_s2x_snr_th1_8_8apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_7_0_get_params_s2x_snr_th1_8_8apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_11_8                         0x1816A73C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_11_8_reg_addr                 "0xB816A73C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_11_8_reg                      0xB816A73C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_11_8_inst_addr                "0x0360"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_11_8_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_11_8_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_11_8_params_s2x_snr_th1_8_8apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_11_8_params_s2x_snr_th1_8_8apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_11_8_params_s2x_snr_th1_8_8apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_8_8APSK_11_8_get_params_s2x_snr_th1_8_8apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_7_0                          0x1816A740
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_7_0_reg_addr                  "0xB816A740"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_7_0_reg                       0xB816A740
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_7_0_inst_addr                 "0x0361"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_7_0_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_7_0_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_7_0_params_s2x_snr_th2_8_8apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_7_0_params_s2x_snr_th2_8_8apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_7_0_params_s2x_snr_th2_8_8apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_7_0_get_params_s2x_snr_th2_8_8apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_11_8                         0x1816A744
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_11_8_reg_addr                 "0xB816A744"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_11_8_reg                      0xB816A744
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_11_8_inst_addr                "0x0362"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_11_8_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_11_8_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_11_8_params_s2x_snr_th2_8_8apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_11_8_params_s2x_snr_th2_8_8apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_11_8_params_s2x_snr_th2_8_8apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_8_8APSK_11_8_get_params_s2x_snr_th2_8_8apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_7_0                      0x1816A748
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_7_0_reg_addr              "0xB816A748"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_7_0_reg                   0xB816A748
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_7_0_inst_addr             "0x0363"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_7_0_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_7_0_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_7_0_params_s2x_snr_th1_4_12_16apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_7_0_params_s2x_snr_th1_4_12_16apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_7_0_params_s2x_snr_th1_4_12_16apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_7_0_get_params_s2x_snr_th1_4_12_16apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_11_8                     0x1816A74C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_11_8_reg_addr             "0xB816A74C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_11_8_reg                  0xB816A74C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_11_8_inst_addr            "0x0364"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_11_8_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_11_8_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_11_8_params_s2x_snr_th1_4_12_16apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_11_8_params_s2x_snr_th1_4_12_16apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_11_8_params_s2x_snr_th1_4_12_16apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16APSK_11_8_get_params_s2x_snr_th1_4_12_16apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_7_0                      0x1816A750
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_7_0_reg_addr              "0xB816A750"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_7_0_reg                   0xB816A750
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_7_0_inst_addr             "0x0365"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_7_0_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_7_0_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_7_0_params_s2x_snr_th2_4_12_16apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_7_0_params_s2x_snr_th2_4_12_16apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_7_0_params_s2x_snr_th2_4_12_16apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_7_0_get_params_s2x_snr_th2_4_12_16apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_11_8                     0x1816A754
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_11_8_reg_addr             "0xB816A754"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_11_8_reg                  0xB816A754
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_11_8_inst_addr            "0x0366"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_11_8_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_11_8_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_11_8_params_s2x_snr_th2_4_12_16apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_11_8_params_s2x_snr_th2_4_12_16apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_11_8_params_s2x_snr_th2_4_12_16apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16APSK_11_8_get_params_s2x_snr_th2_4_12_16apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_7_0                    0x1816A758
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_7_0_reg_addr            "0xB816A758"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_7_0_reg                 0xB816A758
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_7_0_inst_addr           "0x0367"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_7_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_7_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_7_0_params_s2x_snr_th1_4_12_16rbapsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_7_0_params_s2x_snr_th1_4_12_16rbapsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_7_0_params_s2x_snr_th1_4_12_16rbapsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_7_0_get_params_s2x_snr_th1_4_12_16rbapsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_11_8                   0x1816A75C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_11_8_reg_addr           "0xB816A75C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_11_8_reg                0xB816A75C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_11_8_inst_addr          "0x0368"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_11_8_reg(data)      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_11_8_reg            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_11_8_params_s2x_snr_th1_4_12_16rbapsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_11_8_params_s2x_snr_th1_4_12_16rbapsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_11_8_params_s2x_snr_th1_4_12_16rbapsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_12_16RBAPSK_11_8_get_params_s2x_snr_th1_4_12_16rbapsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_7_0                    0x1816A760
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_7_0_reg_addr            "0xB816A760"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_7_0_reg                 0xB816A760
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_7_0_inst_addr           "0x0369"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_7_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_7_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_7_0_params_s2x_snr_th2_4_12_16rbapsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_7_0_params_s2x_snr_th2_4_12_16rbapsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_7_0_params_s2x_snr_th2_4_12_16rbapsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_7_0_get_params_s2x_snr_th2_4_12_16rbapsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_11_8                   0x1816A764
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_11_8_reg_addr           "0xB816A764"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_11_8_reg                0xB816A764
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_11_8_inst_addr          "0x036A"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_11_8_reg(data)      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_11_8_reg            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_11_8_params_s2x_snr_th2_4_12_16rbapsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_11_8_params_s2x_snr_th2_4_12_16rbapsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_11_8_params_s2x_snr_th2_4_12_16rbapsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_12_16RBAPSK_11_8_get_params_s2x_snr_th2_4_12_16rbapsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_7_0                     0x1816A768
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_7_0_reg_addr             "0xB816A768"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_7_0_reg                  0xB816A768
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_7_0_inst_addr            "0x036B"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_7_0_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_7_0_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_7_0_params_s2x_snr_th1_4_8_4_16apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_7_0_params_s2x_snr_th1_4_8_4_16apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_7_0_params_s2x_snr_th1_4_8_4_16apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_7_0_get_params_s2x_snr_th1_4_8_4_16apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_11_8                    0x1816A76C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_11_8_reg_addr            "0xB816A76C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_11_8_reg                 0xB816A76C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_11_8_inst_addr           "0x036C"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_11_8_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_11_8_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_11_8_params_s2x_snr_th1_4_8_4_16apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_11_8_params_s2x_snr_th1_4_8_4_16apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_11_8_params_s2x_snr_th1_4_8_4_16apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_4_8_4_16APSK_11_8_get_params_s2x_snr_th1_4_8_4_16apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_7_0                     0x1816A770
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_7_0_reg_addr             "0xB816A770"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_7_0_reg                  0xB816A770
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_7_0_inst_addr            "0x036D"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_7_0_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_7_0_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_7_0_params_s2x_snr_th2_4_8_4_16apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_7_0_params_s2x_snr_th2_4_8_4_16apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_7_0_params_s2x_snr_th2_4_8_4_16apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_7_0_get_params_s2x_snr_th2_4_8_4_16apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_11_8                    0x1816A774
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_11_8_reg_addr            "0xB816A774"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_11_8_reg                 0xB816A774
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_11_8_inst_addr           "0x036E"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_11_8_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_11_8_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_11_8_params_s2x_snr_th2_4_8_4_16apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_11_8_params_s2x_snr_th2_4_8_4_16apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_11_8_params_s2x_snr_th2_4_8_4_16apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_4_8_4_16APSK_11_8_get_params_s2x_snr_th2_4_8_4_16apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_7_0                           0x1816A778
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_7_0_reg_addr                   "0xB816A778"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_7_0_reg                        0xB816A778
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_7_0_inst_addr                  "0x036F"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_7_0_params_s2x_snr_th1_64apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_7_0_params_s2x_snr_th1_64apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_7_0_params_s2x_snr_th1_64apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_7_0_get_params_s2x_snr_th1_64apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_11_8                          0x1816A77C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_11_8_reg_addr                  "0xB816A77C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_11_8_reg                       0xB816A77C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_11_8_inst_addr                 "0x0370"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_11_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_11_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_11_8_params_s2x_snr_th1_64apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_11_8_params_s2x_snr_th1_64apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_11_8_params_s2x_snr_th1_64apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH1_64APSK_11_8_get_params_s2x_snr_th1_64apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_7_0                           0x1816A780
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_7_0_reg_addr                   "0xB816A780"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_7_0_reg                        0xB816A780
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_7_0_inst_addr                  "0x0371"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_7_0_params_s2x_snr_th2_64apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_7_0_params_s2x_snr_th2_64apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_7_0_params_s2x_snr_th2_64apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_7_0_get_params_s2x_snr_th2_64apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_11_8                          0x1816A784
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_11_8_reg_addr                  "0xB816A784"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_11_8_reg                       0xB816A784
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_11_8_inst_addr                 "0x0372"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_11_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_11_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_11_8_params_s2x_snr_th2_64apsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_11_8_params_s2x_snr_th2_64apsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_11_8_params_s2x_snr_th2_64apsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SNR_TH2_64APSK_11_8_get_params_s2x_snr_th2_64apsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA2                                      0x1816A788
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA2_reg_addr                              "0xB816A788"
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA2_reg                                   0xB816A788
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA2_inst_addr                             "0x0373"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA2_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA2_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA2_params_s_pn_alpha2_shift              (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA2_params_s_pn_alpha2_mask               (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA2_params_s_pn_alpha2(data)              (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_PN_ALPHA2_get_params_s_pn_alpha2(data)          (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA2                                    0x1816A78C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA2_reg_addr                            "0xB816A78C"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA2_reg                                 0xB816A78C
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA2_inst_addr                           "0x0374"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA2_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA2_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA2_params_s2x_pn_alpha2_shift          (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA2_params_s2x_pn_alpha2_mask           (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA2_params_s2x_pn_alpha2(data)          (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_PN_ALPHA2_get_params_s2x_pn_alpha2(data)      (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_7_0                  0x1816A790
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_7_0_reg_addr          "0xB816A790"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_7_0_reg               0xB816A790
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_7_0_inst_addr         "0x0375"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_7_0_reg(data)     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_7_0_reg           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_7_0_params_s2xsync_fine_cfo_sweep_step_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_7_0_params_s2xsync_fine_cfo_sweep_step_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_7_0_params_s2xsync_fine_cfo_sweep_step_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_7_0_get_params_s2xsync_fine_cfo_sweep_step_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_14_8                 0x1816A794
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_14_8_reg_addr         "0xB816A794"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_14_8_reg              0xB816A794
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_14_8_inst_addr        "0x0376"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_14_8_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_14_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_14_8_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_14_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_14_8_params_s2xsync_fine_cfo_sweep_step_14_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_14_8_params_s2xsync_fine_cfo_sweep_step_14_8_mask (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_14_8_params_s2xsync_fine_cfo_sweep_step_14_8(data) (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_STEP_14_8_get_params_s2xsync_fine_cfo_sweep_step_14_8(data) (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_HALF_SWEEP_TIMES_6_0            0x1816A798
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_HALF_SWEEP_TIMES_6_0_reg_addr    "0xB816A798"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_HALF_SWEEP_TIMES_6_0_reg         0xB816A798
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_HALF_SWEEP_TIMES_6_0_inst_addr   "0x0377"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_HALF_SWEEP_TIMES_6_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_HALF_SWEEP_TIMES_6_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_HALF_SWEEP_TIMES_6_0_reg     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_HALF_SWEEP_TIMES_6_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_HALF_SWEEP_TIMES_6_0_params_s2xsync_fine_cfo_half_sweep_times_6_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_HALF_SWEEP_TIMES_6_0_params_s2xsync_fine_cfo_half_sweep_times_6_0_mask (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_HALF_SWEEP_TIMES_6_0_params_s2xsync_fine_cfo_half_sweep_times_6_0(data) (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_HALF_SWEEP_TIMES_6_0_get_params_s2xsync_fine_cfo_half_sweep_times_6_0(data) (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_BYPASS_FLAG               0x1816A79C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_BYPASS_FLAG_reg_addr       "0xB816A79C"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_BYPASS_FLAG_reg            0xB816A79C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_BYPASS_FLAG_inst_addr      "0x0378"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_BYPASS_FLAG_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_BYPASS_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_BYPASS_FLAG_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_BYPASS_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_BYPASS_FLAG_params_s2xsync_fine_cfo_sweep_bypass_flag_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_BYPASS_FLAG_params_s2xsync_fine_cfo_sweep_bypass_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_BYPASS_FLAG_params_s2xsync_fine_cfo_sweep_bypass_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_FINE_CFO_SWEEP_BYPASS_FLAG_get_params_s2xsync_fine_cfo_sweep_bypass_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_PILOT_4_0                      0x1816A7A0
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_PILOT_4_0_reg_addr              "0xB816A7A0"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_PILOT_4_0_reg                   0xB816A7A0
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_PILOT_4_0_inst_addr             "0x0379"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_PILOT_4_0_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_PILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_PILOT_4_0_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_PILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_PILOT_4_0_s2xsync_fcfo_sh_num_qpsk_pilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_PILOT_4_0_s2xsync_fcfo_sh_num_qpsk_pilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_PILOT_4_0_s2xsync_fcfo_sh_num_qpsk_pilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_PILOT_4_0_get_s2xsync_fcfo_sh_num_qpsk_pilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_PILOT_4_0                      0x1816A7A4
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_PILOT_4_0_reg_addr              "0xB816A7A4"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_PILOT_4_0_reg                   0xB816A7A4
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_PILOT_4_0_inst_addr             "0x037A"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_PILOT_4_0_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_PILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_PILOT_4_0_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_PILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_PILOT_4_0_s2xsync_fcfo_sh_num_8psk_pilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_PILOT_4_0_s2xsync_fcfo_sh_num_8psk_pilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_PILOT_4_0_s2xsync_fcfo_sh_num_8psk_pilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_PILOT_4_0_get_s2xsync_fcfo_sh_num_8psk_pilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_PILOT_4_0                  0x1816A7A8
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_PILOT_4_0_reg_addr          "0xB816A7A8"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_PILOT_4_0_reg               0xB816A7A8
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_PILOT_4_0_inst_addr         "0x037B"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_PILOT_4_0_reg(data)     (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_PILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_PILOT_4_0_reg           (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_PILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_PILOT_4_0_s2xsync_fcfo_sh_num_4_12apsk_pilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_PILOT_4_0_s2xsync_fcfo_sh_num_4_12apsk_pilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_PILOT_4_0_s2xsync_fcfo_sh_num_4_12apsk_pilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_PILOT_4_0_get_s2xsync_fcfo_sh_num_4_12apsk_pilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_PILOT_4_0               0x1816A7AC
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_PILOT_4_0_reg_addr       "0xB816A7AC"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_PILOT_4_0_reg            0xB816A7AC
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_PILOT_4_0_inst_addr      "0x037C"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_PILOT_4_0_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_PILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_PILOT_4_0_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_PILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_PILOT_4_0_s2xsync_fcfo_sh_num_4_12_16apsk_pilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_PILOT_4_0_s2xsync_fcfo_sh_num_4_12_16apsk_pilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_PILOT_4_0_s2xsync_fcfo_sh_num_4_12_16apsk_pilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_PILOT_4_0_get_s2xsync_fcfo_sh_num_4_12_16apsk_pilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_PILOT_4_0                 0x1816A7B0
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_PILOT_4_0_reg_addr         "0xB816A7B0"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_PILOT_4_0_reg              0xB816A7B0
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_PILOT_4_0_inst_addr        "0x037D"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_PILOT_4_0_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_PILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_PILOT_4_0_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_PILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_PILOT_4_0_s2xsync_fcfo_sh_num_2_4_2apsk_pilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_PILOT_4_0_s2xsync_fcfo_sh_num_2_4_2apsk_pilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_PILOT_4_0_s2xsync_fcfo_sh_num_2_4_2apsk_pilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_PILOT_4_0_get_s2xsync_fcfo_sh_num_2_4_2apsk_pilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_PILOT_4_0                   0x1816A7B4
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_PILOT_4_0_reg_addr           "0xB816A7B4"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_PILOT_4_0_reg                0xB816A7B4
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_PILOT_4_0_inst_addr          "0x037E"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_PILOT_4_0_reg(data)      (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_PILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_PILOT_4_0_reg            (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_PILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_PILOT_4_0_s2xsync_fcfo_sh_num_8_8apsk_pilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_PILOT_4_0_s2xsync_fcfo_sh_num_8_8apsk_pilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_PILOT_4_0_s2xsync_fcfo_sh_num_8_8apsk_pilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_PILOT_4_0_get_s2xsync_fcfo_sh_num_8_8apsk_pilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_PILOT_4_0             0x1816A7B8
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_PILOT_4_0_reg_addr     "0xB816A7B8"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_PILOT_4_0_reg          0xB816A7B8
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_PILOT_4_0_inst_addr    "0x037F"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_PILOT_4_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_PILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_PILOT_4_0_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_PILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_PILOT_4_0_s2xsync_fcfo_sh_num_4_12_16rbapsk_pilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_PILOT_4_0_s2xsync_fcfo_sh_num_4_12_16rbapsk_pilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_PILOT_4_0_s2xsync_fcfo_sh_num_4_12_16rbapsk_pilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_PILOT_4_0_get_s2xsync_fcfo_sh_num_4_12_16rbapsk_pilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_PILOT_4_0              0x1816A7BC
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_PILOT_4_0_reg_addr      "0xB816A7BC"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_PILOT_4_0_reg           0xB816A7BC
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_PILOT_4_0_inst_addr     "0x0380"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_PILOT_4_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_PILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_PILOT_4_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_PILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_PILOT_4_0_s2xsync_fcfo_sh_num_4_8_4_16apsk_pilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_PILOT_4_0_s2xsync_fcfo_sh_num_4_8_4_16apsk_pilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_PILOT_4_0_s2xsync_fcfo_sh_num_4_8_4_16apsk_pilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_PILOT_4_0_get_s2xsync_fcfo_sh_num_4_8_4_16apsk_pilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_VCM_4_0                             0x1816A7C0
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_VCM_4_0_reg_addr                     "0xB816A7C0"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_VCM_4_0_reg                          0xB816A7C0
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_VCM_4_0_inst_addr                    "0x0381"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_VCM_4_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_VCM_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_VCM_4_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_VCM_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_VCM_4_0_s2xsync_fcfo_sh_num_vcm_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_VCM_4_0_s2xsync_fcfo_sh_num_vcm_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_VCM_4_0_s2xsync_fcfo_sh_num_vcm_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_VCM_4_0_get_s2xsync_fcfo_sh_num_vcm_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_NOPILOT_4_0                    0x1816A7C4
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_NOPILOT_4_0_reg_addr            "0xB816A7C4"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_NOPILOT_4_0_reg                 0xB816A7C4
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_NOPILOT_4_0_inst_addr           "0x0382"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_NOPILOT_4_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_NOPILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_NOPILOT_4_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_NOPILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_qpsk_nopilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_qpsk_nopilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_qpsk_nopilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_QPSK_NOPILOT_4_0_get_s2xsync_fcfo_sh_num_qpsk_nopilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_NOPILOT_4_0                    0x1816A7C8
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_NOPILOT_4_0_reg_addr            "0xB816A7C8"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_NOPILOT_4_0_reg                 0xB816A7C8
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_NOPILOT_4_0_inst_addr           "0x0383"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_NOPILOT_4_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_NOPILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_NOPILOT_4_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_NOPILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_8psk_nopilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_8psk_nopilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_8psk_nopilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8PSK_NOPILOT_4_0_get_s2xsync_fcfo_sh_num_8psk_nopilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_NOPILOT_4_0                0x1816A7CC
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_NOPILOT_4_0_reg_addr        "0xB816A7CC"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_NOPILOT_4_0_reg             0xB816A7CC
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_NOPILOT_4_0_inst_addr       "0x0384"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_NOPILOT_4_0_reg(data)   (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_NOPILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_NOPILOT_4_0_reg         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_NOPILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_4_12apsk_nopilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_4_12apsk_nopilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_4_12apsk_nopilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12APSK_NOPILOT_4_0_get_s2xsync_fcfo_sh_num_4_12apsk_nopilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_NOPILOT_4_0             0x1816A7D0
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_NOPILOT_4_0_reg_addr     "0xB816A7D0"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_NOPILOT_4_0_reg          0xB816A7D0
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_NOPILOT_4_0_inst_addr    "0x0385"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_NOPILOT_4_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_NOPILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_NOPILOT_4_0_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_NOPILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_4_12_16apsk_nopilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_4_12_16apsk_nopilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_4_12_16apsk_nopilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16APSK_NOPILOT_4_0_get_s2xsync_fcfo_sh_num_4_12_16apsk_nopilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_NOPILOT_4_0               0x1816A7D4
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_NOPILOT_4_0_reg_addr       "0xB816A7D4"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_NOPILOT_4_0_reg            0xB816A7D4
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_NOPILOT_4_0_inst_addr      "0x0386"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_NOPILOT_4_0_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_NOPILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_NOPILOT_4_0_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_NOPILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_2_4_2apsk_nopilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_2_4_2apsk_nopilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_2_4_2apsk_nopilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_2_4_2APSK_NOPILOT_4_0_get_s2xsync_fcfo_sh_num_2_4_2apsk_nopilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_NOPILOT_4_0                 0x1816A7D8
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_NOPILOT_4_0_reg_addr         "0xB816A7D8"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_NOPILOT_4_0_reg              0xB816A7D8
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_NOPILOT_4_0_inst_addr        "0x0387"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_NOPILOT_4_0_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_NOPILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_NOPILOT_4_0_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_NOPILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_8_8apsk_nopilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_8_8apsk_nopilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_8_8apsk_nopilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_8_8APSK_NOPILOT_4_0_get_s2xsync_fcfo_sh_num_8_8apsk_nopilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_NOPILOT_4_0           0x1816A7DC
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_NOPILOT_4_0_reg_addr   "0xB816A7DC"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_NOPILOT_4_0_reg        0xB816A7DC
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_NOPILOT_4_0_inst_addr  "0x0388"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_NOPILOT_4_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_NOPILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_NOPILOT_4_0_reg    (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_NOPILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_4_12_16rbapsk_nopilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_4_12_16rbapsk_nopilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_4_12_16rbapsk_nopilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_12_16RBAPSK_NOPILOT_4_0_get_s2xsync_fcfo_sh_num_4_12_16rbapsk_nopilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_NOPILOT_4_0            0x1816A7E0
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_NOPILOT_4_0_reg_addr    "0xB816A7E0"
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_NOPILOT_4_0_reg         0xB816A7E0
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_NOPILOT_4_0_inst_addr   "0x0389"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_NOPILOT_4_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_NOPILOT_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_NOPILOT_4_0_reg     (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_NOPILOT_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_4_8_4_16apsk_nopilot_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_4_8_4_16apsk_nopilot_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_NOPILOT_4_0_s2xsync_fcfo_sh_num_4_8_4_16apsk_nopilot_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_FCFO_SH_NUM_4_8_4_16APSK_NOPILOT_4_0_get_s2xsync_fcfo_sh_num_4_8_4_16apsk_nopilot_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_RTL_SYNC_DOUT_DLY                                0x1816A7E4
#define  ATB_DEMOD_FREQ_PARAMS_RTL_SYNC_DOUT_DLY_reg_addr                        "0xB816A7E4"
#define  ATB_DEMOD_FREQ_PARAMS_RTL_SYNC_DOUT_DLY_reg                             0xB816A7E4
#define  ATB_DEMOD_FREQ_PARAMS_RTL_SYNC_DOUT_DLY_inst_addr                       "0x038A"
#define  set_ATB_DEMOD_FREQ_PARAMS_RTL_SYNC_DOUT_DLY_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RTL_SYNC_DOUT_DLY_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_RTL_SYNC_DOUT_DLY_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RTL_SYNC_DOUT_DLY_reg))
#define  ATB_DEMOD_FREQ_PARAMS_RTL_SYNC_DOUT_DLY_params_rtl_sync_dout_dly_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_RTL_SYNC_DOUT_DLY_params_rtl_sync_dout_dly_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_RTL_SYNC_DOUT_DLY_params_rtl_sync_dout_dly(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_RTL_SYNC_DOUT_DLY_get_params_rtl_sync_dout_dly(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_REV                              0x1816A7E8
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_REV_reg_addr                      "0xB816A7E8"
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_REV_reg                           0xB816A7E8
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_REV_inst_addr                     "0x038B"
#define  set_ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_REV_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_REV_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_REV_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_REV_reg))
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_REV_params_main_path_index_rev_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_REV_params_main_path_index_rev_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_REV_params_main_path_index_rev(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_REV_get_params_main_path_index_rev(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG                                0x1816A7EC
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_reg_addr                        "0xB816A7EC"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_reg                             0xB816A7EC
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_inst_addr                       "0x038C"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_s_s2_reserve_reg_shift   (4)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_spll_bypass_shift        (3)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_s2alpha1_bypass_shift    (2)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_eq_bypass_shift          (1)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_dpfll_modify_flag_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_s_s2_reserve_reg_mask    (0x000000F0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_spll_bypass_mask         (0x00000008)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_s2alpha1_bypass_mask     (0x00000004)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_eq_bypass_mask           (0x00000002)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_dpfll_modify_flag_mask   (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_s_s2_reserve_reg(data)   (0x000000F0&((data)<<4))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_spll_bypass(data)        (0x00000008&((data)<<3))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_s2alpha1_bypass(data)    (0x00000004&((data)<<2))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_eq_bypass(data)          (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_params_dpfll_modify_flag(data)  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_get_params_s_s2_reserve_reg(data) ((0x000000F0&(data))>>4)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_get_params_spll_bypass(data)    ((0x00000008&(data))>>3)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_get_params_s2alpha1_bypass(data) ((0x00000004&(data))>>2)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_get_params_eq_bypass(data)      ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_MODIFY_FLAG_get_params_dpfll_modify_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S_S2_RESERVE_REG2                                0x1816A7F0
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_RESERVE_REG2_reg_addr                        "0xB816A7F0"
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_RESERVE_REG2_reg                             0xB816A7F0
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_RESERVE_REG2_inst_addr                       "0x038D"
#define  set_ATB_DEMOD_FREQ_PARAMS_S_S2_RESERVE_REG2_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_S2_RESERVE_REG2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S_S2_RESERVE_REG2_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S_S2_RESERVE_REG2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_RESERVE_REG2_params_s_s2_reserve_reg2_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_RESERVE_REG2_params_s_s2_reserve_reg2_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_RESERVE_REG2_params_s_s2_reserve_reg2(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S_S2_RESERVE_REG2_get_params_s_s2_reserve_reg2(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DVBS_PLL_STATE                                       0x1816A7F8
#define  ATB_DEMOD_FREQ_RO_DVBS_PLL_STATE_reg_addr                               "0xB816A7F8"
#define  ATB_DEMOD_FREQ_RO_DVBS_PLL_STATE_reg                                    0xB816A7F8
#define  ATB_DEMOD_FREQ_RO_DVBS_PLL_STATE_inst_addr                              "0x038E"
#define  set_ATB_DEMOD_FREQ_RO_DVBS_PLL_STATE_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DVBS_PLL_STATE_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DVBS_PLL_STATE_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DVBS_PLL_STATE_reg))
#define  ATB_DEMOD_FREQ_RO_DVBS_PLL_STATE_ro_dvbs_pll_state_shift                (0)
#define  ATB_DEMOD_FREQ_RO_DVBS_PLL_STATE_ro_dvbs_pll_state_mask                 (0x00000003)
#define  ATB_DEMOD_FREQ_RO_DVBS_PLL_STATE_ro_dvbs_pll_state(data)                (0x00000003&(data))
#define  ATB_DEMOD_FREQ_RO_DVBS_PLL_STATE_get_ro_dvbs_pll_state(data)            (0x00000003&(data))

#define  ATB_DEMOD_FREQ_DVBS_DET_DONE                                           0x1816A7FC
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_reg_addr                                   "0xB816A7FC"
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_reg                                        0xB816A7FC
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_inst_addr                                  "0x038F"
#define  set_ATB_DEMOD_FREQ_DVBS_DET_DONE_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_DET_DONE_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS_DET_DONE_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_DET_DONE_reg))
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_s2x_sync_swap_flag_shift                   (3)
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_dvbs_iq_swap_shift                         (2)
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_dvbs2_det_done_shift                       (1)
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_dvbs_det_done_shift                        (0)
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_s2x_sync_swap_flag_mask                    (0x00000008)
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_dvbs_iq_swap_mask                          (0x00000004)
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_dvbs2_det_done_mask                        (0x00000002)
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_dvbs_det_done_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_s2x_sync_swap_flag(data)                   (0x00000008&((data)<<3))
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_dvbs_iq_swap(data)                         (0x00000004&((data)<<2))
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_dvbs2_det_done(data)                       (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_dvbs_det_done(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_get_s2x_sync_swap_flag(data)               ((0x00000008&(data))>>3)
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_get_dvbs_iq_swap(data)                     ((0x00000004&(data))>>2)
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_get_dvbs2_det_done(data)                   ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_DVBS_DET_DONE_get_dvbs_det_done(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SYNC_TIMES_TH_7_0                    0x1816A800
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SYNC_TIMES_TH_7_0_reg_addr            "0xB816A800"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SYNC_TIMES_TH_7_0_reg                 0xB816A800
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SYNC_TIMES_TH_7_0_inst_addr           "0x0390"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SYNC_TIMES_TH_7_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SYNC_TIMES_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SYNC_TIMES_TH_7_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SYNC_TIMES_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SYNC_TIMES_TH_7_0_params_s2xsync_s2x_sync_times_th_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SYNC_TIMES_TH_7_0_params_s2xsync_s2x_sync_times_th_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SYNC_TIMES_TH_7_0_params_s2xsync_s2x_sync_times_th_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SYNC_TIMES_TH_7_0_get_params_s2xsync_s2x_sync_times_th_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_7_0                       0x1816A804
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_7_0_reg_addr               "0xB816A804"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_7_0_reg                    0xB816A804
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_7_0_inst_addr              "0x0391"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_7_0_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_7_0_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_7_0_params_s2xsync_sof_sweep_step_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_7_0_params_s2xsync_sof_sweep_step_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_7_0_params_s2xsync_sof_sweep_step_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_7_0_get_params_s2xsync_sof_sweep_step_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_14_8                      0x1816A808
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_14_8_reg_addr              "0xB816A808"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_14_8_reg                   0xB816A808
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_14_8_inst_addr             "0x0392"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_14_8_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_14_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_14_8_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_14_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_14_8_params_s2xsync_sof_sweep_step_14_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_14_8_params_s2xsync_sof_sweep_step_14_8_mask (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_14_8_params_s2xsync_sof_sweep_step_14_8(data) (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_SWEEP_STEP_14_8_get_params_s2xsync_sof_sweep_step_14_8(data) (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_HALF_SWEEP_TIMES_4_0                 0x1816A80C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_HALF_SWEEP_TIMES_4_0_reg_addr         "0xB816A80C"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_HALF_SWEEP_TIMES_4_0_reg              0xB816A80C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_HALF_SWEEP_TIMES_4_0_inst_addr        "0x0393"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_HALF_SWEEP_TIMES_4_0_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_HALF_SWEEP_TIMES_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_HALF_SWEEP_TIMES_4_0_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_HALF_SWEEP_TIMES_4_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_HALF_SWEEP_TIMES_4_0_params_s2xsync_sof_half_sweep_times_4_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_HALF_SWEEP_TIMES_4_0_params_s2xsync_sof_half_sweep_times_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_HALF_SWEEP_TIMES_4_0_params_s2xsync_sof_half_sweep_times_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_SOF_HALF_SWEEP_TIMES_4_0_get_params_s2xsync_sof_half_sweep_times_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE                                    0x1816A810
#define  ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_reg_addr                            "0xB816A810"
#define  ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_reg                                 0xB816A810
#define  ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_inst_addr                           "0x0394"
#define  set_ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_reg))
#define  ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_params_s2xsync_header_case_shift    (4)
#define  ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_params_standard_mode_shift          (0)
#define  ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_params_s2xsync_header_case_mask     (0x00000030)
#define  ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_params_standard_mode_mask           (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_params_s2xsync_header_case(data)    (0x00000030&((data)<<4))
#define  ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_params_standard_mode(data)          (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_get_params_s2xsync_header_case(data) ((0x00000030&(data))>>4)
#define  ATB_DEMOD_FREQ_PARAMS_STANDARD_MODE_get_params_standard_mode(data)      (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_7_0                0x1816A814
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_7_0_reg_addr        "0xB816A814"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_7_0_reg             0xB816A814
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_7_0_inst_addr       "0x0395"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_7_0_reg(data)   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_7_0_reg         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_7_0_params_s2xsync_coarse_cfo_sweep_step_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_7_0_params_s2xsync_coarse_cfo_sweep_step_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_7_0_params_s2xsync_coarse_cfo_sweep_step_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_7_0_get_params_s2xsync_coarse_cfo_sweep_step_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_14_8               0x1816A818
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_14_8_reg_addr       "0xB816A818"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_14_8_reg            0xB816A818
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_14_8_inst_addr      "0x0396"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_14_8_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_14_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_14_8_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_14_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_14_8_params_s2xsync_coarse_cfo_sweep_step_14_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_14_8_params_s2xsync_coarse_cfo_sweep_step_14_8_mask (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_14_8_params_s2xsync_coarse_cfo_sweep_step_14_8(data) (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_SWEEP_STEP_14_8_get_params_s2xsync_coarse_cfo_sweep_step_14_8(data) (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_HALF_SWEEP_TIMES_4_0          0x1816A81C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_HALF_SWEEP_TIMES_4_0_reg_addr  "0xB816A81C"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_HALF_SWEEP_TIMES_4_0_reg       0xB816A81C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_HALF_SWEEP_TIMES_4_0_inst_addr "0x0397"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_HALF_SWEEP_TIMES_4_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_HALF_SWEEP_TIMES_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_HALF_SWEEP_TIMES_4_0_reg   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_HALF_SWEEP_TIMES_4_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_HALF_SWEEP_TIMES_4_0_params_s2xsync_coarse_cfo_half_sweep_times_4_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_HALF_SWEEP_TIMES_4_0_params_s2xsync_coarse_cfo_half_sweep_times_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_HALF_SWEEP_TIMES_4_0_params_s2xsync_coarse_cfo_half_sweep_times_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_COARSE_CFO_HALF_SWEEP_TIMES_4_0_get_params_s2xsync_coarse_cfo_half_sweep_times_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH_4_0              0x1816A820
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH_4_0_reg_addr      "0xB816A820"
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH_4_0_reg           0xB816A820
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH_4_0_inst_addr     "0x0398"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH_4_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH_4_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH_4_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH_4_0_s2xsync_state23_header_decode_ratio_th_4_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH_4_0_s2xsync_state23_header_decode_ratio_th_4_0_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH_4_0_s2xsync_state23_header_decode_ratio_th_4_0(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH_4_0_get_s2xsync_state23_header_decode_ratio_th_4_0(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_7_0             0x1816A824
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_7_0_reg_addr     "0xB816A824"
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_7_0_reg          0xB816A824
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_7_0_inst_addr    "0x0399"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_7_0_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_7_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_7_0_s2xsync_state23_header_decode_ratio_th1_7_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_7_0_s2xsync_state23_header_decode_ratio_th1_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_7_0_s2xsync_state23_header_decode_ratio_th1_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_7_0_get_s2xsync_state23_header_decode_ratio_th1_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_8               0x1816A828
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_8_reg_addr       "0xB816A828"
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_8_reg            0xB816A828
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_8_inst_addr      "0x039A"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_8_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_8_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_8_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_8_s2xsync_state23_header_decode_ratio_th1_8_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_8_s2xsync_state23_header_decode_ratio_th1_8_mask (0x00000001)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_8_s2xsync_state23_header_decode_ratio_th1_8(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH1_8_get_s2xsync_state23_header_decode_ratio_th1_8(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_STATE23_HEADER_DECODE_RATIO_TH2_7_0                     0x1816A82C
#define  ATB_DEMOD_FREQ_STATE23_HEADER_DECODE_RATIO_TH2_7_0_reg_addr             "0xB816A82C"
#define  ATB_DEMOD_FREQ_STATE23_HEADER_DECODE_RATIO_TH2_7_0_reg                  0xB816A82C
#define  ATB_DEMOD_FREQ_STATE23_HEADER_DECODE_RATIO_TH2_7_0_inst_addr            "0x039B"
#define  set_ATB_DEMOD_FREQ_STATE23_HEADER_DECODE_RATIO_TH2_7_0_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_STATE23_HEADER_DECODE_RATIO_TH2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_STATE23_HEADER_DECODE_RATIO_TH2_7_0_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_STATE23_HEADER_DECODE_RATIO_TH2_7_0_reg))
#define  ATB_DEMOD_FREQ_STATE23_HEADER_DECODE_RATIO_TH2_7_0_s2xsync_state23_header_decode_ratio_th2_7_0_shift (0)
#define  ATB_DEMOD_FREQ_STATE23_HEADER_DECODE_RATIO_TH2_7_0_s2xsync_state23_header_decode_ratio_th2_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_STATE23_HEADER_DECODE_RATIO_TH2_7_0_s2xsync_state23_header_decode_ratio_th2_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_STATE23_HEADER_DECODE_RATIO_TH2_7_0_get_s2xsync_state23_header_decode_ratio_th2_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH2_8               0x1816A830
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH2_8_reg_addr       "0xB816A830"
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH2_8_reg            0xB816A830
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH2_8_inst_addr      "0x039C"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH2_8_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH2_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH2_8_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH2_8_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH2_8_s2xsync_state23_header_decode_ratio_th2_8_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH2_8_s2xsync_state23_header_decode_ratio_th2_8_mask (0x00000001)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH2_8_s2xsync_state23_header_decode_ratio_th2_8(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE23_HEADER_DECODE_RATIO_TH2_8_get_s2xsync_state23_header_decode_ratio_th2_8(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_7_0                    0x1816A834
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_7_0_reg_addr            "0xB816A834"
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_7_0_reg                 0xB816A834
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_7_0_inst_addr           "0x039D"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_7_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_7_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_7_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_7_0_s2xsync_state4_header_decode_th1_7_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_7_0_s2xsync_state4_header_decode_th1_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_7_0_s2xsync_state4_header_decode_th1_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_7_0_get_s2xsync_state4_header_decode_th1_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_8                      0x1816A838
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_8_reg_addr              "0xB816A838"
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_8_reg                   0xB816A838
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_8_inst_addr             "0x039E"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_8_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_8_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_8_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_8_s2xsync_state4_header_decode_th1_8_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_8_s2xsync_state4_header_decode_th1_8_mask (0x00000001)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_8_s2xsync_state4_header_decode_th1_8(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH1_8_get_s2xsync_state4_header_decode_th1_8(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_7_0                    0x1816A83C
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_7_0_reg_addr            "0xB816A83C"
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_7_0_reg                 0xB816A83C
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_7_0_inst_addr           "0x039F"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_7_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_7_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_7_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_7_0_s2xsync_state4_header_decode_th2_7_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_7_0_s2xsync_state4_header_decode_th2_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_7_0_s2xsync_state4_header_decode_th2_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_7_0_get_s2xsync_state4_header_decode_th2_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_8                      0x1816A840
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_8_reg_addr              "0xB816A840"
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_8_reg                   0xB816A840
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_8_inst_addr             "0x03A0"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_8_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_8_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_8_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_8_s2xsync_state4_header_decode_th2_8_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_8_s2xsync_state4_header_decode_th2_8_mask (0x00000001)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_8_s2xsync_state4_header_decode_th2_8(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH2_8_get_s2xsync_state4_header_decode_th2_8(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_7_0                    0x1816A844
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_7_0_reg_addr            "0xB816A844"
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_7_0_reg                 0xB816A844
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_7_0_inst_addr           "0x03A1"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_7_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_7_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_7_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_7_0_s2xsync_state4_header_decode_th3_7_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_7_0_s2xsync_state4_header_decode_th3_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_7_0_s2xsync_state4_header_decode_th3_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_7_0_get_s2xsync_state4_header_decode_th3_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_8                      0x1816A848
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_8_reg_addr              "0xB816A848"
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_8_reg                   0xB816A848
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_8_inst_addr             "0x03A2"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_8_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_8_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_8_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_8_s2xsync_state4_header_decode_th3_8_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_8_s2xsync_state4_header_decode_th3_8_mask (0x00000001)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_8_s2xsync_state4_header_decode_th3_8(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_TH3_8_get_s2xsync_state4_header_decode_th3_8(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_RATIO_TH_6_0               0x1816A84C
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_RATIO_TH_6_0_reg_addr       "0xB816A84C"
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_RATIO_TH_6_0_reg            0xB816A84C
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_RATIO_TH_6_0_inst_addr      "0x03A3"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_RATIO_TH_6_0_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_RATIO_TH_6_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_RATIO_TH_6_0_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_RATIO_TH_6_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_RATIO_TH_6_0_s2xsync_state4_header_decode_ratio_th_6_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_RATIO_TH_6_0_s2xsync_state4_header_decode_ratio_th_6_0_mask (0x0000007F)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_RATIO_TH_6_0_s2xsync_state4_header_decode_ratio_th_6_0(data) (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_HEADER_DECODE_RATIO_TH_6_0_get_s2xsync_state4_header_decode_ratio_th_6_0(data) (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_BAD_HEADER_CNT_TH_5_0                    0x1816A850
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_BAD_HEADER_CNT_TH_5_0_reg_addr            "0xB816A850"
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_BAD_HEADER_CNT_TH_5_0_reg                 0xB816A850
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_BAD_HEADER_CNT_TH_5_0_inst_addr           "0x03A4"
#define  set_ATB_DEMOD_FREQ_S2XSYNC_STATE4_BAD_HEADER_CNT_TH_5_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_BAD_HEADER_CNT_TH_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2XSYNC_STATE4_BAD_HEADER_CNT_TH_5_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2XSYNC_STATE4_BAD_HEADER_CNT_TH_5_0_reg))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_BAD_HEADER_CNT_TH_5_0_s2xsync_state4_bad_header_cnt_th_5_0_shift (0)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_BAD_HEADER_CNT_TH_5_0_s2xsync_state4_bad_header_cnt_th_5_0_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_BAD_HEADER_CNT_TH_5_0_s2xsync_state4_bad_header_cnt_th_5_0(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_S2XSYNC_STATE4_BAD_HEADER_CNT_TH_5_0_get_s2xsync_state4_bad_header_cnt_th_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_7_0              0x1816A854
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_7_0_reg_addr      "0xB816A854"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_7_0_reg           0xB816A854
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_7_0_inst_addr     "0x03A5"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_7_0_params_s2xsync_all_header_position1_00_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_7_0_params_s2xsync_all_header_position1_00_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_7_0_params_s2xsync_all_header_position1_00_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_7_0_get_params_s2xsync_all_header_position1_00_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_15_8             0x1816A858
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_15_8_reg_addr     "0xB816A858"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_15_8_reg          0xB816A858
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_15_8_inst_addr    "0x03A6"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_15_8_params_s2xsync_all_header_position1_00_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_15_8_params_s2xsync_all_header_position1_00_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_15_8_params_s2xsync_all_header_position1_00_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_00_15_8_get_params_s2xsync_all_header_position1_00_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_7_0              0x1816A85C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_7_0_reg_addr      "0xB816A85C"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_7_0_reg           0xB816A85C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_7_0_inst_addr     "0x03A7"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_7_0_params_s2xsync_all_header_position1_01_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_7_0_params_s2xsync_all_header_position1_01_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_7_0_params_s2xsync_all_header_position1_01_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_7_0_get_params_s2xsync_all_header_position1_01_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_15_8             0x1816A860
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_15_8_reg_addr     "0xB816A860"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_15_8_reg          0xB816A860
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_15_8_inst_addr    "0x03A8"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_15_8_params_s2xsync_all_header_position1_01_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_15_8_params_s2xsync_all_header_position1_01_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_15_8_params_s2xsync_all_header_position1_01_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION1_01_15_8_get_params_s2xsync_all_header_position1_01_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_7_0              0x1816A864
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_7_0_reg_addr      "0xB816A864"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_7_0_reg           0xB816A864
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_7_0_inst_addr     "0x03A9"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_7_0_params_s2xsync_all_header_position2_00_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_7_0_params_s2xsync_all_header_position2_00_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_7_0_params_s2xsync_all_header_position2_00_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_7_0_get_params_s2xsync_all_header_position2_00_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_15_8             0x1816A868
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_15_8_reg_addr     "0xB816A868"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_15_8_reg          0xB816A868
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_15_8_inst_addr    "0x03AA"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_15_8_params_s2xsync_all_header_position2_00_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_15_8_params_s2xsync_all_header_position2_00_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_15_8_params_s2xsync_all_header_position2_00_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_00_15_8_get_params_s2xsync_all_header_position2_00_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_7_0              0x1816A86C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_7_0_reg_addr      "0xB816A86C"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_7_0_reg           0xB816A86C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_7_0_inst_addr     "0x03AB"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_7_0_params_s2xsync_all_header_position2_01_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_7_0_params_s2xsync_all_header_position2_01_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_7_0_params_s2xsync_all_header_position2_01_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_7_0_get_params_s2xsync_all_header_position2_01_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_15_8             0x1816A870
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_15_8_reg_addr     "0xB816A870"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_15_8_reg          0xB816A870
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_15_8_inst_addr    "0x03AC"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_15_8_params_s2xsync_all_header_position2_01_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_15_8_params_s2xsync_all_header_position2_01_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_15_8_params_s2xsync_all_header_position2_01_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_01_15_8_get_params_s2xsync_all_header_position2_01_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_7_0              0x1816A874
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_7_0_reg_addr      "0xB816A874"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_7_0_reg           0xB816A874
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_7_0_inst_addr     "0x03AD"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_7_0_params_s2xsync_all_header_position2_02_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_7_0_params_s2xsync_all_header_position2_02_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_7_0_params_s2xsync_all_header_position2_02_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_7_0_get_params_s2xsync_all_header_position2_02_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_15_8             0x1816A878
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_15_8_reg_addr     "0xB816A878"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_15_8_reg          0xB816A878
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_15_8_inst_addr    "0x03AE"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_15_8_params_s2xsync_all_header_position2_02_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_15_8_params_s2xsync_all_header_position2_02_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_15_8_params_s2xsync_all_header_position2_02_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION2_02_15_8_get_params_s2xsync_all_header_position2_02_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_7_0              0x1816A87C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_7_0_reg_addr      "0xB816A87C"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_7_0_reg           0xB816A87C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_7_0_inst_addr     "0x03AF"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_7_0_params_s2xsync_all_header_position3_00_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_7_0_params_s2xsync_all_header_position3_00_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_7_0_params_s2xsync_all_header_position3_00_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_7_0_get_params_s2xsync_all_header_position3_00_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_15_8             0x1816A880
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_15_8_reg_addr     "0xB816A880"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_15_8_reg          0xB816A880
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_15_8_inst_addr    "0x03B0"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_15_8_params_s2xsync_all_header_position3_00_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_15_8_params_s2xsync_all_header_position3_00_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_15_8_params_s2xsync_all_header_position3_00_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_00_15_8_get_params_s2xsync_all_header_position3_00_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_7_0              0x1816A884
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_7_0_reg_addr      "0xB816A884"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_7_0_reg           0xB816A884
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_7_0_inst_addr     "0x03B1"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_7_0_params_s2xsync_all_header_position3_01_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_7_0_params_s2xsync_all_header_position3_01_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_7_0_params_s2xsync_all_header_position3_01_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_7_0_get_params_s2xsync_all_header_position3_01_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_15_8             0x1816A888
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_15_8_reg_addr     "0xB816A888"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_15_8_reg          0xB816A888
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_15_8_inst_addr    "0x03B2"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_15_8_params_s2xsync_all_header_position3_01_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_15_8_params_s2xsync_all_header_position3_01_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_15_8_params_s2xsync_all_header_position3_01_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_01_15_8_get_params_s2xsync_all_header_position3_01_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_7_0              0x1816A88C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_7_0_reg_addr      "0xB816A88C"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_7_0_reg           0xB816A88C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_7_0_inst_addr     "0x03B3"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_7_0_params_s2xsync_all_header_position3_02_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_7_0_params_s2xsync_all_header_position3_02_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_7_0_params_s2xsync_all_header_position3_02_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_7_0_get_params_s2xsync_all_header_position3_02_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_15_8             0x1816A890
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_15_8_reg_addr     "0xB816A890"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_15_8_reg          0xB816A890
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_15_8_inst_addr    "0x03B4"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_15_8_params_s2xsync_all_header_position3_02_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_15_8_params_s2xsync_all_header_position3_02_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_15_8_params_s2xsync_all_header_position3_02_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION3_02_15_8_get_params_s2xsync_all_header_position3_02_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_7_0              0x1816A894
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_7_0_reg_addr      "0xB816A894"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_7_0_reg           0xB816A894
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_7_0_inst_addr     "0x03B5"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_7_0_params_s2xsync_all_header_position4_00_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_7_0_params_s2xsync_all_header_position4_00_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_7_0_params_s2xsync_all_header_position4_00_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_7_0_get_params_s2xsync_all_header_position4_00_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_15_8             0x1816A898
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_15_8_reg_addr     "0xB816A898"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_15_8_reg          0xB816A898
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_15_8_inst_addr    "0x03B6"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_15_8_params_s2xsync_all_header_position4_00_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_15_8_params_s2xsync_all_header_position4_00_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_15_8_params_s2xsync_all_header_position4_00_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_00_15_8_get_params_s2xsync_all_header_position4_00_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_7_0              0x1816A89C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_7_0_reg_addr      "0xB816A89C"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_7_0_reg           0xB816A89C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_7_0_inst_addr     "0x03B7"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_7_0_params_s2xsync_all_header_position4_01_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_7_0_params_s2xsync_all_header_position4_01_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_7_0_params_s2xsync_all_header_position4_01_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_7_0_get_params_s2xsync_all_header_position4_01_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_15_8             0x1816A8A0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_15_8_reg_addr     "0xB816A8A0"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_15_8_reg          0xB816A8A0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_15_8_inst_addr    "0x03B8"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_15_8_params_s2xsync_all_header_position4_01_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_15_8_params_s2xsync_all_header_position4_01_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_15_8_params_s2xsync_all_header_position4_01_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_01_15_8_get_params_s2xsync_all_header_position4_01_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_7_0              0x1816A8A4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_7_0_reg_addr      "0xB816A8A4"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_7_0_reg           0xB816A8A4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_7_0_inst_addr     "0x03B9"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_7_0_params_s2xsync_all_header_position4_02_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_7_0_params_s2xsync_all_header_position4_02_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_7_0_params_s2xsync_all_header_position4_02_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_7_0_get_params_s2xsync_all_header_position4_02_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_15_8             0x1816A8A8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_15_8_reg_addr     "0xB816A8A8"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_15_8_reg          0xB816A8A8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_15_8_inst_addr    "0x03BA"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_15_8_params_s2xsync_all_header_position4_02_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_15_8_params_s2xsync_all_header_position4_02_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_15_8_params_s2xsync_all_header_position4_02_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION4_02_15_8_get_params_s2xsync_all_header_position4_02_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_7_0              0x1816A8AC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_7_0_reg_addr      "0xB816A8AC"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_7_0_reg           0xB816A8AC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_7_0_inst_addr     "0x03BB"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_7_0_params_s2xsync_all_header_position5_00_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_7_0_params_s2xsync_all_header_position5_00_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_7_0_params_s2xsync_all_header_position5_00_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_7_0_get_params_s2xsync_all_header_position5_00_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_15_8             0x1816A8B0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_15_8_reg_addr     "0xB816A8B0"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_15_8_reg          0xB816A8B0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_15_8_inst_addr    "0x03BC"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_15_8_params_s2xsync_all_header_position5_00_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_15_8_params_s2xsync_all_header_position5_00_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_15_8_params_s2xsync_all_header_position5_00_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_00_15_8_get_params_s2xsync_all_header_position5_00_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_7_0              0x1816A8B4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_7_0_reg_addr      "0xB816A8B4"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_7_0_reg           0xB816A8B4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_7_0_inst_addr     "0x03BD"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_7_0_params_s2xsync_all_header_position5_01_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_7_0_params_s2xsync_all_header_position5_01_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_7_0_params_s2xsync_all_header_position5_01_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_7_0_get_params_s2xsync_all_header_position5_01_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_15_8             0x1816A8B8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_15_8_reg_addr     "0xB816A8B8"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_15_8_reg          0xB816A8B8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_15_8_inst_addr    "0x03BE"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_15_8_params_s2xsync_all_header_position5_01_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_15_8_params_s2xsync_all_header_position5_01_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_15_8_params_s2xsync_all_header_position5_01_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_01_15_8_get_params_s2xsync_all_header_position5_01_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_7_0              0x1816A8BC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_7_0_reg_addr      "0xB816A8BC"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_7_0_reg           0xB816A8BC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_7_0_inst_addr     "0x03BF"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_7_0_params_s2xsync_all_header_position5_02_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_7_0_params_s2xsync_all_header_position5_02_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_7_0_params_s2xsync_all_header_position5_02_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_7_0_get_params_s2xsync_all_header_position5_02_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_15_8             0x1816A8C0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_15_8_reg_addr     "0xB816A8C0"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_15_8_reg          0xB816A8C0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_15_8_inst_addr    "0x03C0"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_15_8_params_s2xsync_all_header_position5_02_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_15_8_params_s2xsync_all_header_position5_02_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_15_8_params_s2xsync_all_header_position5_02_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_02_15_8_get_params_s2xsync_all_header_position5_02_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_7_0              0x1816A8C4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_7_0_reg_addr      "0xB816A8C4"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_7_0_reg           0xB816A8C4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_7_0_inst_addr     "0x03C1"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_7_0_params_s2xsync_all_header_position5_03_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_7_0_params_s2xsync_all_header_position5_03_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_7_0_params_s2xsync_all_header_position5_03_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_7_0_get_params_s2xsync_all_header_position5_03_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_15_8             0x1816A8C8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_15_8_reg_addr     "0xB816A8C8"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_15_8_reg          0xB816A8C8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_15_8_inst_addr    "0x03C2"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_15_8_params_s2xsync_all_header_position5_03_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_15_8_params_s2xsync_all_header_position5_03_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_15_8_params_s2xsync_all_header_position5_03_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_03_15_8_get_params_s2xsync_all_header_position5_03_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_7_0              0x1816A8CC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_7_0_reg_addr      "0xB816A8CC"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_7_0_reg           0xB816A8CC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_7_0_inst_addr     "0x03C3"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_7_0_params_s2xsync_all_header_position5_04_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_7_0_params_s2xsync_all_header_position5_04_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_7_0_params_s2xsync_all_header_position5_04_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_7_0_get_params_s2xsync_all_header_position5_04_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_15_8             0x1816A8D0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_15_8_reg_addr     "0xB816A8D0"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_15_8_reg          0xB816A8D0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_15_8_inst_addr    "0x03C4"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_15_8_params_s2xsync_all_header_position5_04_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_15_8_params_s2xsync_all_header_position5_04_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_15_8_params_s2xsync_all_header_position5_04_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION5_04_15_8_get_params_s2xsync_all_header_position5_04_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_7_0              0x1816A8D4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_7_0_reg_addr      "0xB816A8D4"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_7_0_reg           0xB816A8D4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_7_0_inst_addr     "0x03C5"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_7_0_params_s2xsync_all_header_position6_00_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_7_0_params_s2xsync_all_header_position6_00_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_7_0_params_s2xsync_all_header_position6_00_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_7_0_get_params_s2xsync_all_header_position6_00_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_15_8             0x1816A8D8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_15_8_reg_addr     "0xB816A8D8"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_15_8_reg          0xB816A8D8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_15_8_inst_addr    "0x03C6"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_15_8_params_s2xsync_all_header_position6_00_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_15_8_params_s2xsync_all_header_position6_00_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_15_8_params_s2xsync_all_header_position6_00_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_00_15_8_get_params_s2xsync_all_header_position6_00_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_7_0              0x1816A8DC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_7_0_reg_addr      "0xB816A8DC"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_7_0_reg           0xB816A8DC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_7_0_inst_addr     "0x03C7"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_7_0_params_s2xsync_all_header_position6_01_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_7_0_params_s2xsync_all_header_position6_01_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_7_0_params_s2xsync_all_header_position6_01_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_7_0_get_params_s2xsync_all_header_position6_01_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_15_8             0x1816A8E0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_15_8_reg_addr     "0xB816A8E0"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_15_8_reg          0xB816A8E0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_15_8_inst_addr    "0x03C8"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_15_8_params_s2xsync_all_header_position6_01_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_15_8_params_s2xsync_all_header_position6_01_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_15_8_params_s2xsync_all_header_position6_01_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_01_15_8_get_params_s2xsync_all_header_position6_01_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_7_0              0x1816A8E4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_7_0_reg_addr      "0xB816A8E4"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_7_0_reg           0xB816A8E4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_7_0_inst_addr     "0x03C9"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_7_0_params_s2xsync_all_header_position6_02_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_7_0_params_s2xsync_all_header_position6_02_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_7_0_params_s2xsync_all_header_position6_02_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_7_0_get_params_s2xsync_all_header_position6_02_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_15_8             0x1816A8E8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_15_8_reg_addr     "0xB816A8E8"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_15_8_reg          0xB816A8E8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_15_8_inst_addr    "0x03CA"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_15_8_params_s2xsync_all_header_position6_02_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_15_8_params_s2xsync_all_header_position6_02_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_15_8_params_s2xsync_all_header_position6_02_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_02_15_8_get_params_s2xsync_all_header_position6_02_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_7_0              0x1816A8EC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_7_0_reg_addr      "0xB816A8EC"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_7_0_reg           0xB816A8EC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_7_0_inst_addr     "0x03CB"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_7_0_params_s2xsync_all_header_position6_03_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_7_0_params_s2xsync_all_header_position6_03_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_7_0_params_s2xsync_all_header_position6_03_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_7_0_get_params_s2xsync_all_header_position6_03_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_15_8             0x1816A8F0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_15_8_reg_addr     "0xB816A8F0"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_15_8_reg          0xB816A8F0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_15_8_inst_addr    "0x03CC"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_15_8_params_s2xsync_all_header_position6_03_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_15_8_params_s2xsync_all_header_position6_03_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_15_8_params_s2xsync_all_header_position6_03_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_03_15_8_get_params_s2xsync_all_header_position6_03_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_7_0              0x1816A8F4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_7_0_reg_addr      "0xB816A8F4"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_7_0_reg           0xB816A8F4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_7_0_inst_addr     "0x03CD"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_7_0_params_s2xsync_all_header_position6_04_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_7_0_params_s2xsync_all_header_position6_04_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_7_0_params_s2xsync_all_header_position6_04_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_7_0_get_params_s2xsync_all_header_position6_04_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_15_8             0x1816A8F8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_15_8_reg_addr     "0xB816A8F8"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_15_8_reg          0xB816A8F8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_15_8_inst_addr    "0x03CE"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_15_8_params_s2xsync_all_header_position6_04_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_15_8_params_s2xsync_all_header_position6_04_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_15_8_params_s2xsync_all_header_position6_04_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION6_04_15_8_get_params_s2xsync_all_header_position6_04_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_7_0              0x1816A8FC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_7_0_reg_addr      "0xB816A8FC"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_7_0_reg           0xB816A8FC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_7_0_inst_addr     "0x03CF"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_7_0_params_s2xsync_all_header_position7_00_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_7_0_params_s2xsync_all_header_position7_00_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_7_0_params_s2xsync_all_header_position7_00_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_7_0_get_params_s2xsync_all_header_position7_00_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_15_8             0x1816A900
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_15_8_reg_addr     "0xB816A900"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_15_8_reg          0xB816A900
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_15_8_inst_addr    "0x03D0"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_15_8_params_s2xsync_all_header_position7_00_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_15_8_params_s2xsync_all_header_position7_00_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_15_8_params_s2xsync_all_header_position7_00_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION7_00_15_8_get_params_s2xsync_all_header_position7_00_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_7_0              0x1816A904
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_7_0_reg_addr      "0xB816A904"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_7_0_reg           0xB816A904
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_7_0_inst_addr     "0x03D1"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_7_0_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_7_0_params_s2xsync_all_header_position8_00_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_7_0_params_s2xsync_all_header_position8_00_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_7_0_params_s2xsync_all_header_position8_00_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_7_0_get_params_s2xsync_all_header_position8_00_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_15_8             0x1816A908
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_15_8_reg_addr     "0xB816A908"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_15_8_reg          0xB816A908
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_15_8_inst_addr    "0x03D2"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_15_8_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_15_8_params_s2xsync_all_header_position8_00_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_15_8_params_s2xsync_all_header_position8_00_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_15_8_params_s2xsync_all_header_position8_00_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_ALL_HEADER_POSITION8_00_15_8_get_params_s2xsync_all_header_position8_00_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_7_0                  0x1816A90C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_7_0_reg_addr          "0xB816A90C"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_7_0_reg               0xB816A90C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_7_0_inst_addr         "0x03D3"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_7_0_reg(data)     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_7_0_reg           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_7_0_params_s2xsync_may_dummy_frame_len_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_7_0_params_s2xsync_may_dummy_frame_len_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_7_0_params_s2xsync_may_dummy_frame_len_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_7_0_get_params_s2xsync_may_dummy_frame_len_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_15_8                 0x1816A910
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_15_8_reg_addr         "0xB816A910"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_15_8_reg              0xB816A910
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_15_8_inst_addr        "0x03D4"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_15_8_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_15_8_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_15_8_params_s2xsync_may_dummy_frame_len_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_15_8_params_s2xsync_may_dummy_frame_len_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_15_8_params_s2xsync_may_dummy_frame_len_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_MAY_DUMMY_FRAME_LEN_15_8_get_params_s2xsync_may_dummy_frame_len_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_GOOD_HEADER_TH_3_0                0x1816A914
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_GOOD_HEADER_TH_3_0_reg_addr        "0xB816A914"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_GOOD_HEADER_TH_3_0_reg             0xB816A914
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_GOOD_HEADER_TH_3_0_inst_addr       "0x03D5"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_GOOD_HEADER_TH_3_0_reg(data)   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_GOOD_HEADER_TH_3_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_GOOD_HEADER_TH_3_0_reg         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_GOOD_HEADER_TH_3_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_GOOD_HEADER_TH_3_0_params_s2xsync_state1_good_header_th_3_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_GOOD_HEADER_TH_3_0_params_s2xsync_state1_good_header_th_3_0_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_GOOD_HEADER_TH_3_0_params_s2xsync_state1_good_header_th_3_0(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_GOOD_HEADER_TH_3_0_get_params_s2xsync_state1_good_header_th_3_0(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_7_0          0x1816A918
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_7_0_reg_addr  "0xB816A918"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_7_0_reg       0xB816A918
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_7_0_inst_addr "0x03D6"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_7_0_reg   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_7_0_params_s2xsync_state1_header_detect_ccm_th_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_7_0_params_s2xsync_state1_header_detect_ccm_th_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_7_0_params_s2xsync_state1_header_detect_ccm_th_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_7_0_get_params_s2xsync_state1_header_detect_ccm_th_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_8            0x1816A91C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_8_reg_addr    "0xB816A91C"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_8_reg         0xB816A91C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_8_inst_addr   "0x03D7"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_8_reg     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_8_params_s2xsync_state1_header_detect_ccm_th_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_8_params_s2xsync_state1_header_detect_ccm_th_8_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_8_params_s2xsync_state1_header_detect_ccm_th_8(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_CCM_TH_8_get_params_s2xsync_state1_header_detect_ccm_th_8(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_7_0             0x1816A920
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_7_0_reg_addr     "0xB816A920"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_7_0_reg          0xB816A920
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_7_0_inst_addr    "0x03D8"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_7_0_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_7_0_params_s2xsync_state1_header_detect_th1_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_7_0_params_s2xsync_state1_header_detect_th1_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_7_0_params_s2xsync_state1_header_detect_th1_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_7_0_get_params_s2xsync_state1_header_detect_th1_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_8               0x1816A924
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_8_reg_addr       "0xB816A924"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_8_reg            0xB816A924
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_8_inst_addr      "0x03D9"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_8_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_8_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_8_params_s2xsync_state1_header_detect_th1_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_8_params_s2xsync_state1_header_detect_th1_8_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_8_params_s2xsync_state1_header_detect_th1_8(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH1_8_get_params_s2xsync_state1_header_detect_th1_8(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_7_0             0x1816A928
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_7_0_reg_addr     "0xB816A928"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_7_0_reg          0xB816A928
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_7_0_inst_addr    "0x03DA"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_7_0_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_7_0_params_s2xsync_state1_header_detect_th2_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_7_0_params_s2xsync_state1_header_detect_th2_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_7_0_params_s2xsync_state1_header_detect_th2_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_7_0_get_params_s2xsync_state1_header_detect_th2_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_8               0x1816A92C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_8_reg_addr       "0xB816A92C"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_8_reg            0xB816A92C
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_8_inst_addr      "0x03DB"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_8_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_8_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_8_params_s2xsync_state1_header_detect_th2_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_8_params_s2xsync_state1_header_detect_th2_8_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_8_params_s2xsync_state1_header_detect_th2_8(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_TH2_8_get_params_s2xsync_state1_header_detect_th2_8(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_7_0          0x1816A930
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_7_0_reg_addr  "0xB816A930"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_7_0_reg       0xB816A930
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_7_0_inst_addr "0x03DC"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_7_0_reg   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_7_0_params_s2xsync_state1_header_detect_vcm_th_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_7_0_params_s2xsync_state1_header_detect_vcm_th_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_7_0_params_s2xsync_state1_header_detect_vcm_th_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_7_0_get_params_s2xsync_state1_header_detect_vcm_th_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_8            0x1816A934
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_8_reg_addr    "0xB816A934"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_8_reg         0xB816A934
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_8_inst_addr   "0x03DD"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_8_reg     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_8_params_s2xsync_state1_header_detect_vcm_th_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_8_params_s2xsync_state1_header_detect_vcm_th_8_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_8_params_s2xsync_state1_header_detect_vcm_th_8(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_DETECT_VCM_TH_8_get_params_s2xsync_state1_header_detect_vcm_th_8(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_NUM_TH_3_0                 0x1816A938
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_NUM_TH_3_0_reg_addr         "0xB816A938"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_NUM_TH_3_0_reg              0xB816A938
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_NUM_TH_3_0_inst_addr        "0x03DE"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_NUM_TH_3_0_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_NUM_TH_3_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_NUM_TH_3_0_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_NUM_TH_3_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_NUM_TH_3_0_params_s2xsync_state1_header_num_th_3_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_NUM_TH_3_0_params_s2xsync_state1_header_num_th_3_0_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_NUM_TH_3_0_params_s2xsync_state1_header_num_th_3_0(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE1_HEADER_NUM_TH_3_0_get_params_s2xsync_state1_header_num_th_3_0(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_SYNC_BAD_HEADER_CNT_5_0                                 0x1816A93C
#define  ATB_DEMOD_FREQ_SYNC_BAD_HEADER_CNT_5_0_reg_addr                         "0xB816A93C"
#define  ATB_DEMOD_FREQ_SYNC_BAD_HEADER_CNT_5_0_reg                              0xB816A93C
#define  ATB_DEMOD_FREQ_SYNC_BAD_HEADER_CNT_5_0_inst_addr                        "0x03DF"
#define  set_ATB_DEMOD_FREQ_SYNC_BAD_HEADER_CNT_5_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_SYNC_BAD_HEADER_CNT_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_SYNC_BAD_HEADER_CNT_5_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_SYNC_BAD_HEADER_CNT_5_0_reg))
#define  ATB_DEMOD_FREQ_SYNC_BAD_HEADER_CNT_5_0_sync_bad_header_cnt_5_0_shift    (0)
#define  ATB_DEMOD_FREQ_SYNC_BAD_HEADER_CNT_5_0_sync_bad_header_cnt_5_0_mask     (0x0000003F)
#define  ATB_DEMOD_FREQ_SYNC_BAD_HEADER_CNT_5_0_sync_bad_header_cnt_5_0(data)    (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_SYNC_BAD_HEADER_CNT_5_0_get_sync_bad_header_cnt_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_0                                         0x1816A940
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_0_reg_addr                                 "0xB816A940"
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_0_reg                                      0xB816A940
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_0_inst_addr                                "0x03E0"
#define  set_ATB_DEMOD_FREQ_C1_PLL_0_QPSK_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_QPSK_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_0_QPSK_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_QPSK_0_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_0_c1_pll_0_qpsk_0_shift                    (0)
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_0_c1_pll_0_qpsk_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_0_c1_pll_0_qpsk_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_0_get_c1_pll_0_qpsk_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_0                                         0x1816A944
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_0_reg_addr                                 "0xB816A944"
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_0_reg                                      0xB816A944
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_0_inst_addr                                "0x03E1"
#define  set_ATB_DEMOD_FREQ_C2_PLL_0_QPSK_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_QPSK_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_0_QPSK_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_QPSK_0_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_0_c2_pll_0_qpsk_0_shift                    (0)
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_0_c2_pll_0_qpsk_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_0_c2_pll_0_qpsk_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_0_get_c2_pll_0_qpsk_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_0                                         0x1816A948
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_0_reg_addr                                 "0xB816A948"
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_0_reg                                      0xB816A948
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_0_inst_addr                                "0x03E2"
#define  set_ATB_DEMOD_FREQ_C1_PLL_1_QPSK_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_QPSK_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_1_QPSK_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_QPSK_0_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_0_c1_pll_1_qpsk_0_shift                    (0)
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_0_c1_pll_1_qpsk_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_0_c1_pll_1_qpsk_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_0_get_c1_pll_1_qpsk_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_0                                         0x1816A94C
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_0_reg_addr                                 "0xB816A94C"
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_0_reg                                      0xB816A94C
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_0_inst_addr                                "0x03E3"
#define  set_ATB_DEMOD_FREQ_C2_PLL_1_QPSK_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_QPSK_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_1_QPSK_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_QPSK_0_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_0_c2_pll_1_qpsk_0_shift                    (0)
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_0_c2_pll_1_qpsk_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_0_c2_pll_1_qpsk_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_0_get_c2_pll_1_qpsk_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_0_8PSK                                           0x1816A950
#define  ATB_DEMOD_FREQ_C1_PLL_0_8PSK_reg_addr                                   "0xB816A950"
#define  ATB_DEMOD_FREQ_C1_PLL_0_8PSK_reg                                        0xB816A950
#define  ATB_DEMOD_FREQ_C1_PLL_0_8PSK_inst_addr                                  "0x03E4"
#define  set_ATB_DEMOD_FREQ_C1_PLL_0_8PSK_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_0_8PSK_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_8PSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_0_8PSK_c1_pll_0_8psk_shift                        (0)
#define  ATB_DEMOD_FREQ_C1_PLL_0_8PSK_c1_pll_0_8psk_mask                         (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_0_8PSK_c1_pll_0_8psk(data)                        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_0_8PSK_get_c1_pll_0_8psk(data)                    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_0_8PSK                                           0x1816A954
#define  ATB_DEMOD_FREQ_C2_PLL_0_8PSK_reg_addr                                   "0xB816A954"
#define  ATB_DEMOD_FREQ_C2_PLL_0_8PSK_reg                                        0xB816A954
#define  ATB_DEMOD_FREQ_C2_PLL_0_8PSK_inst_addr                                  "0x03E5"
#define  set_ATB_DEMOD_FREQ_C2_PLL_0_8PSK_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_0_8PSK_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_8PSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_0_8PSK_c2_pll_0_8psk_shift                        (0)
#define  ATB_DEMOD_FREQ_C2_PLL_0_8PSK_c2_pll_0_8psk_mask                         (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_0_8PSK_c2_pll_0_8psk(data)                        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_0_8PSK_get_c2_pll_0_8psk(data)                    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_1_8PSK                                           0x1816A958
#define  ATB_DEMOD_FREQ_C1_PLL_1_8PSK_reg_addr                                   "0xB816A958"
#define  ATB_DEMOD_FREQ_C1_PLL_1_8PSK_reg                                        0xB816A958
#define  ATB_DEMOD_FREQ_C1_PLL_1_8PSK_inst_addr                                  "0x03E6"
#define  set_ATB_DEMOD_FREQ_C1_PLL_1_8PSK_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_1_8PSK_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_8PSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_1_8PSK_c1_pll_1_8psk_shift                        (0)
#define  ATB_DEMOD_FREQ_C1_PLL_1_8PSK_c1_pll_1_8psk_mask                         (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_1_8PSK_c1_pll_1_8psk(data)                        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_1_8PSK_get_c1_pll_1_8psk(data)                    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_1_8PSK                                           0x1816A95C
#define  ATB_DEMOD_FREQ_C2_PLL_1_8PSK_reg_addr                                   "0xB816A95C"
#define  ATB_DEMOD_FREQ_C2_PLL_1_8PSK_reg                                        0xB816A95C
#define  ATB_DEMOD_FREQ_C2_PLL_1_8PSK_inst_addr                                  "0x03E7"
#define  set_ATB_DEMOD_FREQ_C2_PLL_1_8PSK_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_1_8PSK_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_8PSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_1_8PSK_c2_pll_1_8psk_shift                        (0)
#define  ATB_DEMOD_FREQ_C2_PLL_1_8PSK_c2_pll_1_8psk_mask                         (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_1_8PSK_c2_pll_1_8psk(data)                        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_1_8PSK_get_c2_pll_1_8psk(data)                    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_0_8_8APSK                                        0x1816A960
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_8APSK_reg_addr                                "0xB816A960"
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_8APSK_reg                                     0xB816A960
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_8APSK_inst_addr                               "0x03E8"
#define  set_ATB_DEMOD_FREQ_C1_PLL_0_8_8APSK_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_0_8_8APSK_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_8APSK_c1_pll_0_8_8apsk_shift                  (0)
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_8APSK_c1_pll_0_8_8apsk_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_8APSK_c1_pll_0_8_8apsk(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_8APSK_get_c1_pll_0_8_8apsk(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_0_8_8APSK                                        0x1816A964
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_8APSK_reg_addr                                "0xB816A964"
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_8APSK_reg                                     0xB816A964
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_8APSK_inst_addr                               "0x03E9"
#define  set_ATB_DEMOD_FREQ_C2_PLL_0_8_8APSK_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_0_8_8APSK_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_8APSK_c2_pll_0_8_8apsk_shift                  (0)
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_8APSK_c2_pll_0_8_8apsk_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_8APSK_c2_pll_0_8_8apsk(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_8APSK_get_c2_pll_0_8_8apsk(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_1_8_8APSK                                        0x1816A968
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_8APSK_reg_addr                                "0xB816A968"
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_8APSK_reg                                     0xB816A968
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_8APSK_inst_addr                               "0x03EA"
#define  set_ATB_DEMOD_FREQ_C1_PLL_1_8_8APSK_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_1_8_8APSK_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_8APSK_c1_pll_1_8_8apsk_shift                  (0)
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_8APSK_c1_pll_1_8_8apsk_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_8APSK_c1_pll_1_8_8apsk(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_8APSK_get_c1_pll_1_8_8apsk(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_1_8_8APSK                                        0x1816A96C
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_8APSK_reg_addr                                "0xB816A96C"
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_8APSK_reg                                     0xB816A96C
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_8APSK_inst_addr                               "0x03EB"
#define  set_ATB_DEMOD_FREQ_C2_PLL_1_8_8APSK_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_1_8_8APSK_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_8APSK_c2_pll_1_8_8apsk_shift                  (0)
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_8APSK_c2_pll_1_8_8apsk_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_8APSK_c2_pll_1_8_8apsk(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_8APSK_get_c2_pll_1_8_8apsk(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12APSK                                       0x1816A970
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12APSK_reg_addr                               "0xB816A970"
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12APSK_reg                                    0xB816A970
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12APSK_inst_addr                              "0x03EC"
#define  set_ATB_DEMOD_FREQ_C1_PLL_0_4_12APSK_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_0_4_12APSK_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12APSK_c1_pll_0_4_12apsk_shift                (0)
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12APSK_c1_pll_0_4_12apsk_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12APSK_c1_pll_0_4_12apsk(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12APSK_get_c1_pll_0_4_12apsk(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12APSK                                       0x1816A974
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12APSK_reg_addr                               "0xB816A974"
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12APSK_reg                                    0xB816A974
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12APSK_inst_addr                              "0x03ED"
#define  set_ATB_DEMOD_FREQ_C2_PLL_0_4_12APSK_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_0_4_12APSK_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12APSK_c2_pll_0_4_12apsk_shift                (0)
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12APSK_c2_pll_0_4_12apsk_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12APSK_c2_pll_0_4_12apsk(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12APSK_get_c2_pll_0_4_12apsk(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12APSK                                       0x1816A978
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12APSK_reg_addr                               "0xB816A978"
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12APSK_reg                                    0xB816A978
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12APSK_inst_addr                              "0x03EE"
#define  set_ATB_DEMOD_FREQ_C1_PLL_1_4_12APSK_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_1_4_12APSK_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12APSK_c1_pll_1_4_12apsk_shift                (0)
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12APSK_c1_pll_1_4_12apsk_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12APSK_c1_pll_1_4_12apsk(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12APSK_get_c1_pll_1_4_12apsk(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12APSK                                       0x1816A97C
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12APSK_reg_addr                               "0xB816A97C"
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12APSK_reg                                    0xB816A97C
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12APSK_inst_addr                              "0x03EF"
#define  set_ATB_DEMOD_FREQ_C2_PLL_1_4_12APSK_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_1_4_12APSK_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12APSK_c2_pll_1_4_12apsk_shift                (0)
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12APSK_c2_pll_1_4_12apsk_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12APSK_c2_pll_1_4_12apsk(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12APSK_get_c2_pll_1_4_12apsk(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16APSK                                    0x1816A980
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16APSK_reg_addr                            "0xB816A980"
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16APSK_reg                                 0xB816A980
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16APSK_inst_addr                           "0x03F0"
#define  set_ATB_DEMOD_FREQ_C1_PLL_0_4_12_16APSK_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_0_4_12_16APSK_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16APSK_c1_pll_0_4_12_16apsk_shift          (0)
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16APSK_c1_pll_0_4_12_16apsk_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16APSK_c1_pll_0_4_12_16apsk(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16APSK_get_c1_pll_0_4_12_16apsk(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16APSK                                    0x1816A984
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16APSK_reg_addr                            "0xB816A984"
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16APSK_reg                                 0xB816A984
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16APSK_inst_addr                           "0x03F1"
#define  set_ATB_DEMOD_FREQ_C2_PLL_0_4_12_16APSK_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_0_4_12_16APSK_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16APSK_c2_pll_0_4_12_16apsk_shift          (0)
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16APSK_c2_pll_0_4_12_16apsk_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16APSK_c2_pll_0_4_12_16apsk(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16APSK_get_c2_pll_0_4_12_16apsk(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16APSK                                    0x1816A988
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16APSK_reg_addr                            "0xB816A988"
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16APSK_reg                                 0xB816A988
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16APSK_inst_addr                           "0x03F2"
#define  set_ATB_DEMOD_FREQ_C1_PLL_1_4_12_16APSK_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_1_4_12_16APSK_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16APSK_c1_pll_1_4_12_16apsk_shift          (0)
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16APSK_c1_pll_1_4_12_16apsk_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16APSK_c1_pll_1_4_12_16apsk(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16APSK_get_c1_pll_1_4_12_16apsk(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16APSK                                    0x1816A98C
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16APSK_reg_addr                            "0xB816A98C"
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16APSK_reg                                 0xB816A98C
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16APSK_inst_addr                           "0x03F3"
#define  set_ATB_DEMOD_FREQ_C2_PLL_1_4_12_16APSK_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_1_4_12_16APSK_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16APSK_c2_pll_1_4_12_16apsk_shift          (0)
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16APSK_c2_pll_1_4_12_16apsk_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16APSK_c2_pll_1_4_12_16apsk(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16APSK_get_c2_pll_1_4_12_16apsk(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_0_2_4_2APSK                                      0x1816A990
#define  ATB_DEMOD_FREQ_C1_PLL_0_2_4_2APSK_reg_addr                              "0xB816A990"
#define  ATB_DEMOD_FREQ_C1_PLL_0_2_4_2APSK_reg                                   0xB816A990
#define  ATB_DEMOD_FREQ_C1_PLL_0_2_4_2APSK_inst_addr                             "0x03F4"
#define  set_ATB_DEMOD_FREQ_C1_PLL_0_2_4_2APSK_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_0_2_4_2APSK_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_0_2_4_2APSK_c1_pll_0_2_4_2apsk_shift              (0)
#define  ATB_DEMOD_FREQ_C1_PLL_0_2_4_2APSK_c1_pll_0_2_4_2apsk_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_0_2_4_2APSK_c1_pll_0_2_4_2apsk(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_0_2_4_2APSK_get_c1_pll_0_2_4_2apsk(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_0_2_4_2APSK                                      0x1816A994
#define  ATB_DEMOD_FREQ_C2_PLL_0_2_4_2APSK_reg_addr                              "0xB816A994"
#define  ATB_DEMOD_FREQ_C2_PLL_0_2_4_2APSK_reg                                   0xB816A994
#define  ATB_DEMOD_FREQ_C2_PLL_0_2_4_2APSK_inst_addr                             "0x03F5"
#define  set_ATB_DEMOD_FREQ_C2_PLL_0_2_4_2APSK_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_0_2_4_2APSK_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_0_2_4_2APSK_c2_pll_0_2_4_2apsk_shift              (0)
#define  ATB_DEMOD_FREQ_C2_PLL_0_2_4_2APSK_c2_pll_0_2_4_2apsk_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_0_2_4_2APSK_c2_pll_0_2_4_2apsk(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_0_2_4_2APSK_get_c2_pll_0_2_4_2apsk(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_1_2_4_2APSK                                      0x1816A998
#define  ATB_DEMOD_FREQ_C1_PLL_1_2_4_2APSK_reg_addr                              "0xB816A998"
#define  ATB_DEMOD_FREQ_C1_PLL_1_2_4_2APSK_reg                                   0xB816A998
#define  ATB_DEMOD_FREQ_C1_PLL_1_2_4_2APSK_inst_addr                             "0x03F6"
#define  set_ATB_DEMOD_FREQ_C1_PLL_1_2_4_2APSK_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_1_2_4_2APSK_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_1_2_4_2APSK_c1_pll_1_2_4_2apsk_shift              (0)
#define  ATB_DEMOD_FREQ_C1_PLL_1_2_4_2APSK_c1_pll_1_2_4_2apsk_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_1_2_4_2APSK_c1_pll_1_2_4_2apsk(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_1_2_4_2APSK_get_c1_pll_1_2_4_2apsk(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_1_2_4_2APSK                                      0x1816A99C
#define  ATB_DEMOD_FREQ_C2_PLL_1_2_4_2APSK_reg_addr                              "0xB816A99C"
#define  ATB_DEMOD_FREQ_C2_PLL_1_2_4_2APSK_reg                                   0xB816A99C
#define  ATB_DEMOD_FREQ_C2_PLL_1_2_4_2APSK_inst_addr                             "0x03F7"
#define  set_ATB_DEMOD_FREQ_C2_PLL_1_2_4_2APSK_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_1_2_4_2APSK_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_1_2_4_2APSK_c2_pll_1_2_4_2apsk_shift              (0)
#define  ATB_DEMOD_FREQ_C2_PLL_1_2_4_2APSK_c2_pll_1_2_4_2apsk_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_1_2_4_2APSK_c2_pll_1_2_4_2apsk(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_1_2_4_2APSK_get_c2_pll_1_2_4_2apsk(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16RBAPSK                                  0x1816A9A0
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16RBAPSK_reg_addr                          "0xB816A9A0"
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16RBAPSK_reg                               0xB816A9A0
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16RBAPSK_inst_addr                         "0x03F8"
#define  set_ATB_DEMOD_FREQ_C1_PLL_0_4_12_16RBAPSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_0_4_12_16RBAPSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16RBAPSK_c1_pll_0_4_12_16rbapsk_shift      (0)
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16RBAPSK_c1_pll_0_4_12_16rbapsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16RBAPSK_c1_pll_0_4_12_16rbapsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_16RBAPSK_get_c1_pll_0_4_12_16rbapsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16RBAPSK                                  0x1816A9A4
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16RBAPSK_reg_addr                          "0xB816A9A4"
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16RBAPSK_reg                               0xB816A9A4
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16RBAPSK_inst_addr                         "0x03F9"
#define  set_ATB_DEMOD_FREQ_C2_PLL_0_4_12_16RBAPSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_0_4_12_16RBAPSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16RBAPSK_c2_pll_0_4_12_16rbapsk_shift      (0)
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16RBAPSK_c2_pll_0_4_12_16rbapsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16RBAPSK_c2_pll_0_4_12_16rbapsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_16RBAPSK_get_c2_pll_0_4_12_16rbapsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16RBAPSK                                  0x1816A9A8
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16RBAPSK_reg_addr                          "0xB816A9A8"
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16RBAPSK_reg                               0xB816A9A8
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16RBAPSK_inst_addr                         "0x03FA"
#define  set_ATB_DEMOD_FREQ_C1_PLL_1_4_12_16RBAPSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_1_4_12_16RBAPSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16RBAPSK_c1_pll_1_4_12_16rbapsk_shift      (0)
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16RBAPSK_c1_pll_1_4_12_16rbapsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16RBAPSK_c1_pll_1_4_12_16rbapsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_16RBAPSK_get_c1_pll_1_4_12_16rbapsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16RBAPSK                                  0x1816A9AC
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16RBAPSK_reg_addr                          "0xB816A9AC"
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16RBAPSK_reg                               0xB816A9AC
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16RBAPSK_inst_addr                         "0x03FB"
#define  set_ATB_DEMOD_FREQ_C2_PLL_1_4_12_16RBAPSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_1_4_12_16RBAPSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16RBAPSK_c2_pll_1_4_12_16rbapsk_shift      (0)
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16RBAPSK_c2_pll_1_4_12_16rbapsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16RBAPSK_c2_pll_1_4_12_16rbapsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_16RBAPSK_get_c2_pll_1_4_12_16rbapsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_0_4_8_4_16APSK                                   0x1816A9B0
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_8_4_16APSK_reg_addr                           "0xB816A9B0"
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_8_4_16APSK_reg                                0xB816A9B0
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_8_4_16APSK_inst_addr                          "0x03FC"
#define  set_ATB_DEMOD_FREQ_C1_PLL_0_4_8_4_16APSK_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_0_4_8_4_16APSK_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_8_4_16APSK_c1_pll_0_4_8_4_16apsk_shift        (0)
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_8_4_16APSK_c1_pll_0_4_8_4_16apsk_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_8_4_16APSK_c1_pll_0_4_8_4_16apsk(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_8_4_16APSK_get_c1_pll_0_4_8_4_16apsk(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_0_4_8_4_16APSK                                   0x1816A9B4
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_8_4_16APSK_reg_addr                           "0xB816A9B4"
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_8_4_16APSK_reg                                0xB816A9B4
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_8_4_16APSK_inst_addr                          "0x03FD"
#define  set_ATB_DEMOD_FREQ_C2_PLL_0_4_8_4_16APSK_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_0_4_8_4_16APSK_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_8_4_16APSK_c2_pll_0_4_8_4_16apsk_shift        (0)
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_8_4_16APSK_c2_pll_0_4_8_4_16apsk_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_8_4_16APSK_c2_pll_0_4_8_4_16apsk(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_8_4_16APSK_get_c2_pll_0_4_8_4_16apsk(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_1_4_8_4_16APSK                                   0x1816A9B8
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_8_4_16APSK_reg_addr                           "0xB816A9B8"
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_8_4_16APSK_reg                                0xB816A9B8
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_8_4_16APSK_inst_addr                          "0x03FE"
#define  set_ATB_DEMOD_FREQ_C1_PLL_1_4_8_4_16APSK_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_1_4_8_4_16APSK_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_8_4_16APSK_c1_pll_1_4_8_4_16apsk_shift        (0)
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_8_4_16APSK_c1_pll_1_4_8_4_16apsk_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_8_4_16APSK_c1_pll_1_4_8_4_16apsk(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_8_4_16APSK_get_c1_pll_1_4_8_4_16apsk(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_1_4_8_4_16APSK                                   0x1816A9BC
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_8_4_16APSK_reg_addr                           "0xB816A9BC"
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_8_4_16APSK_reg                                0xB816A9BC
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_8_4_16APSK_inst_addr                          "0x03FF"
#define  set_ATB_DEMOD_FREQ_C2_PLL_1_4_8_4_16APSK_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_1_4_8_4_16APSK_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_8_4_16APSK_c2_pll_1_4_8_4_16apsk_shift        (0)
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_8_4_16APSK_c2_pll_1_4_8_4_16apsk_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_8_4_16APSK_c2_pll_1_4_8_4_16apsk(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_8_4_16APSK_get_c2_pll_1_4_8_4_16apsk(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_0_16_16_16_16APSK                                0x1816A9C0
#define  ATB_DEMOD_FREQ_C1_PLL_0_16_16_16_16APSK_reg_addr                        "0xB816A9C0"
#define  ATB_DEMOD_FREQ_C1_PLL_0_16_16_16_16APSK_reg                             0xB816A9C0
#define  ATB_DEMOD_FREQ_C1_PLL_0_16_16_16_16APSK_inst_addr                       "0x0400"
#define  set_ATB_DEMOD_FREQ_C1_PLL_0_16_16_16_16APSK_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_16_16_16_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_0_16_16_16_16APSK_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_16_16_16_16APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_0_16_16_16_16APSK_c1_pll_0_16_16_16_16apsk_shift  (0)
#define  ATB_DEMOD_FREQ_C1_PLL_0_16_16_16_16APSK_c1_pll_0_16_16_16_16apsk_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_0_16_16_16_16APSK_c1_pll_0_16_16_16_16apsk(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_0_16_16_16_16APSK_get_c1_pll_0_16_16_16_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_0_16_16_16_16APSK                                0x1816A9C4
#define  ATB_DEMOD_FREQ_C2_PLL_0_16_16_16_16APSK_reg_addr                        "0xB816A9C4"
#define  ATB_DEMOD_FREQ_C2_PLL_0_16_16_16_16APSK_reg                             0xB816A9C4
#define  ATB_DEMOD_FREQ_C2_PLL_0_16_16_16_16APSK_inst_addr                       "0x0401"
#define  set_ATB_DEMOD_FREQ_C2_PLL_0_16_16_16_16APSK_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_16_16_16_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_0_16_16_16_16APSK_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_16_16_16_16APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_0_16_16_16_16APSK_c2_pll_0_16_16_16_16apsk_shift  (0)
#define  ATB_DEMOD_FREQ_C2_PLL_0_16_16_16_16APSK_c2_pll_0_16_16_16_16apsk_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_0_16_16_16_16APSK_c2_pll_0_16_16_16_16apsk(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_0_16_16_16_16APSK_get_c2_pll_0_16_16_16_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_1_16_16_16_16APSK                                0x1816A9C8
#define  ATB_DEMOD_FREQ_C1_PLL_1_16_16_16_16APSK_reg_addr                        "0xB816A9C8"
#define  ATB_DEMOD_FREQ_C1_PLL_1_16_16_16_16APSK_reg                             0xB816A9C8
#define  ATB_DEMOD_FREQ_C1_PLL_1_16_16_16_16APSK_inst_addr                       "0x0402"
#define  set_ATB_DEMOD_FREQ_C1_PLL_1_16_16_16_16APSK_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_16_16_16_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_1_16_16_16_16APSK_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_16_16_16_16APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_1_16_16_16_16APSK_c1_pll_1_16_16_16_16apsk_shift  (0)
#define  ATB_DEMOD_FREQ_C1_PLL_1_16_16_16_16APSK_c1_pll_1_16_16_16_16apsk_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_1_16_16_16_16APSK_c1_pll_1_16_16_16_16apsk(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_1_16_16_16_16APSK_get_c1_pll_1_16_16_16_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_1_16_16_16_16APSK                                0x1816A9CC
#define  ATB_DEMOD_FREQ_C2_PLL_1_16_16_16_16APSK_reg_addr                        "0xB816A9CC"
#define  ATB_DEMOD_FREQ_C2_PLL_1_16_16_16_16APSK_reg                             0xB816A9CC
#define  ATB_DEMOD_FREQ_C2_PLL_1_16_16_16_16APSK_inst_addr                       "0x0403"
#define  set_ATB_DEMOD_FREQ_C2_PLL_1_16_16_16_16APSK_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_16_16_16_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_1_16_16_16_16APSK_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_16_16_16_16APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_1_16_16_16_16APSK_c2_pll_1_16_16_16_16apsk_shift  (0)
#define  ATB_DEMOD_FREQ_C2_PLL_1_16_16_16_16APSK_c2_pll_1_16_16_16_16apsk_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_1_16_16_16_16APSK_c2_pll_1_16_16_16_16apsk(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_1_16_16_16_16APSK_get_c2_pll_1_16_16_16_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_20_28APSK                                 0x1816A9D0
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_20_28APSK_reg_addr                         "0xB816A9D0"
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_20_28APSK_reg                              0xB816A9D0
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_20_28APSK_inst_addr                        "0x0404"
#define  set_ATB_DEMOD_FREQ_C1_PLL_0_4_12_20_28APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_4_12_20_28APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_0_4_12_20_28APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_4_12_20_28APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_20_28APSK_c1_pll_0_4_12_20_28apsk_shift    (0)
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_20_28APSK_c1_pll_0_4_12_20_28apsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_20_28APSK_c1_pll_0_4_12_20_28apsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_0_4_12_20_28APSK_get_c1_pll_0_4_12_20_28apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_20_28APSK                                 0x1816A9D4
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_20_28APSK_reg_addr                         "0xB816A9D4"
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_20_28APSK_reg                              0xB816A9D4
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_20_28APSK_inst_addr                        "0x0405"
#define  set_ATB_DEMOD_FREQ_C2_PLL_0_4_12_20_28APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_4_12_20_28APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_0_4_12_20_28APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_4_12_20_28APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_20_28APSK_c2_pll_0_4_12_20_28apsk_shift    (0)
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_20_28APSK_c2_pll_0_4_12_20_28apsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_20_28APSK_c2_pll_0_4_12_20_28apsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_0_4_12_20_28APSK_get_c2_pll_0_4_12_20_28apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_20_28APSK                                 0x1816A9D8
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_20_28APSK_reg_addr                         "0xB816A9D8"
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_20_28APSK_reg                              0xB816A9D8
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_20_28APSK_inst_addr                        "0x0406"
#define  set_ATB_DEMOD_FREQ_C1_PLL_1_4_12_20_28APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_4_12_20_28APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_1_4_12_20_28APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_4_12_20_28APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_20_28APSK_c1_pll_1_4_12_20_28apsk_shift    (0)
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_20_28APSK_c1_pll_1_4_12_20_28apsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_20_28APSK_c1_pll_1_4_12_20_28apsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_1_4_12_20_28APSK_get_c1_pll_1_4_12_20_28apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_20_28APSK                                 0x1816A9DC
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_20_28APSK_reg_addr                         "0xB816A9DC"
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_20_28APSK_reg                              0xB816A9DC
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_20_28APSK_inst_addr                        "0x0407"
#define  set_ATB_DEMOD_FREQ_C2_PLL_1_4_12_20_28APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_4_12_20_28APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_1_4_12_20_28APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_4_12_20_28APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_20_28APSK_c2_pll_1_4_12_20_28apsk_shift    (0)
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_20_28APSK_c2_pll_1_4_12_20_28apsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_20_28APSK_c2_pll_1_4_12_20_28apsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_1_4_12_20_28APSK_get_c2_pll_1_4_12_20_28apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_0_8_16_20_20APSK                                 0x1816A9E0
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_16_20_20APSK_reg_addr                         "0xB816A9E0"
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_16_20_20APSK_reg                              0xB816A9E0
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_16_20_20APSK_inst_addr                        "0x0408"
#define  set_ATB_DEMOD_FREQ_C1_PLL_0_8_16_20_20APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_8_16_20_20APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_0_8_16_20_20APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_8_16_20_20APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_16_20_20APSK_c1_pll_0_8_16_20_20apsk_shift    (0)
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_16_20_20APSK_c1_pll_0_8_16_20_20apsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_16_20_20APSK_c1_pll_0_8_16_20_20apsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_0_8_16_20_20APSK_get_c1_pll_0_8_16_20_20apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_0_8_16_20_20APSK                                 0x1816A9E4
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_16_20_20APSK_reg_addr                         "0xB816A9E4"
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_16_20_20APSK_reg                              0xB816A9E4
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_16_20_20APSK_inst_addr                        "0x0409"
#define  set_ATB_DEMOD_FREQ_C2_PLL_0_8_16_20_20APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_8_16_20_20APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_0_8_16_20_20APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_8_16_20_20APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_16_20_20APSK_c2_pll_0_8_16_20_20apsk_shift    (0)
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_16_20_20APSK_c2_pll_0_8_16_20_20apsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_16_20_20APSK_c2_pll_0_8_16_20_20apsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_0_8_16_20_20APSK_get_c2_pll_0_8_16_20_20apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_1_8_16_20_20APSK                                 0x1816A9E8
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_16_20_20APSK_reg_addr                         "0xB816A9E8"
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_16_20_20APSK_reg                              0xB816A9E8
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_16_20_20APSK_inst_addr                        "0x040A"
#define  set_ATB_DEMOD_FREQ_C1_PLL_1_8_16_20_20APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_8_16_20_20APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_1_8_16_20_20APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_8_16_20_20APSK_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_16_20_20APSK_c1_pll_1_8_16_20_20apsk_shift    (0)
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_16_20_20APSK_c1_pll_1_8_16_20_20apsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_16_20_20APSK_c1_pll_1_8_16_20_20apsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_1_8_16_20_20APSK_get_c1_pll_1_8_16_20_20apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_1_8_16_20_20APSK                                 0x1816A9EC
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_16_20_20APSK_reg_addr                         "0xB816A9EC"
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_16_20_20APSK_reg                              0xB816A9EC
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_16_20_20APSK_inst_addr                        "0x040B"
#define  set_ATB_DEMOD_FREQ_C2_PLL_1_8_16_20_20APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_8_16_20_20APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_1_8_16_20_20APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_8_16_20_20APSK_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_16_20_20APSK_c2_pll_1_8_16_20_20apsk_shift    (0)
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_16_20_20APSK_c2_pll_1_8_16_20_20apsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_16_20_20APSK_c2_pll_1_8_16_20_20apsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_1_8_16_20_20APSK_get_c2_pll_1_8_16_20_20apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_QPSK                                     0x1816A9F0
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_QPSK_reg_addr                             "0xB816A9F0"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_QPSK_reg                                  0xB816A9F0
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_QPSK_inst_addr                            "0x040C"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_QPSK_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_QPSK_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_QPSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_QPSK_large_c1_pll_0_qpsk_shift            (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_QPSK_large_c1_pll_0_qpsk_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_QPSK_large_c1_pll_0_qpsk(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_QPSK_get_large_c1_pll_0_qpsk(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_QPSK                                     0x1816A9F4
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_QPSK_reg_addr                             "0xB816A9F4"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_QPSK_reg                                  0xB816A9F4
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_QPSK_inst_addr                            "0x040D"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_QPSK_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_QPSK_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_QPSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_QPSK_large_c2_pll_0_qpsk_shift            (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_QPSK_large_c2_pll_0_qpsk_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_QPSK_large_c2_pll_0_qpsk(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_QPSK_get_large_c2_pll_0_qpsk(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_QPSK                                     0x1816A9F8
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_QPSK_reg_addr                             "0xB816A9F8"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_QPSK_reg                                  0xB816A9F8
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_QPSK_inst_addr                            "0x040E"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_QPSK_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_QPSK_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_QPSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_QPSK_large_c1_pll_1_qpsk_shift            (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_QPSK_large_c1_pll_1_qpsk_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_QPSK_large_c1_pll_1_qpsk(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_QPSK_get_large_c1_pll_1_qpsk(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_QPSK                                     0x1816A9FC
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_QPSK_reg_addr                             "0xB816A9FC"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_QPSK_reg                                  0xB816A9FC
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_QPSK_inst_addr                            "0x040F"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_QPSK_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_QPSK_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_QPSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_QPSK_large_c2_pll_1_qpsk_shift            (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_QPSK_large_c2_pll_1_qpsk_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_QPSK_large_c2_pll_1_qpsk(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_QPSK_get_large_c2_pll_1_qpsk(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8PSK                                     0x1816AA00
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8PSK_reg_addr                             "0xB816AA00"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8PSK_reg                                  0xB816AA00
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8PSK_inst_addr                            "0x0410"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8PSK_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8PSK_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8PSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8PSK_large_c1_pll_0_8psk_shift            (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8PSK_large_c1_pll_0_8psk_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8PSK_large_c1_pll_0_8psk(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8PSK_get_large_c1_pll_0_8psk(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8PSK                                     0x1816AA04
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8PSK_reg_addr                             "0xB816AA04"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8PSK_reg                                  0xB816AA04
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8PSK_inst_addr                            "0x0411"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8PSK_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8PSK_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8PSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8PSK_large_c2_pll_0_8psk_shift            (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8PSK_large_c2_pll_0_8psk_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8PSK_large_c2_pll_0_8psk(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8PSK_get_large_c2_pll_0_8psk(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8PSK                                     0x1816AA08
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8PSK_reg_addr                             "0xB816AA08"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8PSK_reg                                  0xB816AA08
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8PSK_inst_addr                            "0x0412"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8PSK_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8PSK_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8PSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8PSK_large_c1_pll_1_8psk_shift            (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8PSK_large_c1_pll_1_8psk_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8PSK_large_c1_pll_1_8psk(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8PSK_get_large_c1_pll_1_8psk(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8PSK                                     0x1816AA0C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8PSK_reg_addr                             "0xB816AA0C"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8PSK_reg                                  0xB816AA0C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8PSK_inst_addr                            "0x0413"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8PSK_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8PSK_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8PSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8PSK_large_c2_pll_1_8psk_shift            (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8PSK_large_c2_pll_1_8psk_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8PSK_large_c2_pll_1_8psk(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8PSK_get_large_c2_pll_1_8psk(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8_8APSK                                  0x1816AA10
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8_8APSK_reg_addr                          "0xB816AA10"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8_8APSK_reg                               0xB816AA10
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8_8APSK_inst_addr                         "0x0414"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8_8APSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8_8APSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8_8APSK_large_c1_pll_0_8_8apsk_shift      (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8_8APSK_large_c1_pll_0_8_8apsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8_8APSK_large_c1_pll_0_8_8apsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_8_8APSK_get_large_c1_pll_0_8_8apsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8_8APSK                                  0x1816AA14
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8_8APSK_reg_addr                          "0xB816AA14"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8_8APSK_reg                               0xB816AA14
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8_8APSK_inst_addr                         "0x0415"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8_8APSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8_8APSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8_8APSK_large_c2_pll_0_8_8apsk_shift      (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8_8APSK_large_c2_pll_0_8_8apsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8_8APSK_large_c2_pll_0_8_8apsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_8_8APSK_get_large_c2_pll_0_8_8apsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8_8APSK                                  0x1816AA18
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8_8APSK_reg_addr                          "0xB816AA18"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8_8APSK_reg                               0xB816AA18
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8_8APSK_inst_addr                         "0x0416"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8_8APSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8_8APSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8_8APSK_large_c1_pll_1_8_8apsk_shift      (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8_8APSK_large_c1_pll_1_8_8apsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8_8APSK_large_c1_pll_1_8_8apsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_8_8APSK_get_large_c1_pll_1_8_8apsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8_8APSK                                  0x1816AA1C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8_8APSK_reg_addr                          "0xB816AA1C"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8_8APSK_reg                               0xB816AA1C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8_8APSK_inst_addr                         "0x0417"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8_8APSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8_8APSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8_8APSK_large_c2_pll_1_8_8apsk_shift      (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8_8APSK_large_c2_pll_1_8_8apsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8_8APSK_large_c2_pll_1_8_8apsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_8_8APSK_get_large_c2_pll_1_8_8apsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12APSK                                 0x1816AA20
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12APSK_reg_addr                         "0xB816AA20"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12APSK_reg                              0xB816AA20
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12APSK_inst_addr                        "0x0418"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12APSK_large_c1_pll_0_4_12apsk_shift    (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12APSK_large_c1_pll_0_4_12apsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12APSK_large_c1_pll_0_4_12apsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12APSK_get_large_c1_pll_0_4_12apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12APSK                                 0x1816AA24
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12APSK_reg_addr                         "0xB816AA24"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12APSK_reg                              0xB816AA24
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12APSK_inst_addr                        "0x0419"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12APSK_large_c2_pll_0_4_12apsk_shift    (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12APSK_large_c2_pll_0_4_12apsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12APSK_large_c2_pll_0_4_12apsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12APSK_get_large_c2_pll_0_4_12apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12APSK                                 0x1816AA28
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12APSK_reg_addr                         "0xB816AA28"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12APSK_reg                              0xB816AA28
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12APSK_inst_addr                        "0x041A"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12APSK_large_c1_pll_1_4_12apsk_shift    (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12APSK_large_c1_pll_1_4_12apsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12APSK_large_c1_pll_1_4_12apsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12APSK_get_large_c1_pll_1_4_12apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12APSK                                 0x1816AA2C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12APSK_reg_addr                         "0xB816AA2C"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12APSK_reg                              0xB816AA2C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12APSK_inst_addr                        "0x041B"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12APSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12APSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12APSK_large_c2_pll_1_4_12apsk_shift    (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12APSK_large_c2_pll_1_4_12apsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12APSK_large_c2_pll_1_4_12apsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12APSK_get_large_c2_pll_1_4_12apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16APSK                              0x1816AA30
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16APSK_reg_addr                      "0xB816AA30"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16APSK_reg                           0xB816AA30
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16APSK_inst_addr                     "0x041C"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16APSK_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16APSK_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16APSK_large_c1_pll_0_4_12_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16APSK_large_c1_pll_0_4_12_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16APSK_large_c1_pll_0_4_12_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16APSK_get_large_c1_pll_0_4_12_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16APSK                              0x1816AA34
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16APSK_reg_addr                      "0xB816AA34"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16APSK_reg                           0xB816AA34
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16APSK_inst_addr                     "0x041D"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16APSK_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16APSK_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16APSK_large_c2_pll_0_4_12_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16APSK_large_c2_pll_0_4_12_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16APSK_large_c2_pll_0_4_12_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16APSK_get_large_c2_pll_0_4_12_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16APSK                              0x1816AA38
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16APSK_reg_addr                      "0xB816AA38"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16APSK_reg                           0xB816AA38
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16APSK_inst_addr                     "0x041E"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16APSK_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16APSK_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16APSK_large_c1_pll_1_4_12_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16APSK_large_c1_pll_1_4_12_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16APSK_large_c1_pll_1_4_12_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16APSK_get_large_c1_pll_1_4_12_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16APSK                              0x1816AA3C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16APSK_reg_addr                      "0xB816AA3C"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16APSK_reg                           0xB816AA3C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16APSK_inst_addr                     "0x041F"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16APSK_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16APSK_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16APSK_large_c2_pll_1_4_12_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16APSK_large_c2_pll_1_4_12_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16APSK_large_c2_pll_1_4_12_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16APSK_get_large_c2_pll_1_4_12_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_2_4_2APSK                                0x1816AA40
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_2_4_2APSK_reg_addr                        "0xB816AA40"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_2_4_2APSK_reg                             0xB816AA40
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_2_4_2APSK_inst_addr                       "0x0420"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_2_4_2APSK_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_2_4_2APSK_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_2_4_2APSK_large_c1_pll_0_2_4_2apsk_shift  (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_2_4_2APSK_large_c1_pll_0_2_4_2apsk_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_2_4_2APSK_large_c1_pll_0_2_4_2apsk(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_2_4_2APSK_get_large_c1_pll_0_2_4_2apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_2_4_2APSK                                0x1816AA44
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_2_4_2APSK_reg_addr                        "0xB816AA44"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_2_4_2APSK_reg                             0xB816AA44
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_2_4_2APSK_inst_addr                       "0x0421"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_2_4_2APSK_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_2_4_2APSK_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_2_4_2APSK_large_c2_pll_0_2_4_2apsk_shift  (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_2_4_2APSK_large_c2_pll_0_2_4_2apsk_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_2_4_2APSK_large_c2_pll_0_2_4_2apsk(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_2_4_2APSK_get_large_c2_pll_0_2_4_2apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_2_4_2APSK                                0x1816AA48
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_2_4_2APSK_reg_addr                        "0xB816AA48"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_2_4_2APSK_reg                             0xB816AA48
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_2_4_2APSK_inst_addr                       "0x0422"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_2_4_2APSK_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_2_4_2APSK_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_2_4_2APSK_large_c1_pll_1_2_4_2apsk_shift  (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_2_4_2APSK_large_c1_pll_1_2_4_2apsk_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_2_4_2APSK_large_c1_pll_1_2_4_2apsk(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_2_4_2APSK_get_large_c1_pll_1_2_4_2apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_2_4_2APSK                                0x1816AA4C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_2_4_2APSK_reg_addr                        "0xB816AA4C"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_2_4_2APSK_reg                             0xB816AA4C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_2_4_2APSK_inst_addr                       "0x0423"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_2_4_2APSK_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_2_4_2APSK_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_2_4_2APSK_large_c2_pll_1_2_4_2apsk_shift  (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_2_4_2APSK_large_c2_pll_1_2_4_2apsk_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_2_4_2APSK_large_c2_pll_1_2_4_2apsk(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_2_4_2APSK_get_large_c2_pll_1_2_4_2apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16RBAPSK                            0x1816AA50
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16RBAPSK_reg_addr                    "0xB816AA50"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16RBAPSK_reg                         0xB816AA50
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16RBAPSK_inst_addr                   "0x0424"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16RBAPSK_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16RBAPSK_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16RBAPSK_large_c1_pll_0_4_12_16rbapsk_shift (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16RBAPSK_large_c1_pll_0_4_12_16rbapsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16RBAPSK_large_c1_pll_0_4_12_16rbapsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_12_16RBAPSK_get_large_c1_pll_0_4_12_16rbapsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16RBAPSK                            0x1816AA54
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16RBAPSK_reg_addr                    "0xB816AA54"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16RBAPSK_reg                         0xB816AA54
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16RBAPSK_inst_addr                   "0x0425"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16RBAPSK_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16RBAPSK_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16RBAPSK_large_c2_pll_0_4_12_16rbapsk_shift (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16RBAPSK_large_c2_pll_0_4_12_16rbapsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16RBAPSK_large_c2_pll_0_4_12_16rbapsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_12_16RBAPSK_get_large_c2_pll_0_4_12_16rbapsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16RBAPSK                            0x1816AA58
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16RBAPSK_reg_addr                    "0xB816AA58"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16RBAPSK_reg                         0xB816AA58
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16RBAPSK_inst_addr                   "0x0426"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16RBAPSK_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16RBAPSK_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16RBAPSK_large_c1_pll_1_4_12_16rbapsk_shift (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16RBAPSK_large_c1_pll_1_4_12_16rbapsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16RBAPSK_large_c1_pll_1_4_12_16rbapsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_12_16RBAPSK_get_large_c1_pll_1_4_12_16rbapsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16RBAPSK                            0x1816AA5C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16RBAPSK_reg_addr                    "0xB816AA5C"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16RBAPSK_reg                         0xB816AA5C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16RBAPSK_inst_addr                   "0x0427"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16RBAPSK_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16RBAPSK_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16RBAPSK_large_c2_pll_1_4_12_16rbapsk_shift (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16RBAPSK_large_c2_pll_1_4_12_16rbapsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16RBAPSK_large_c2_pll_1_4_12_16rbapsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_12_16RBAPSK_get_large_c2_pll_1_4_12_16rbapsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_8_4_16APSK                             0x1816AA60
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_8_4_16APSK_reg_addr                     "0xB816AA60"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_8_4_16APSK_reg                          0xB816AA60
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_8_4_16APSK_inst_addr                    "0x0428"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_8_4_16APSK_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_8_4_16APSK_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_8_4_16APSK_large_c1_pll_0_4_8_4_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_8_4_16APSK_large_c1_pll_0_4_8_4_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_8_4_16APSK_large_c1_pll_0_4_8_4_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_4_8_4_16APSK_get_large_c1_pll_0_4_8_4_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_8_4_16APSK                             0x1816AA64
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_8_4_16APSK_reg_addr                     "0xB816AA64"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_8_4_16APSK_reg                          0xB816AA64
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_8_4_16APSK_inst_addr                    "0x0429"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_8_4_16APSK_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_8_4_16APSK_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_8_4_16APSK_large_c2_pll_0_4_8_4_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_8_4_16APSK_large_c2_pll_0_4_8_4_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_8_4_16APSK_large_c2_pll_0_4_8_4_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_4_8_4_16APSK_get_large_c2_pll_0_4_8_4_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_8_4_16APSK                             0x1816AA68
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_8_4_16APSK_reg_addr                     "0xB816AA68"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_8_4_16APSK_reg                          0xB816AA68
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_8_4_16APSK_inst_addr                    "0x042A"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_8_4_16APSK_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_8_4_16APSK_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_8_4_16APSK_large_c1_pll_1_4_8_4_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_8_4_16APSK_large_c1_pll_1_4_8_4_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_8_4_16APSK_large_c1_pll_1_4_8_4_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_4_8_4_16APSK_get_large_c1_pll_1_4_8_4_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_8_4_16APSK                             0x1816AA6C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_8_4_16APSK_reg_addr                     "0xB816AA6C"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_8_4_16APSK_reg                          0xB816AA6C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_8_4_16APSK_inst_addr                    "0x042B"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_8_4_16APSK_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_8_4_16APSK_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_8_4_16APSK_large_c2_pll_1_4_8_4_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_8_4_16APSK_large_c2_pll_1_4_8_4_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_8_4_16APSK_large_c2_pll_1_4_8_4_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_4_8_4_16APSK_get_large_c2_pll_1_4_8_4_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_64APSK                                   0x1816AA70
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_64APSK_reg_addr                           "0xB816AA70"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_64APSK_reg                                0xB816AA70
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_64APSK_inst_addr                          "0x042C"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_64APSK_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_64APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_0_64APSK_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_0_64APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_64APSK_large_c1_pll_0_64apsk_shift        (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_64APSK_large_c1_pll_0_64apsk_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_64APSK_large_c1_pll_0_64apsk(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_0_64APSK_get_large_c1_pll_0_64apsk(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_64APSK                                   0x1816AA74
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_64APSK_reg_addr                           "0xB816AA74"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_64APSK_reg                                0xB816AA74
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_64APSK_inst_addr                          "0x042D"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_64APSK_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_64APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_0_64APSK_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_0_64APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_64APSK_large_c2_pll_0_64apsk_shift        (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_64APSK_large_c2_pll_0_64apsk_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_64APSK_large_c2_pll_0_64apsk(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_0_64APSK_get_large_c2_pll_0_64apsk(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_64APSK                                   0x1816AA78
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_64APSK_reg_addr                           "0xB816AA78"
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_64APSK_reg                                0xB816AA78
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_64APSK_inst_addr                          "0x042E"
#define  set_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_64APSK_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_64APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C1_PLL_1_64APSK_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C1_PLL_1_64APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_64APSK_large_c1_pll_1_64apsk_shift        (0)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_64APSK_large_c1_pll_1_64apsk_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_64APSK_large_c1_pll_1_64apsk(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C1_PLL_1_64APSK_get_large_c1_pll_1_64apsk(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_64APSK                                   0x1816AA7C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_64APSK_reg_addr                           "0xB816AA7C"
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_64APSK_reg                                0xB816AA7C
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_64APSK_inst_addr                          "0x042F"
#define  set_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_64APSK_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_64APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_C2_PLL_1_64APSK_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_C2_PLL_1_64APSK_reg))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_64APSK_large_c2_pll_1_64apsk_shift        (0)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_64APSK_large_c2_pll_1_64apsk_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_64APSK_large_c2_pll_1_64apsk(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_LARGE_C2_PLL_1_64APSK_get_large_c2_pll_1_64apsk(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_FLL_QPSK                                             0x1816AA80
#define  ATB_DEMOD_FREQ_C1_FLL_QPSK_reg_addr                                     "0xB816AA80"
#define  ATB_DEMOD_FREQ_C1_FLL_QPSK_reg                                          0xB816AA80
#define  ATB_DEMOD_FREQ_C1_FLL_QPSK_inst_addr                                    "0x0430"
#define  set_ATB_DEMOD_FREQ_C1_FLL_QPSK_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_FLL_QPSK_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_QPSK_reg))
#define  ATB_DEMOD_FREQ_C1_FLL_QPSK_c1_fll_qpsk_shift                            (0)
#define  ATB_DEMOD_FREQ_C1_FLL_QPSK_c1_fll_qpsk_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_FLL_QPSK_c1_fll_qpsk(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_FLL_QPSK_get_c1_fll_qpsk(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_FLL_QPSK                                             0x1816AA84
#define  ATB_DEMOD_FREQ_C2_FLL_QPSK_reg_addr                                     "0xB816AA84"
#define  ATB_DEMOD_FREQ_C2_FLL_QPSK_reg                                          0xB816AA84
#define  ATB_DEMOD_FREQ_C2_FLL_QPSK_inst_addr                                    "0x0431"
#define  set_ATB_DEMOD_FREQ_C2_FLL_QPSK_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_FLL_QPSK_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_QPSK_reg))
#define  ATB_DEMOD_FREQ_C2_FLL_QPSK_c2_fll_qpsk_shift                            (0)
#define  ATB_DEMOD_FREQ_C2_FLL_QPSK_c2_fll_qpsk_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_FLL_QPSK_c2_fll_qpsk(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_FLL_QPSK_get_c2_fll_qpsk(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_FLL_8PSK                                             0x1816AA88
#define  ATB_DEMOD_FREQ_C1_FLL_8PSK_reg_addr                                     "0xB816AA88"
#define  ATB_DEMOD_FREQ_C1_FLL_8PSK_reg                                          0xB816AA88
#define  ATB_DEMOD_FREQ_C1_FLL_8PSK_inst_addr                                    "0x0432"
#define  set_ATB_DEMOD_FREQ_C1_FLL_8PSK_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_FLL_8PSK_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_8PSK_reg))
#define  ATB_DEMOD_FREQ_C1_FLL_8PSK_c1_fll_8psk_shift                            (0)
#define  ATB_DEMOD_FREQ_C1_FLL_8PSK_c1_fll_8psk_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_FLL_8PSK_c1_fll_8psk(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_FLL_8PSK_get_c1_fll_8psk(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_FLL_8PSK                                             0x1816AA8C
#define  ATB_DEMOD_FREQ_C2_FLL_8PSK_reg_addr                                     "0xB816AA8C"
#define  ATB_DEMOD_FREQ_C2_FLL_8PSK_reg                                          0xB816AA8C
#define  ATB_DEMOD_FREQ_C2_FLL_8PSK_inst_addr                                    "0x0433"
#define  set_ATB_DEMOD_FREQ_C2_FLL_8PSK_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_FLL_8PSK_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_8PSK_reg))
#define  ATB_DEMOD_FREQ_C2_FLL_8PSK_c2_fll_8psk_shift                            (0)
#define  ATB_DEMOD_FREQ_C2_FLL_8PSK_c2_fll_8psk_mask                             (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_FLL_8PSK_c2_fll_8psk(data)                            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_FLL_8PSK_get_c2_fll_8psk(data)                        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_FLL_8_8APSK                                          0x1816AA90
#define  ATB_DEMOD_FREQ_C1_FLL_8_8APSK_reg_addr                                  "0xB816AA90"
#define  ATB_DEMOD_FREQ_C1_FLL_8_8APSK_reg                                       0xB816AA90
#define  ATB_DEMOD_FREQ_C1_FLL_8_8APSK_inst_addr                                 "0x0434"
#define  set_ATB_DEMOD_FREQ_C1_FLL_8_8APSK_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_FLL_8_8APSK_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_C1_FLL_8_8APSK_c1_fll_8_8apsk_shift                      (0)
#define  ATB_DEMOD_FREQ_C1_FLL_8_8APSK_c1_fll_8_8apsk_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_FLL_8_8APSK_c1_fll_8_8apsk(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_FLL_8_8APSK_get_c1_fll_8_8apsk(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_FLL_8_8APSK                                          0x1816AA94
#define  ATB_DEMOD_FREQ_C2_FLL_8_8APSK_reg_addr                                  "0xB816AA94"
#define  ATB_DEMOD_FREQ_C2_FLL_8_8APSK_reg                                       0xB816AA94
#define  ATB_DEMOD_FREQ_C2_FLL_8_8APSK_inst_addr                                 "0x0435"
#define  set_ATB_DEMOD_FREQ_C2_FLL_8_8APSK_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_FLL_8_8APSK_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_C2_FLL_8_8APSK_c2_fll_8_8apsk_shift                      (0)
#define  ATB_DEMOD_FREQ_C2_FLL_8_8APSK_c2_fll_8_8apsk_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_FLL_8_8APSK_c2_fll_8_8apsk(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_FLL_8_8APSK_get_c2_fll_8_8apsk(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_FLL_4_12APSK                                         0x1816AA98
#define  ATB_DEMOD_FREQ_C1_FLL_4_12APSK_reg_addr                                 "0xB816AA98"
#define  ATB_DEMOD_FREQ_C1_FLL_4_12APSK_reg                                      0xB816AA98
#define  ATB_DEMOD_FREQ_C1_FLL_4_12APSK_inst_addr                                "0x0436"
#define  set_ATB_DEMOD_FREQ_C1_FLL_4_12APSK_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_FLL_4_12APSK_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_C1_FLL_4_12APSK_c1_fll_4_12apsk_shift                    (0)
#define  ATB_DEMOD_FREQ_C1_FLL_4_12APSK_c1_fll_4_12apsk_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_FLL_4_12APSK_c1_fll_4_12apsk(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_FLL_4_12APSK_get_c1_fll_4_12apsk(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_FLL_4_12APSK                                         0x1816AA9C
#define  ATB_DEMOD_FREQ_C2_FLL_4_12APSK_reg_addr                                 "0xB816AA9C"
#define  ATB_DEMOD_FREQ_C2_FLL_4_12APSK_reg                                      0xB816AA9C
#define  ATB_DEMOD_FREQ_C2_FLL_4_12APSK_inst_addr                                "0x0437"
#define  set_ATB_DEMOD_FREQ_C2_FLL_4_12APSK_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_FLL_4_12APSK_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_C2_FLL_4_12APSK_c2_fll_4_12apsk_shift                    (0)
#define  ATB_DEMOD_FREQ_C2_FLL_4_12APSK_c2_fll_4_12apsk_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_FLL_4_12APSK_c2_fll_4_12apsk(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_FLL_4_12APSK_get_c2_fll_4_12apsk(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16APSK                                      0x1816AAA0
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16APSK_reg_addr                              "0xB816AAA0"
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16APSK_reg                                   0xB816AAA0
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16APSK_inst_addr                             "0x0438"
#define  set_ATB_DEMOD_FREQ_C1_FLL_4_12_16APSK_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_FLL_4_12_16APSK_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16APSK_c1_fll_4_12_16apsk_shift              (0)
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16APSK_c1_fll_4_12_16apsk_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16APSK_c1_fll_4_12_16apsk(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16APSK_get_c1_fll_4_12_16apsk(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16APSK                                      0x1816AAA4
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16APSK_reg_addr                              "0xB816AAA4"
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16APSK_reg                                   0xB816AAA4
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16APSK_inst_addr                             "0x0439"
#define  set_ATB_DEMOD_FREQ_C2_FLL_4_12_16APSK_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_FLL_4_12_16APSK_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16APSK_c2_fll_4_12_16apsk_shift              (0)
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16APSK_c2_fll_4_12_16apsk_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16APSK_c2_fll_4_12_16apsk(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16APSK_get_c2_fll_4_12_16apsk(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_FLL_2_4_2APSK                                        0x1816AAA8
#define  ATB_DEMOD_FREQ_C1_FLL_2_4_2APSK_reg_addr                                "0xB816AAA8"
#define  ATB_DEMOD_FREQ_C1_FLL_2_4_2APSK_reg                                     0xB816AAA8
#define  ATB_DEMOD_FREQ_C1_FLL_2_4_2APSK_inst_addr                               "0x043A"
#define  set_ATB_DEMOD_FREQ_C1_FLL_2_4_2APSK_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_FLL_2_4_2APSK_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_C1_FLL_2_4_2APSK_c1_fll_2_4_2apsk_shift                  (0)
#define  ATB_DEMOD_FREQ_C1_FLL_2_4_2APSK_c1_fll_2_4_2apsk_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_FLL_2_4_2APSK_c1_fll_2_4_2apsk(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_FLL_2_4_2APSK_get_c1_fll_2_4_2apsk(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_FLL_2_4_2APSK                                        0x1816AAAC
#define  ATB_DEMOD_FREQ_C2_FLL_2_4_2APSK_reg_addr                                "0xB816AAAC"
#define  ATB_DEMOD_FREQ_C2_FLL_2_4_2APSK_reg                                     0xB816AAAC
#define  ATB_DEMOD_FREQ_C2_FLL_2_4_2APSK_inst_addr                               "0x043B"
#define  set_ATB_DEMOD_FREQ_C2_FLL_2_4_2APSK_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_FLL_2_4_2APSK_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_C2_FLL_2_4_2APSK_c2_fll_2_4_2apsk_shift                  (0)
#define  ATB_DEMOD_FREQ_C2_FLL_2_4_2APSK_c2_fll_2_4_2apsk_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_FLL_2_4_2APSK_c2_fll_2_4_2apsk(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_FLL_2_4_2APSK_get_c2_fll_2_4_2apsk(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16RBPSK                                     0x1816AAB0
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16RBPSK_reg_addr                             "0xB816AAB0"
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16RBPSK_reg                                  0xB816AAB0
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16RBPSK_inst_addr                            "0x043C"
#define  set_ATB_DEMOD_FREQ_C1_FLL_4_12_16RBPSK_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_4_12_16RBPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_FLL_4_12_16RBPSK_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_4_12_16RBPSK_reg))
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16RBPSK_c1_fll_4_12_16rbpsk_shift            (0)
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16RBPSK_c1_fll_4_12_16rbpsk_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16RBPSK_c1_fll_4_12_16rbpsk(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_16RBPSK_get_c1_fll_4_12_16rbpsk(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16RBPSK                                     0x1816AAB4
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16RBPSK_reg_addr                             "0xB816AAB4"
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16RBPSK_reg                                  0xB816AAB4
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16RBPSK_inst_addr                            "0x043D"
#define  set_ATB_DEMOD_FREQ_C2_FLL_4_12_16RBPSK_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_4_12_16RBPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_FLL_4_12_16RBPSK_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_4_12_16RBPSK_reg))
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16RBPSK_c2_fll_4_12_16rbpsk_shift            (0)
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16RBPSK_c2_fll_4_12_16rbpsk_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16RBPSK_c2_fll_4_12_16rbpsk(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_16RBPSK_get_c2_fll_4_12_16rbpsk(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_FLL_4_8_4_16APSK                                     0x1816AAB8
#define  ATB_DEMOD_FREQ_C1_FLL_4_8_4_16APSK_reg_addr                             "0xB816AAB8"
#define  ATB_DEMOD_FREQ_C1_FLL_4_8_4_16APSK_reg                                  0xB816AAB8
#define  ATB_DEMOD_FREQ_C1_FLL_4_8_4_16APSK_inst_addr                            "0x043E"
#define  set_ATB_DEMOD_FREQ_C1_FLL_4_8_4_16APSK_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_FLL_4_8_4_16APSK_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_C1_FLL_4_8_4_16APSK_c1_fll_4_8_4_16apsk_shift            (0)
#define  ATB_DEMOD_FREQ_C1_FLL_4_8_4_16APSK_c1_fll_4_8_4_16apsk_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_FLL_4_8_4_16APSK_c1_fll_4_8_4_16apsk(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_FLL_4_8_4_16APSK_get_c1_fll_4_8_4_16apsk(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_FLL_4_8_4_16APSK                                     0x1816AABC
#define  ATB_DEMOD_FREQ_C2_FLL_4_8_4_16APSK_reg_addr                             "0xB816AABC"
#define  ATB_DEMOD_FREQ_C2_FLL_4_8_4_16APSK_reg                                  0xB816AABC
#define  ATB_DEMOD_FREQ_C2_FLL_4_8_4_16APSK_inst_addr                            "0x043F"
#define  set_ATB_DEMOD_FREQ_C2_FLL_4_8_4_16APSK_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_FLL_4_8_4_16APSK_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_C2_FLL_4_8_4_16APSK_c2_fll_4_8_4_16apsk_shift            (0)
#define  ATB_DEMOD_FREQ_C2_FLL_4_8_4_16APSK_c2_fll_4_8_4_16apsk_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_FLL_4_8_4_16APSK_c2_fll_4_8_4_16apsk(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_FLL_4_8_4_16APSK_get_c2_fll_4_8_4_16apsk(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_FLL_16_16_16_16APSK                                  0x1816AAC0
#define  ATB_DEMOD_FREQ_C1_FLL_16_16_16_16APSK_reg_addr                          "0xB816AAC0"
#define  ATB_DEMOD_FREQ_C1_FLL_16_16_16_16APSK_reg                               0xB816AAC0
#define  ATB_DEMOD_FREQ_C1_FLL_16_16_16_16APSK_inst_addr                         "0x0440"
#define  set_ATB_DEMOD_FREQ_C1_FLL_16_16_16_16APSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_16_16_16_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_FLL_16_16_16_16APSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_16_16_16_16APSK_reg))
#define  ATB_DEMOD_FREQ_C1_FLL_16_16_16_16APSK_c1_fll_16_16_16_16apsk_shift      (0)
#define  ATB_DEMOD_FREQ_C1_FLL_16_16_16_16APSK_c1_fll_16_16_16_16apsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_FLL_16_16_16_16APSK_c1_fll_16_16_16_16apsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_FLL_16_16_16_16APSK_get_c1_fll_16_16_16_16apsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_FLL_16_16_16_16APSK                                  0x1816AAC4
#define  ATB_DEMOD_FREQ_C2_FLL_16_16_16_16APSK_reg_addr                          "0xB816AAC4"
#define  ATB_DEMOD_FREQ_C2_FLL_16_16_16_16APSK_reg                               0xB816AAC4
#define  ATB_DEMOD_FREQ_C2_FLL_16_16_16_16APSK_inst_addr                         "0x0441"
#define  set_ATB_DEMOD_FREQ_C2_FLL_16_16_16_16APSK_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_16_16_16_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_FLL_16_16_16_16APSK_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_16_16_16_16APSK_reg))
#define  ATB_DEMOD_FREQ_C2_FLL_16_16_16_16APSK_c2_fll_16_16_16_16apsk_shift      (0)
#define  ATB_DEMOD_FREQ_C2_FLL_16_16_16_16APSK_c2_fll_16_16_16_16apsk_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_FLL_16_16_16_16APSK_c2_fll_16_16_16_16apsk(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_FLL_16_16_16_16APSK_get_c2_fll_16_16_16_16apsk(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_FLL_4_12_20_28APSK                                   0x1816AAC8
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_20_28APSK_reg_addr                           "0xB816AAC8"
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_20_28APSK_reg                                0xB816AAC8
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_20_28APSK_inst_addr                          "0x0442"
#define  set_ATB_DEMOD_FREQ_C1_FLL_4_12_20_28APSK_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_4_12_20_28APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_FLL_4_12_20_28APSK_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_4_12_20_28APSK_reg))
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_20_28APSK_c1_fll_4_12_20_28apsk_shift        (0)
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_20_28APSK_c1_fll_4_12_20_28apsk_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_20_28APSK_c1_fll_4_12_20_28apsk(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_FLL_4_12_20_28APSK_get_c1_fll_4_12_20_28apsk(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_FLL_4_12_20_28APSK                                   0x1816AACC
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_20_28APSK_reg_addr                           "0xB816AACC"
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_20_28APSK_reg                                0xB816AACC
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_20_28APSK_inst_addr                          "0x0443"
#define  set_ATB_DEMOD_FREQ_C2_FLL_4_12_20_28APSK_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_4_12_20_28APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_FLL_4_12_20_28APSK_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_4_12_20_28APSK_reg))
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_20_28APSK_c2_fll_4_12_20_28apsk_shift        (0)
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_20_28APSK_c2_fll_4_12_20_28apsk_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_20_28APSK_c2_fll_4_12_20_28apsk(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_FLL_4_12_20_28APSK_get_c2_fll_4_12_20_28apsk(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_FLL_8_16_20_20APSK                                   0x1816AAD0
#define  ATB_DEMOD_FREQ_C1_FLL_8_16_20_20APSK_reg_addr                           "0xB816AAD0"
#define  ATB_DEMOD_FREQ_C1_FLL_8_16_20_20APSK_reg                                0xB816AAD0
#define  ATB_DEMOD_FREQ_C1_FLL_8_16_20_20APSK_inst_addr                          "0x0444"
#define  set_ATB_DEMOD_FREQ_C1_FLL_8_16_20_20APSK_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_8_16_20_20APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_FLL_8_16_20_20APSK_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_FLL_8_16_20_20APSK_reg))
#define  ATB_DEMOD_FREQ_C1_FLL_8_16_20_20APSK_c1_fll_8_16_20_20apsk_shift        (0)
#define  ATB_DEMOD_FREQ_C1_FLL_8_16_20_20APSK_c1_fll_8_16_20_20apsk_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_FLL_8_16_20_20APSK_c1_fll_8_16_20_20apsk(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_FLL_8_16_20_20APSK_get_c1_fll_8_16_20_20apsk(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_FLL_8_16_20_20APSK                                   0x1816AAD4
#define  ATB_DEMOD_FREQ_C2_FLL_8_16_20_20APSK_reg_addr                           "0xB816AAD4"
#define  ATB_DEMOD_FREQ_C2_FLL_8_16_20_20APSK_reg                                0xB816AAD4
#define  ATB_DEMOD_FREQ_C2_FLL_8_16_20_20APSK_inst_addr                          "0x0445"
#define  set_ATB_DEMOD_FREQ_C2_FLL_8_16_20_20APSK_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_8_16_20_20APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_FLL_8_16_20_20APSK_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_FLL_8_16_20_20APSK_reg))
#define  ATB_DEMOD_FREQ_C2_FLL_8_16_20_20APSK_c2_fll_8_16_20_20apsk_shift        (0)
#define  ATB_DEMOD_FREQ_C2_FLL_8_16_20_20APSK_c2_fll_8_16_20_20apsk_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_FLL_8_16_20_20APSK_c2_fll_8_16_20_20apsk(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_FLL_8_16_20_20APSK_get_c2_fll_8_16_20_20apsk(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_1                                         0x1816AAD8
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_1_reg_addr                                 "0xB816AAD8"
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_1_reg                                      0xB816AAD8
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_1_inst_addr                                "0x0446"
#define  set_ATB_DEMOD_FREQ_C1_PLL_0_QPSK_1_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_QPSK_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_0_QPSK_1_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_0_QPSK_1_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_1_c1_pll_0_qpsk_1_shift                    (0)
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_1_c1_pll_0_qpsk_1_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_1_c1_pll_0_qpsk_1(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_0_QPSK_1_get_c1_pll_0_qpsk_1(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_1                                         0x1816AADC
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_1_reg_addr                                 "0xB816AADC"
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_1_reg                                      0xB816AADC
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_1_inst_addr                                "0x0447"
#define  set_ATB_DEMOD_FREQ_C2_PLL_0_QPSK_1_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_QPSK_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_0_QPSK_1_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_0_QPSK_1_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_1_c2_pll_0_qpsk_1_shift                    (0)
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_1_c2_pll_0_qpsk_1_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_1_c2_pll_0_qpsk_1(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_0_QPSK_1_get_c2_pll_0_qpsk_1(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_1                                         0x1816AAE0
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_1_reg_addr                                 "0xB816AAE0"
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_1_reg                                      0xB816AAE0
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_1_inst_addr                                "0x0448"
#define  set_ATB_DEMOD_FREQ_C1_PLL_1_QPSK_1_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_QPSK_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_1_QPSK_1_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_1_QPSK_1_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_1_c1_pll_1_qpsk_1_shift                    (0)
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_1_c1_pll_1_qpsk_1_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_1_c1_pll_1_qpsk_1(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_1_QPSK_1_get_c1_pll_1_qpsk_1(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_1                                         0x1816AAE4
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_1_reg_addr                                 "0xB816AAE4"
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_1_reg                                      0xB816AAE4
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_1_inst_addr                                "0x0449"
#define  set_ATB_DEMOD_FREQ_C2_PLL_1_QPSK_1_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_QPSK_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_1_QPSK_1_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_1_QPSK_1_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_1_c2_pll_1_qpsk_1_shift                    (0)
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_1_c2_pll_1_qpsk_1_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_1_c2_pll_1_qpsk_1(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_1_QPSK_1_get_c2_pll_1_qpsk_1(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_7_0                                    0x1816AAE8
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_7_0_reg_addr                            "0xB816AAE8"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_7_0_reg                                 0xB816AAE8
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_7_0_inst_addr                           "0x044A"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_7_0_alpha_fll_0_qpsk_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_7_0_alpha_fll_0_qpsk_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_7_0_alpha_fll_0_qpsk_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_7_0_get_alpha_fll_0_qpsk_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_9_8                                    0x1816AAEC
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_9_8_reg_addr                            "0xB816AAEC"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_9_8_reg                                 0xB816AAEC
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_9_8_inst_addr                           "0x044B"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_9_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_9_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_9_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_9_8_alpha_fll_0_qpsk_9_8_shift          (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_9_8_alpha_fll_0_qpsk_9_8_mask           (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_9_8_alpha_fll_0_qpsk_9_8(data)          (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_QPSK_9_8_get_alpha_fll_0_qpsk_9_8(data)      (0x00000003&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_7_0                                    0x1816AAF0
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_7_0_reg_addr                            "0xB816AAF0"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_7_0_reg                                 0xB816AAF0
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_7_0_inst_addr                           "0x044C"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_7_0_alpha_fll_0_8psk_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_7_0_alpha_fll_0_8psk_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_7_0_alpha_fll_0_8psk_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_7_0_get_alpha_fll_0_8psk_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_9_8                                    0x1816AAF4
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_9_8_reg_addr                            "0xB816AAF4"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_9_8_reg                                 0xB816AAF4
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_9_8_inst_addr                           "0x044D"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_9_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_9_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_9_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_9_8_alpha_fll_0_8psk_9_8_shift          (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_9_8_alpha_fll_0_8psk_9_8_mask           (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_9_8_alpha_fll_0_8psk_9_8(data)          (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8PSK_9_8_get_alpha_fll_0_8psk_9_8(data)      (0x00000003&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_7_0                                 0x1816AAF8
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_7_0_reg_addr                         "0xB816AAF8"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_7_0_reg                              0xB816AAF8
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_7_0_inst_addr                        "0x044E"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_7_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_7_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_7_0_alpha_fll_0_8_8apsk_7_0_shift    (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_7_0_alpha_fll_0_8_8apsk_7_0_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_7_0_alpha_fll_0_8_8apsk_7_0(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_7_0_get_alpha_fll_0_8_8apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_9_8                                 0x1816AAFC
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_9_8_reg_addr                         "0xB816AAFC"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_9_8_reg                              0xB816AAFC
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_9_8_inst_addr                        "0x044F"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_9_8_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_9_8_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_9_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_9_8_alpha_fll_0_8_8apsk_9_8_shift    (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_9_8_alpha_fll_0_8_8apsk_9_8_mask     (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_9_8_alpha_fll_0_8_8apsk_9_8(data)    (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_8APSK_9_8_get_alpha_fll_0_8_8apsk_9_8(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_7_0                                0x1816AB00
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_7_0_reg_addr                        "0xB816AB00"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_7_0_reg                             0xB816AB00
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_7_0_inst_addr                       "0x0450"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_7_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_7_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_7_0_alpha_fll_0_4_12apsk_7_0_shift  (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_7_0_alpha_fll_0_4_12apsk_7_0_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_7_0_alpha_fll_0_4_12apsk_7_0(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_7_0_get_alpha_fll_0_4_12apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_9_8                                0x1816AB04
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_9_8_reg_addr                        "0xB816AB04"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_9_8_reg                             0xB816AB04
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_9_8_inst_addr                       "0x0451"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_9_8_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_9_8_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_9_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_9_8_alpha_fll_0_4_12apsk_9_8_shift  (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_9_8_alpha_fll_0_4_12apsk_9_8_mask   (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_9_8_alpha_fll_0_4_12apsk_9_8(data)  (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12APSK_9_8_get_alpha_fll_0_4_12apsk_9_8(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_7_0                             0x1816AB08
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_7_0_reg_addr                     "0xB816AB08"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_7_0_reg                          0xB816AB08
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_7_0_inst_addr                    "0x0452"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_7_0_alpha_fll_0_4_12_16apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_7_0_alpha_fll_0_4_12_16apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_7_0_alpha_fll_0_4_12_16apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_7_0_get_alpha_fll_0_4_12_16apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_9_8                             0x1816AB0C
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_9_8_reg_addr                     "0xB816AB0C"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_9_8_reg                          0xB816AB0C
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_9_8_inst_addr                    "0x0453"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_9_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_9_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_9_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_9_8_alpha_fll_0_4_12_16apsk_9_8_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_9_8_alpha_fll_0_4_12_16apsk_9_8_mask (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_9_8_alpha_fll_0_4_12_16apsk_9_8(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16APSK_9_8_get_alpha_fll_0_4_12_16apsk_9_8(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_7_0                               0x1816AB10
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_7_0_reg_addr                       "0xB816AB10"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_7_0_reg                            0xB816AB10
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_7_0_inst_addr                      "0x0454"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_7_0_alpha_fll_0_2_4_2apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_7_0_alpha_fll_0_2_4_2apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_7_0_alpha_fll_0_2_4_2apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_7_0_get_alpha_fll_0_2_4_2apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_9_8                               0x1816AB14
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_9_8_reg_addr                       "0xB816AB14"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_9_8_reg                            0xB816AB14
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_9_8_inst_addr                      "0x0455"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_9_8_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_9_8_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_9_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_9_8_alpha_fll_0_2_4_2apsk_9_8_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_9_8_alpha_fll_0_2_4_2apsk_9_8_mask (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_9_8_alpha_fll_0_2_4_2apsk_9_8(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_2_4_2APSK_9_8_get_alpha_fll_0_2_4_2apsk_9_8(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_7_0                           0x1816AB18
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_7_0_reg_addr                   "0xB816AB18"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_7_0_reg                        0xB816AB18
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_7_0_inst_addr                  "0x0456"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_7_0_alpha_fll_0_4_12_16rbapsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_7_0_alpha_fll_0_4_12_16rbapsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_7_0_alpha_fll_0_4_12_16rbapsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_7_0_get_alpha_fll_0_4_12_16rbapsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_9_8                           0x1816AB1C
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_9_8_reg_addr                   "0xB816AB1C"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_9_8_reg                        0xB816AB1C
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_9_8_inst_addr                  "0x0457"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_9_8_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_9_8_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_9_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_9_8_alpha_fll_0_4_12_16rbapsk_9_8_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_9_8_alpha_fll_0_4_12_16rbapsk_9_8_mask (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_9_8_alpha_fll_0_4_12_16rbapsk_9_8(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_16RBAPSK_9_8_get_alpha_fll_0_4_12_16rbapsk_9_8(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_7_0                            0x1816AB20
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_7_0_reg_addr                    "0xB816AB20"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_7_0_reg                         0xB816AB20
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_7_0_inst_addr                   "0x0458"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_7_0_alpha_fll_0_4_8_4_16apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_7_0_alpha_fll_0_4_8_4_16apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_7_0_alpha_fll_0_4_8_4_16apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_7_0_get_alpha_fll_0_4_8_4_16apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_9_8                            0x1816AB24
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_9_8_reg_addr                    "0xB816AB24"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_9_8_reg                         0xB816AB24
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_9_8_inst_addr                   "0x0459"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_9_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_9_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_9_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_9_8_alpha_fll_0_4_8_4_16apsk_9_8_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_9_8_alpha_fll_0_4_8_4_16apsk_9_8_mask (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_9_8_alpha_fll_0_4_8_4_16apsk_9_8(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_8_4_16APSK_9_8_get_alpha_fll_0_4_8_4_16apsk_9_8(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_7_0                         0x1816AB28
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_7_0_reg_addr                 "0xB816AB28"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_7_0_reg                      0xB816AB28
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_7_0_inst_addr                "0x045A"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_7_0_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_7_0_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_7_0_alpha_fll_0_16_16_16_16apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_7_0_alpha_fll_0_16_16_16_16apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_7_0_alpha_fll_0_16_16_16_16apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_7_0_get_alpha_fll_0_16_16_16_16apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_9_8                         0x1816AB2C
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_9_8_reg_addr                 "0xB816AB2C"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_9_8_reg                      0xB816AB2C
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_9_8_inst_addr                "0x045B"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_9_8_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_9_8_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_9_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_9_8_alpha_fll_0_16_16_16_16apsk_9_8_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_9_8_alpha_fll_0_16_16_16_16apsk_9_8_mask (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_9_8_alpha_fll_0_16_16_16_16apsk_9_8(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_16_16_16_16APSK_9_8_get_alpha_fll_0_16_16_16_16apsk_9_8(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_7_0                          0x1816AB30
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_7_0_reg_addr                  "0xB816AB30"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_7_0_reg                       0xB816AB30
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_7_0_inst_addr                 "0x045C"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_7_0_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_7_0_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_7_0_alpha_fll_0_4_12_20_28apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_7_0_alpha_fll_0_4_12_20_28apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_7_0_alpha_fll_0_4_12_20_28apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_7_0_get_alpha_fll_0_4_12_20_28apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_9_8                          0x1816AB34
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_9_8_reg_addr                  "0xB816AB34"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_9_8_reg                       0xB816AB34
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_9_8_inst_addr                 "0x045D"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_9_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_9_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_9_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_9_8_alpha_fll_0_4_12_20_28apsk_9_8_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_9_8_alpha_fll_0_4_12_20_28apsk_9_8_mask (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_9_8_alpha_fll_0_4_12_20_28apsk_9_8(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_4_12_20_28APSK_9_8_get_alpha_fll_0_4_12_20_28apsk_9_8(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_7_0                          0x1816AB38
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_7_0_reg_addr                  "0xB816AB38"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_7_0_reg                       0xB816AB38
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_7_0_inst_addr                 "0x045E"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_7_0_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_7_0_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_7_0_alpha_fll_0_8_16_20_20apsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_7_0_alpha_fll_0_8_16_20_20apsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_7_0_alpha_fll_0_8_16_20_20apsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_7_0_get_alpha_fll_0_8_16_20_20apsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_9_8                          0x1816AB3C
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_9_8_reg_addr                  "0xB816AB3C"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_9_8_reg                       0xB816AB3C
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_9_8_inst_addr                 "0x045F"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_9_8_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_9_8_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_9_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_9_8_alpha_fll_0_8_16_20_20apsk_9_8_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_9_8_alpha_fll_0_8_16_20_20apsk_9_8_mask (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_9_8_alpha_fll_0_8_16_20_20apsk_9_8(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_0_8_16_20_20APSK_9_8_get_alpha_fll_0_8_16_20_20apsk_9_8(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE3_2_0                      0x1816AB40
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE3_2_0_reg_addr              "0xB816AB40"
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE3_2_0_reg                   0xB816AB40
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE3_2_0_inst_addr             "0x0460"
#define  set_ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE3_2_0_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE3_2_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE3_2_0_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE3_2_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE3_2_0_params_large_alpha_cfo_refine3_2_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE3_2_0_params_large_alpha_cfo_refine3_2_0_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE3_2_0_params_large_alpha_cfo_refine3_2_0(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE3_2_0_get_params_large_alpha_cfo_refine3_2_0(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE_W2_1_0                    0x1816AB44
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE_W2_1_0_reg_addr            "0xB816AB44"
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE_W2_1_0_reg                 0xB816AB44
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE_W2_1_0_inst_addr           "0x0461"
#define  set_ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE_W2_1_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE_W2_1_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE_W2_1_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE_W2_1_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE_W2_1_0_params_large_alpha_cfo_refine_w2_1_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE_W2_1_0_params_large_alpha_cfo_refine_w2_1_0_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE_W2_1_0_params_large_alpha_cfo_refine_w2_1_0(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_CFO_REFINE_W2_1_0_get_params_large_alpha_cfo_refine_w2_1_0(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_5                              0x1816AB48
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_5_reg_addr                      "0xB816AB48"
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_5_reg                           0xB816AB48
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_5_inst_addr                     "0x0462"
#define  set_ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_5_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_5_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_5_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_5_reg))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_5_dpfll_lock_threshold_phi_5_shift (0)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_5_dpfll_lock_threshold_phi_5_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_5_dpfll_lock_threshold_phi_5(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_5_get_dpfll_lock_threshold_phi_5(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_4                              0x1816AB4C
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_4_reg_addr                      "0xB816AB4C"
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_4_reg                           0xB816AB4C
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_4_inst_addr                     "0x0463"
#define  set_ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_4_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_4_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_4_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_4_reg))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_4_dpfll_lock_threshold_phi_4_shift (0)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_4_dpfll_lock_threshold_phi_4_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_4_dpfll_lock_threshold_phi_4(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_4_get_dpfll_lock_threshold_phi_4(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_3                              0x1816AB50
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_3_reg_addr                      "0xB816AB50"
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_3_reg                           0xB816AB50
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_3_inst_addr                     "0x0464"
#define  set_ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_3_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_3_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_3_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_3_reg))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_3_dpfll_lock_threshold_phi_3_shift (0)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_3_dpfll_lock_threshold_phi_3_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_3_dpfll_lock_threshold_phi_3(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_3_get_dpfll_lock_threshold_phi_3(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_2                              0x1816AB54
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_2_reg_addr                      "0xB816AB54"
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_2_reg                           0xB816AB54
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_2_inst_addr                     "0x0465"
#define  set_ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_2_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_2_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_2_reg))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_2_dpfll_lock_threshold_phi_2_shift (0)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_2_dpfll_lock_threshold_phi_2_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_2_dpfll_lock_threshold_phi_2(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_2_get_dpfll_lock_threshold_phi_2(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_1                              0x1816AB58
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_1_reg_addr                      "0xB816AB58"
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_1_reg                           0xB816AB58
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_1_inst_addr                     "0x0466"
#define  set_ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_1_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_1_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_1_reg))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_1_dpfll_lock_threshold_phi_1_shift (0)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_1_dpfll_lock_threshold_phi_1_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_1_dpfll_lock_threshold_phi_1(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_1_get_dpfll_lock_threshold_phi_1(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_0                              0x1816AB5C
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_0_reg_addr                      "0xB816AB5C"
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_0_reg                           0xB816AB5C
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_0_inst_addr                     "0x0467"
#define  set_ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_0_reg))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_0_dpfll_lock_threshold_phi_0_shift (0)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_0_dpfll_lock_threshold_phi_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_0_dpfll_lock_threshold_phi_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_THRESHOLD_PHI_0_get_dpfll_lock_threshold_phi_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_HEADER_EST_PHASE_3_0                 0x1816AB60
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_HEADER_EST_PHASE_3_0_reg_addr         "0xB816AB60"
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_HEADER_EST_PHASE_3_0_reg              0xB816AB60
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_HEADER_EST_PHASE_3_0_inst_addr        "0x0468"
#define  set_ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_HEADER_EST_PHASE_3_0_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_HEADER_EST_PHASE_3_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_HEADER_EST_PHASE_3_0_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_HEADER_EST_PHASE_3_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_HEADER_EST_PHASE_3_0_params_large_alpha_header_est_phase_3_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_HEADER_EST_PHASE_3_0_params_large_alpha_header_est_phase_3_0_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_HEADER_EST_PHASE_3_0_params_large_alpha_header_est_phase_3_0(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_HEADER_EST_PHASE_3_0_get_params_large_alpha_header_est_phase_3_0(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_PILOT_EST_PHASE_3_0                  0x1816AB64
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_PILOT_EST_PHASE_3_0_reg_addr          "0xB816AB64"
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_PILOT_EST_PHASE_3_0_reg               0xB816AB64
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_PILOT_EST_PHASE_3_0_inst_addr         "0x0469"
#define  set_ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_PILOT_EST_PHASE_3_0_reg(data)     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_PILOT_EST_PHASE_3_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_PILOT_EST_PHASE_3_0_reg           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_PILOT_EST_PHASE_3_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_PILOT_EST_PHASE_3_0_params_large_alpha_pilot_est_phase_3_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_PILOT_EST_PHASE_3_0_params_large_alpha_pilot_est_phase_3_0_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_PILOT_EST_PHASE_3_0_params_large_alpha_pilot_est_phase_3_0(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LARGE_ALPHA_PILOT_EST_PHASE_3_0_get_params_large_alpha_pilot_est_phase_3_0(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_DPFLL_LOCK_SUCCESS_BLK_TH                               0x1816AB68
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_SUCCESS_BLK_TH_reg_addr                       "0xB816AB68"
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_SUCCESS_BLK_TH_reg                            0xB816AB68
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_SUCCESS_BLK_TH_inst_addr                      "0x046A"
#define  set_ATB_DEMOD_FREQ_DPFLL_LOCK_SUCCESS_BLK_TH_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_SUCCESS_BLK_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_LOCK_SUCCESS_BLK_TH_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_SUCCESS_BLK_TH_reg))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_SUCCESS_BLK_TH_dpfll_lock_success_blk_th_shift (0)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_SUCCESS_BLK_TH_dpfll_lock_success_blk_th_mask (0x00000007)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_SUCCESS_BLK_TH_dpfll_lock_success_blk_th(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_SUCCESS_BLK_TH_get_dpfll_lock_success_blk_th(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_DPFLL_LOCK_FAIL_BLK_TH                                  0x1816AB6C
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_FAIL_BLK_TH_reg_addr                          "0xB816AB6C"
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_FAIL_BLK_TH_reg                               0xB816AB6C
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_FAIL_BLK_TH_inst_addr                         "0x046B"
#define  set_ATB_DEMOD_FREQ_DPFLL_LOCK_FAIL_BLK_TH_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_FAIL_BLK_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_LOCK_FAIL_BLK_TH_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOCK_FAIL_BLK_TH_reg))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_FAIL_BLK_TH_dpfll_lock_fail_blk_th_shift      (0)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_FAIL_BLK_TH_dpfll_lock_fail_blk_th_mask       (0x00000007)
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_FAIL_BLK_TH_dpfll_lock_fail_blk_th(data)      (0x00000007&(data))
#define  ATB_DEMOD_FREQ_DPFLL_LOCK_FAIL_BLK_TH_get_dpfll_lock_fail_blk_th(data)  (0x00000007&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_7_0                                         0x1816AB70
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_7_0_reg_addr                                 "0xB816AB70"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_7_0_reg                                      0xB816AB70
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_7_0_inst_addr                                "0x046C"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_1_7_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_1_7_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_1_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_7_0_alpha_fll_1_7_0_shift                    (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_7_0_alpha_fll_1_7_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_7_0_alpha_fll_1_7_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_7_0_get_alpha_fll_1_7_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_9_8                                         0x1816AB74
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_9_8_reg_addr                                 "0xB816AB74"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_9_8_reg                                      0xB816AB74
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_9_8_inst_addr                                "0x046D"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_1_9_8_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_1_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_1_9_8_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_1_9_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_9_8_alpha_fll_1_9_8_shift                    (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_9_8_alpha_fll_1_9_8_mask                     (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_9_8_alpha_fll_1_9_8(data)                    (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_1_9_8_get_alpha_fll_1_9_8(data)                (0x00000003&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_7_0                                         0x1816AB78
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_7_0_reg_addr                                 "0xB816AB78"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_7_0_reg                                      0xB816AB78
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_7_0_inst_addr                                "0x046E"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_2_7_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_2_7_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_2_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_7_0_alpha_fll_2_7_0_shift                    (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_7_0_alpha_fll_2_7_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_7_0_alpha_fll_2_7_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_7_0_get_alpha_fll_2_7_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_9_8                                         0x1816AB7C
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_9_8_reg_addr                                 "0xB816AB7C"
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_9_8_reg                                      0xB816AB7C
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_9_8_inst_addr                                "0x046F"
#define  set_ATB_DEMOD_FREQ_ALPHA_FLL_2_9_8_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_2_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_FLL_2_9_8_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_FLL_2_9_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_9_8_alpha_fll_2_9_8_shift                    (0)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_9_8_alpha_fll_2_9_8_mask                     (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_9_8_alpha_fll_2_9_8(data)                    (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_FLL_2_9_8_get_alpha_fll_2_9_8(data)                (0x00000003&(data))

#define  ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT                                      0x1816AB80
#define  ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_reg_addr                              "0xB816AB80"
#define  ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_reg                                   0xB816AB80
#define  ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_inst_addr                             "0x0470"
#define  set_ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_reg))
#define  ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_alpha_pll_s2x_shift                   (4)
#define  ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_alpha_header_pilot_shift              (0)
#define  ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_alpha_pll_s2x_mask                    (0x00000070)
#define  ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_alpha_header_pilot_mask               (0x0000000F)
#define  ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_alpha_pll_s2x(data)                   (0x00000070&((data)<<4))
#define  ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_alpha_header_pilot(data)              (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_get_alpha_pll_s2x(data)               ((0x00000070&(data))>>4)
#define  ATB_DEMOD_FREQ_ALPHA_HEADER_PILOT_get_alpha_header_pilot(data)          (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_DELTA_S2X_0                                             0x1816AB84
#define  ATB_DEMOD_FREQ_DELTA_S2X_0_reg_addr                                     "0xB816AB84"
#define  ATB_DEMOD_FREQ_DELTA_S2X_0_reg                                          0xB816AB84
#define  ATB_DEMOD_FREQ_DELTA_S2X_0_inst_addr                                    "0x0471"
#define  set_ATB_DEMOD_FREQ_DELTA_S2X_0_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_DELTA_S2X_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_DELTA_S2X_0_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_DELTA_S2X_0_reg))
#define  ATB_DEMOD_FREQ_DELTA_S2X_0_delta_s2x_1_shift                            (3)
#define  ATB_DEMOD_FREQ_DELTA_S2X_0_delta_s2x_0_shift                            (0)
#define  ATB_DEMOD_FREQ_DELTA_S2X_0_delta_s2x_1_mask                             (0x00000038)
#define  ATB_DEMOD_FREQ_DELTA_S2X_0_delta_s2x_0_mask                             (0x00000007)
#define  ATB_DEMOD_FREQ_DELTA_S2X_0_delta_s2x_1(data)                            (0x00000038&((data)<<3))
#define  ATB_DEMOD_FREQ_DELTA_S2X_0_delta_s2x_0(data)                            (0x00000007&(data))
#define  ATB_DEMOD_FREQ_DELTA_S2X_0_get_delta_s2x_1(data)                        ((0x00000038&(data))>>3)
#define  ATB_DEMOD_FREQ_DELTA_S2X_0_get_delta_s2x_0(data)                        (0x00000007&(data))

#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X                                           0x1816AB88
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_reg_addr                                   "0xB816AB88"
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_reg                                        0xB816AB88
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_inst_addr                                  "0x0472"
#define  set_ATB_DEMOD_FREQ_EQU_ALPHA_S2X_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_EQU_ALPHA_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_EQU_ALPHA_S2X_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_EQU_ALPHA_S2X_reg))
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_equ_alpha_s2x_shift                        (0)
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_equ_alpha_s2x_mask                         (0x0000001F)
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_equ_alpha_s2x(data)                        (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_get_equ_alpha_s2x(data)                    (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_0                                         0x1816AB8C
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_0_reg_addr                                 "0xB816AB8C"
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_0_reg                                      0xB816AB8C
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_0_inst_addr                                "0x0473"
#define  set_ATB_DEMOD_FREQ_EQU_ALPHA_S2X_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_EQU_ALPHA_S2X_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_EQU_ALPHA_S2X_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_EQU_ALPHA_S2X_0_reg))
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_0_equ_alpha_s2x_0_shift                    (0)
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_0_equ_alpha_s2x_0_mask                     (0x0000001F)
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_0_equ_alpha_s2x_0(data)                    (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_0_get_equ_alpha_s2x_0(data)                (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_1                                         0x1816AB90
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_1_reg_addr                                 "0xB816AB90"
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_1_reg                                      0xB816AB90
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_1_inst_addr                                "0x0474"
#define  set_ATB_DEMOD_FREQ_EQU_ALPHA_S2X_1_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_EQU_ALPHA_S2X_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_EQU_ALPHA_S2X_1_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_EQU_ALPHA_S2X_1_reg))
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_1_equ_alpha_s2x_1_shift                    (0)
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_1_equ_alpha_s2x_1_mask                     (0x0000001F)
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_1_equ_alpha_s2x_1(data)                    (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_1_get_equ_alpha_s2x_1(data)                (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_2                                         0x1816AB94
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_2_reg_addr                                 "0xB816AB94"
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_2_reg                                      0xB816AB94
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_2_inst_addr                                "0x0475"
#define  set_ATB_DEMOD_FREQ_EQU_ALPHA_S2X_2_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_EQU_ALPHA_S2X_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_EQU_ALPHA_S2X_2_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_EQU_ALPHA_S2X_2_reg))
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_2_equ_alpha_s2x_2_shift                    (0)
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_2_equ_alpha_s2x_2_mask                     (0x0000001F)
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_2_equ_alpha_s2x_2(data)                    (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_EQU_ALPHA_S2X_2_get_equ_alpha_s2x_2(data)                (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_0                                      0x1816AB98
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_0_reg_addr                              "0xB816AB98"
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_0_reg                                   0xB816AB98
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_0_inst_addr                             "0x0476"
#define  set_ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_0_reg))
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_0_feed_b_alpha_s2x_0_shift              (0)
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_0_feed_b_alpha_s2x_0_mask               (0x00000007)
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_0_feed_b_alpha_s2x_0(data)              (0x00000007&(data))
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_0_get_feed_b_alpha_s2x_0(data)          (0x00000007&(data))

#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_1                                      0x1816AB9C
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_1_reg_addr                              "0xB816AB9C"
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_1_reg                                   0xB816AB9C
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_1_inst_addr                             "0x0477"
#define  set_ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_1_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_1_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_1_reg))
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_1_feed_b_alpha_s2x_1_shift              (0)
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_1_feed_b_alpha_s2x_1_mask               (0x00000007)
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_1_feed_b_alpha_s2x_1(data)              (0x00000007&(data))
#define  ATB_DEMOD_FREQ_FEED_B_ALPHA_S2X_1_get_feed_b_alpha_s2x_1(data)          (0x00000007&(data))

#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_0                                      0x1816ABA0
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_0_reg_addr                              "0xB816ABA0"
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_0_reg                                   0xB816ABA0
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_0_inst_addr                             "0x0478"
#define  set_ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_0_reg))
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_0_feed_f_alpha_s2x_0_shift              (0)
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_0_feed_f_alpha_s2x_0_mask               (0x00000007)
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_0_feed_f_alpha_s2x_0(data)              (0x00000007&(data))
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_0_get_feed_f_alpha_s2x_0(data)          (0x00000007&(data))

#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_1                                      0x1816ABA4
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_1_reg_addr                              "0xB816ABA4"
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_1_reg                                   0xB816ABA4
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_1_inst_addr                             "0x0479"
#define  set_ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_1_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_1_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_1_reg))
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_1_feed_f_alpha_s2x_1_shift              (0)
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_1_feed_f_alpha_s2x_1_mask               (0x00000007)
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_1_feed_f_alpha_s2x_1(data)              (0x00000007&(data))
#define  ATB_DEMOD_FREQ_FEED_F_ALPHA_S2X_1_get_feed_f_alpha_s2x_1(data)          (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_S2X                              0x1816ABA8
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_S2X_reg_addr                      "0xB816ABA8"
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_S2X_reg                           0xB816ABA8
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_S2X_inst_addr                     "0x047A"
#define  set_ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_S2X_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_S2X_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_S2X_reg))
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_S2X_params_main_path_index_s2x_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_S2X_params_main_path_index_s2x_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_S2X_params_main_path_index_s2x(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_MAIN_PATH_INDEX_S2X_get_params_main_path_index_s2x(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_S2X                                 0x1816ABAC
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_S2X_reg_addr                         "0xB816ABAC"
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_S2X_reg                              0xB816ABAC
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_S2X_inst_addr                        "0x047B"
#define  set_ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_S2X_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_S2X_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_S2X_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_S2X_params_feed_f_tap_n_s2x_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_S2X_params_feed_f_tap_n_s2x_mask     (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_S2X_params_feed_f_tap_n_s2x(data)    (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FEED_F_TAP_N_S2X_get_params_feed_f_tap_n_s2x(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_FEED_B_TAP_N_S2X                                        0x1816ABB0
#define  ATB_DEMOD_FREQ_FEED_B_TAP_N_S2X_reg_addr                                "0xB816ABB0"
#define  ATB_DEMOD_FREQ_FEED_B_TAP_N_S2X_reg                                     0xB816ABB0
#define  ATB_DEMOD_FREQ_FEED_B_TAP_N_S2X_inst_addr                               "0x047C"
#define  set_ATB_DEMOD_FREQ_FEED_B_TAP_N_S2X_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEED_B_TAP_N_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_FEED_B_TAP_N_S2X_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEED_B_TAP_N_S2X_reg))
#define  ATB_DEMOD_FREQ_FEED_B_TAP_N_S2X_feed_b_tap_n_s2x_shift                  (0)
#define  ATB_DEMOD_FREQ_FEED_B_TAP_N_S2X_feed_b_tap_n_s2x_mask                   (0x0000000F)
#define  ATB_DEMOD_FREQ_FEED_B_TAP_N_S2X_feed_b_tap_n_s2x(data)                  (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_FEED_B_TAP_N_S2X_get_feed_b_tap_n_s2x(data)              (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG                                0x1816ABB4
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_reg_addr                        "0xB816ABB4"
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_reg                             0xB816ABB4
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_inst_addr                       "0x047D"
#define  set_ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_reg))
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_manual_config_scramble_code_flag_shift (3)
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_pilot_train_use_pilot_phase_shift (2)
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_pilot_train_afterplllock_shift  (1)
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_dpfll_lose_lock_det_flag_shift  (0)
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_manual_config_scramble_code_flag_mask (0x00000008)
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_pilot_train_use_pilot_phase_mask (0x00000004)
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_pilot_train_afterplllock_mask   (0x00000002)
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_dpfll_lose_lock_det_flag_mask   (0x00000001)
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_manual_config_scramble_code_flag(data) (0x00000008&((data)<<3))
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_pilot_train_use_pilot_phase(data) (0x00000004&((data)<<2))
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_pilot_train_afterplllock(data)  (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_dpfll_lose_lock_det_flag(data)  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_get_manual_config_scramble_code_flag(data) ((0x00000008&(data))>>3)
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_get_pilot_train_use_pilot_phase(data) ((0x00000004&(data))>>2)
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_get_pilot_train_afterplllock(data) ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_DPFLL_LOSE_LOCK_DET_FLAG_get_dpfll_lose_lock_det_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_7_0                             0x1816ABB8
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_7_0_reg_addr                     "0xB816ABB8"
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_7_0_reg                          0xB816ABB8
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_7_0_inst_addr                    "0x047E"
#define  set_ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_7_0_reg))
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_7_0_scramble_code_gen_state_7_0_shift (0)
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_7_0_scramble_code_gen_state_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_7_0_scramble_code_gen_state_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_7_0_get_scramble_code_gen_state_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_15_8                            0x1816ABBC
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_15_8_reg_addr                    "0xB816ABBC"
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_15_8_reg                         0xB816ABBC
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_15_8_inst_addr                   "0x047F"
#define  set_ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_15_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_15_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_15_8_reg))
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_15_8_scramble_code_gen_state_15_8_shift (0)
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_15_8_scramble_code_gen_state_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_15_8_scramble_code_gen_state_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_15_8_get_scramble_code_gen_state_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_17_16                           0x1816ABC0
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_17_16_reg_addr                   "0xB816ABC0"
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_17_16_reg                        0xB816ABC0
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_17_16_inst_addr                  "0x0480"
#define  set_ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_17_16_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_17_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_17_16_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_17_16_reg))
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_17_16_scramble_code_gen_state_17_16_shift (0)
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_17_16_scramble_code_gen_state_17_16_mask (0x00000003)
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_17_16_scramble_code_gen_state_17_16(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_SCRAMBLE_CODE_GEN_STATE_17_16_get_scramble_code_gen_state_17_16(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_SCR_DET_TIMES_TH                                        0x1816ABC4
#define  ATB_DEMOD_FREQ_SCR_DET_TIMES_TH_reg_addr                                "0xB816ABC4"
#define  ATB_DEMOD_FREQ_SCR_DET_TIMES_TH_reg                                     0xB816ABC4
#define  ATB_DEMOD_FREQ_SCR_DET_TIMES_TH_inst_addr                               "0x0481"
#define  set_ATB_DEMOD_FREQ_SCR_DET_TIMES_TH_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_SCR_DET_TIMES_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_SCR_DET_TIMES_TH_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_SCR_DET_TIMES_TH_reg))
#define  ATB_DEMOD_FREQ_SCR_DET_TIMES_TH_scr_det_times_th_shift                  (0)
#define  ATB_DEMOD_FREQ_SCR_DET_TIMES_TH_scr_det_times_th_mask                   (0x00000003)
#define  ATB_DEMOD_FREQ_SCR_DET_TIMES_TH_scr_det_times_th(data)                  (0x00000003&(data))
#define  ATB_DEMOD_FREQ_SCR_DET_TIMES_TH_get_scr_det_times_th(data)              (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_SS2X                                   0x1816ABCC
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_SS2X_reg_addr                           "0xB816ABCC"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_SS2X_reg                                0xB816ABCC
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_SS2X_inst_addr                          "0x0482"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_SS2X_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_SS2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_SS2X_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_SS2X_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_SS2X_params_alpha_snr_ss2x_shift        (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_SS2X_params_alpha_snr_ss2x_mask         (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_SS2X_params_alpha_snr_ss2x(data)        (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_SNR_SS2X_get_params_alpha_snr_ss2x(data)    (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_7_0                             0x1816ABD0
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_7_0_reg_addr                     "0xB816ABD0"
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_7_0_reg                          0xB816ABD0
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_7_0_inst_addr                    "0x0483"
#define  set_ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_7_0_params_cfo_fft_snr_qpsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_7_0_params_cfo_fft_snr_qpsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_7_0_params_cfo_fft_snr_qpsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_7_0_get_params_cfo_fft_snr_qpsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_9_8                             0x1816ABD4
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_9_8_reg_addr                     "0xB816ABD4"
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_9_8_reg                          0xB816ABD4
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_9_8_inst_addr                    "0x0484"
#define  set_ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_9_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_9_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_9_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_9_8_params_cfo_fft_snr_qpsk_9_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_9_8_params_cfo_fft_snr_qpsk_9_8_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_9_8_params_cfo_fft_snr_qpsk_9_8(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_QPSK_9_8_get_params_cfo_fft_snr_qpsk_9_8(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_7_0                             0x1816ABD8
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_7_0_reg_addr                     "0xB816ABD8"
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_7_0_reg                          0xB816ABD8
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_7_0_inst_addr                    "0x0485"
#define  set_ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_7_0_params_cfo_fft_snr_8psk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_7_0_params_cfo_fft_snr_8psk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_7_0_params_cfo_fft_snr_8psk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_7_0_get_params_cfo_fft_snr_8psk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_9_8                             0x1816ABDC
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_9_8_reg_addr                     "0xB816ABDC"
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_9_8_reg                          0xB816ABDC
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_9_8_inst_addr                    "0x0486"
#define  set_ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_9_8_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_9_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_9_8_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_9_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_9_8_params_cfo_fft_snr_8psk_9_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_9_8_params_cfo_fft_snr_8psk_9_8_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_9_8_params_cfo_fft_snr_8psk_9_8(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_FFT_SNR_8PSK_9_8_get_params_cfo_fft_snr_8psk_9_8(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_7_0         0x1816ABE0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_7_0_reg_addr "0xB816ABE0"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_7_0_reg      0xB816ABE0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_7_0_inst_addr "0x0487"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_7_0_reg  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_7_0_params_s2xsync_state23_header_detect_vcm_th_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_7_0_params_s2xsync_state23_header_detect_vcm_th_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_7_0_params_s2xsync_state23_header_detect_vcm_th_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_7_0_get_params_s2xsync_state23_header_detect_vcm_th_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_8           0x1816ABE4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_8_reg_addr   "0xB816ABE4"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_8_reg        0xB816ABE4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_8_inst_addr  "0x0488"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_8_reg    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_8_params_s2xsync_state23_header_detect_vcm_th_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_8_params_s2xsync_state23_header_detect_vcm_th_8_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_8_params_s2xsync_state23_header_detect_vcm_th_8(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_VCM_TH_8_get_params_s2xsync_state23_header_detect_vcm_th_8(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_7_0         0x1816ABE8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_7_0_reg_addr "0xB816ABE8"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_7_0_reg      0xB816ABE8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_7_0_inst_addr "0x0489"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_7_0_reg  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_7_0_params_s2xsync_state23_header_detect_ccm_th_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_7_0_params_s2xsync_state23_header_detect_ccm_th_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_7_0_params_s2xsync_state23_header_detect_ccm_th_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_7_0_get_params_s2xsync_state23_header_detect_ccm_th_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_8           0x1816ABEC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_8_reg_addr   "0xB816ABEC"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_8_reg        0xB816ABEC
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_8_inst_addr  "0x048A"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_8_reg    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_8_params_s2xsync_state23_header_detect_ccm_th_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_8_params_s2xsync_state23_header_detect_ccm_th_8_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_8_params_s2xsync_state23_header_detect_ccm_th_8(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_STATE23_HEADER_DETECT_CCM_TH_8_get_params_s2xsync_state23_header_detect_ccm_th_8(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG                 0x1816ABF0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_reg_addr         "0xB816ABF0"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_reg              0xB816ABF0
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_inst_addr        "0x048B"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_s2x_support_64apsk_flag_shift (4)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_s2s2x_ccm_flag_shift (3)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_use_mac_ccm_flag_shift (2)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_use_mac_sis_flag_shift (1)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_s2xsync_s2x_support_iq_swap_flag_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_s2x_support_64apsk_flag_mask (0x00000010)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_s2s2x_ccm_flag_mask (0x00000008)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_use_mac_ccm_flag_mask (0x00000004)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_use_mac_sis_flag_mask (0x00000002)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_s2xsync_s2x_support_iq_swap_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_s2x_support_64apsk_flag(data) (0x00000010&((data)<<4))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_s2s2x_ccm_flag(data) (0x00000008&((data)<<3))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_use_mac_ccm_flag(data) (0x00000004&((data)<<2))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_use_mac_sis_flag(data) (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_params_s2xsync_s2x_support_iq_swap_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_get_params_s2x_support_64apsk_flag(data) ((0x00000010&(data))>>4)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_get_params_s2s2x_ccm_flag(data) ((0x00000008&(data))>>3)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_get_params_use_mac_ccm_flag(data) ((0x00000004&(data))>>2)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_get_params_use_mac_sis_flag(data) ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_S2X_SUPPORT_IQ_SWAP_FLAG_get_params_s2xsync_s2x_support_iq_swap_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_7_0                  0x1816ABF4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_7_0_reg_addr          "0xB816ABF4"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_7_0_reg               0xB816ABF4
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_7_0_inst_addr         "0x048C"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_7_0_reg(data)     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_7_0_reg           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_7_0_params_s2xsync_dummy_pilots_length_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_7_0_params_s2xsync_dummy_pilots_length_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_7_0_params_s2xsync_dummy_pilots_length_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_7_0_get_params_s2xsync_dummy_pilots_length_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_13_8                 0x1816ABF8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_13_8_reg_addr         "0xB816ABF8"
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_13_8_reg              0xB816ABF8
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_13_8_inst_addr        "0x048D"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_13_8_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_13_8_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_13_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_13_8_params_s2xsync_dummy_pilots_length_13_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_13_8_params_s2xsync_dummy_pilots_length_13_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_13_8_params_s2xsync_dummy_pilots_length_13_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2XSYNC_DUMMY_PILOTS_LENGTH_13_8_get_params_s2xsync_dummy_pilots_length_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0                                      0x1816ABFC
#define  ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_reg_addr                              "0xB816ABFC"
#define  ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_reg                                   0xB816ABFC
#define  ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_inst_addr                             "0x048E"
#define  set_ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_reg))
#define  ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_scramble_code_num_2_0_shift           (2)
#define  ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_ro_dfpll_state_1_0_shift              (0)
#define  ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_scramble_code_num_2_0_mask            (0x0000001C)
#define  ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_ro_dfpll_state_1_0_mask               (0x00000003)
#define  ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_scramble_code_num_2_0(data)           (0x0000001C&((data)<<2))
#define  ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_ro_dfpll_state_1_0(data)              (0x00000003&(data))
#define  ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_get_scramble_code_num_2_0(data)       ((0x0000001C&(data))>>2)
#define  ATB_DEMOD_FREQ_RO_DFPLL_STATE_1_0_get_ro_dfpll_state_1_0(data)          (0x00000003&(data))

#define  ATB_DEMOD_FREQ_DVBS_TRAIN_FLAG_1_0                                     0x1816B000
#define  ATB_DEMOD_FREQ_DVBS_TRAIN_FLAG_1_0_reg_addr                             "0xB816B000"
#define  ATB_DEMOD_FREQ_DVBS_TRAIN_FLAG_1_0_reg                                  0xB816B000
#define  ATB_DEMOD_FREQ_DVBS_TRAIN_FLAG_1_0_inst_addr                            "0x048F"
#define  set_ATB_DEMOD_FREQ_DVBS_TRAIN_FLAG_1_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_TRAIN_FLAG_1_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS_TRAIN_FLAG_1_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_TRAIN_FLAG_1_0_reg))
#define  ATB_DEMOD_FREQ_DVBS_TRAIN_FLAG_1_0_dvbs_train_flag_1_0_shift            (0)
#define  ATB_DEMOD_FREQ_DVBS_TRAIN_FLAG_1_0_dvbs_train_flag_1_0_mask             (0x00000003)
#define  ATB_DEMOD_FREQ_DVBS_TRAIN_FLAG_1_0_dvbs_train_flag_1_0(data)            (0x00000003&(data))
#define  ATB_DEMOD_FREQ_DVBS_TRAIN_FLAG_1_0_get_dvbs_train_flag_1_0(data)        (0x00000003&(data))

#define  ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE                                       0x1816B004
#define  ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_reg_addr                               "0xB816B004"
#define  ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_reg                                    0xB816B004
#define  ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_inst_addr                              "0x0490"
#define  set_ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_reg))
#define  ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_cfo_correct_switch_flag_shift          (1)
#define  ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_dvbs_pll_cfo_sw_en_shift               (0)
#define  ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_cfo_correct_switch_flag_mask           (0x00000002)
#define  ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_dvbs_pll_cfo_sw_en_mask                (0x00000001)
#define  ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_cfo_correct_switch_flag(data)          (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_dvbs_pll_cfo_sw_en(data)               (0x00000001&(data))
#define  ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_get_cfo_correct_switch_flag(data)      ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_DVBS_CFO_FFT_DONE_get_dvbs_pll_cfo_sw_en(data)           (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CFO_CORRECT_SWITCH_FLAG                                 0x1816B008
#define  ATB_DEMOD_FREQ_CFO_CORRECT_SWITCH_FLAG_reg_addr                         "0xB816B008"
#define  ATB_DEMOD_FREQ_CFO_CORRECT_SWITCH_FLAG_reg                              0xB816B008
#define  ATB_DEMOD_FREQ_CFO_CORRECT_SWITCH_FLAG_inst_addr                        "0x0491"
#define  set_ATB_DEMOD_FREQ_CFO_CORRECT_SWITCH_FLAG_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_CFO_CORRECT_SWITCH_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_CFO_CORRECT_SWITCH_FLAG_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CFO_CORRECT_SWITCH_FLAG_reg))
#define  ATB_DEMOD_FREQ_CFO_CORRECT_SWITCH_FLAG_dvbs_cfo_fft_done_shift          (0)
#define  ATB_DEMOD_FREQ_CFO_CORRECT_SWITCH_FLAG_dvbs_cfo_fft_done_mask           (0x00000001)
#define  ATB_DEMOD_FREQ_CFO_CORRECT_SWITCH_FLAG_dvbs_cfo_fft_done(data)          (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CFO_CORRECT_SWITCH_FLAG_get_dvbs_cfo_fft_done(data)      (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_7_0                                        0x1816B00C
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_7_0_reg_addr                                "0xB816B00C"
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_7_0_reg                                     0xB816B00C
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_7_0_inst_addr                               "0x0492"
#define  set_ATB_DEMOD_FREQ_RO_EQU_SCALE_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_EQU_SCALE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_EQU_SCALE_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_EQU_SCALE_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_7_0_ro_equ_scale_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_7_0_ro_equ_scale_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_7_0_ro_equ_scale_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_7_0_get_ro_equ_scale_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_10_8                                       0x1816B010
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_10_8_reg_addr                               "0xB816B010"
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_10_8_reg                                    0xB816B010
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_10_8_inst_addr                              "0x0493"
#define  set_ATB_DEMOD_FREQ_RO_EQU_SCALE_10_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_EQU_SCALE_10_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_EQU_SCALE_10_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_EQU_SCALE_10_8_reg))
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_10_8_ro_equ_scale_10_8_shift                (0)
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_10_8_ro_equ_scale_10_8_mask                 (0x00000007)
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_10_8_ro_equ_scale_10_8(data)                (0x00000007&(data))
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_10_8_get_ro_equ_scale_10_8(data)            (0x00000007&(data))

#define  ATB_DEMOD_FREQ_DVBS_PLL_STATE_1_0                                      0x1816B014
#define  ATB_DEMOD_FREQ_DVBS_PLL_STATE_1_0_reg_addr                              "0xB816B014"
#define  ATB_DEMOD_FREQ_DVBS_PLL_STATE_1_0_reg                                   0xB816B014
#define  ATB_DEMOD_FREQ_DVBS_PLL_STATE_1_0_inst_addr                             "0x0494"
#define  set_ATB_DEMOD_FREQ_DVBS_PLL_STATE_1_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_PLL_STATE_1_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS_PLL_STATE_1_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_PLL_STATE_1_0_reg))
#define  ATB_DEMOD_FREQ_DVBS_PLL_STATE_1_0_dvbs_pll_state_1_0_shift              (0)
#define  ATB_DEMOD_FREQ_DVBS_PLL_STATE_1_0_dvbs_pll_state_1_0_mask               (0x00000003)
#define  ATB_DEMOD_FREQ_DVBS_PLL_STATE_1_0_dvbs_pll_state_1_0(data)              (0x00000003&(data))
#define  ATB_DEMOD_FREQ_DVBS_PLL_STATE_1_0_get_dvbs_pll_state_1_0(data)          (0x00000003&(data))

#define  ATB_DEMOD_FREQ_O_PLL_REG_7_0                                           0x1816B018
#define  ATB_DEMOD_FREQ_O_PLL_REG_7_0_reg_addr                                   "0xB816B018"
#define  ATB_DEMOD_FREQ_O_PLL_REG_7_0_reg                                        0xB816B018
#define  ATB_DEMOD_FREQ_O_PLL_REG_7_0_inst_addr                                  "0x0495"
#define  set_ATB_DEMOD_FREQ_O_PLL_REG_7_0_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_PLL_REG_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_O_PLL_REG_7_0_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_PLL_REG_7_0_reg))
#define  ATB_DEMOD_FREQ_O_PLL_REG_7_0_o_pll_reg_7_0_shift                        (0)
#define  ATB_DEMOD_FREQ_O_PLL_REG_7_0_o_pll_reg_7_0_mask                         (0x000000FF)
#define  ATB_DEMOD_FREQ_O_PLL_REG_7_0_o_pll_reg_7_0(data)                        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_O_PLL_REG_7_0_get_o_pll_reg_7_0(data)                    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_O_PLL_REG_15_8                                          0x1816B01C
#define  ATB_DEMOD_FREQ_O_PLL_REG_15_8_reg_addr                                  "0xB816B01C"
#define  ATB_DEMOD_FREQ_O_PLL_REG_15_8_reg                                       0xB816B01C
#define  ATB_DEMOD_FREQ_O_PLL_REG_15_8_inst_addr                                 "0x0496"
#define  set_ATB_DEMOD_FREQ_O_PLL_REG_15_8_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_PLL_REG_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_O_PLL_REG_15_8_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_PLL_REG_15_8_reg))
#define  ATB_DEMOD_FREQ_O_PLL_REG_15_8_o_pll_reg_15_8_shift                      (0)
#define  ATB_DEMOD_FREQ_O_PLL_REG_15_8_o_pll_reg_15_8_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_O_PLL_REG_15_8_o_pll_reg_15_8(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_O_PLL_REG_15_8_get_o_pll_reg_15_8(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_O_PLL_REG_23_16                                         0x1816B020
#define  ATB_DEMOD_FREQ_O_PLL_REG_23_16_reg_addr                                 "0xB816B020"
#define  ATB_DEMOD_FREQ_O_PLL_REG_23_16_reg                                      0xB816B020
#define  ATB_DEMOD_FREQ_O_PLL_REG_23_16_inst_addr                                "0x0497"
#define  set_ATB_DEMOD_FREQ_O_PLL_REG_23_16_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_PLL_REG_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_O_PLL_REG_23_16_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_PLL_REG_23_16_reg))
#define  ATB_DEMOD_FREQ_O_PLL_REG_23_16_o_pll_reg_23_16_shift                    (0)
#define  ATB_DEMOD_FREQ_O_PLL_REG_23_16_o_pll_reg_23_16_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_O_PLL_REG_23_16_o_pll_reg_23_16(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_O_PLL_REG_23_16_get_o_pll_reg_23_16(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_O_PLL_REG_30_24                                         0x1816B024
#define  ATB_DEMOD_FREQ_O_PLL_REG_30_24_reg_addr                                 "0xB816B024"
#define  ATB_DEMOD_FREQ_O_PLL_REG_30_24_reg                                      0xB816B024
#define  ATB_DEMOD_FREQ_O_PLL_REG_30_24_inst_addr                                "0x0498"
#define  set_ATB_DEMOD_FREQ_O_PLL_REG_30_24_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_PLL_REG_30_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_O_PLL_REG_30_24_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_PLL_REG_30_24_reg))
#define  ATB_DEMOD_FREQ_O_PLL_REG_30_24_o_pll_reg_30_24_shift                    (0)
#define  ATB_DEMOD_FREQ_O_PLL_REG_30_24_o_pll_reg_30_24_mask                     (0x0000007F)
#define  ATB_DEMOD_FREQ_O_PLL_REG_30_24_o_pll_reg_30_24(data)                    (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_O_PLL_REG_30_24_get_o_pll_reg_30_24(data)                (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_7_0                                        0x1816B028
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_7_0_reg_addr                                "0xB816B028"
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_7_0_reg                                     0xB816B028
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_7_0_inst_addr                               "0x0499"
#define  set_ATB_DEMOD_FREQ_DVBS_PLL_PHI_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_PLL_PHI_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS_PLL_PHI_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_PLL_PHI_7_0_reg))
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_7_0_dvbs_pll_phi_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_7_0_dvbs_pll_phi_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_7_0_dvbs_pll_phi_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_7_0_get_dvbs_pll_phi_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_15_8                                       0x1816B02C
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_15_8_reg_addr                               "0xB816B02C"
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_15_8_reg                                    0xB816B02C
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_15_8_inst_addr                              "0x049A"
#define  set_ATB_DEMOD_FREQ_DVBS_PLL_PHI_15_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_PLL_PHI_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS_PLL_PHI_15_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_PLL_PHI_15_8_reg))
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_15_8_dvbs_pll_phi_15_8_shift                (0)
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_15_8_dvbs_pll_phi_15_8_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_15_8_dvbs_pll_phi_15_8(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_15_8_get_dvbs_pll_phi_15_8(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_20_16                                      0x1816B030
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_20_16_reg_addr                              "0xB816B030"
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_20_16_reg                                   0xB816B030
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_20_16_inst_addr                             "0x049B"
#define  set_ATB_DEMOD_FREQ_DVBS_PLL_PHI_20_16_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_PLL_PHI_20_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS_PLL_PHI_20_16_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_PLL_PHI_20_16_reg))
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_20_16_dvbs_pll_phi_20_16_shift              (0)
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_20_16_dvbs_pll_phi_20_16_mask               (0x0000001F)
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_20_16_dvbs_pll_phi_20_16(data)              (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_DVBS_PLL_PHI_20_16_get_dvbs_pll_phi_20_16(data)          (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_7_0                                     0x1816B034
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_7_0_reg_addr                             "0xB816B034"
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_7_0_reg                                  0xB816B034
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_7_0_inst_addr                            "0x049C"
#define  set_ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_7_0_reg))
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_7_0_data_lock_alpha_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_7_0_data_lock_alpha_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_7_0_data_lock_alpha_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_7_0_get_data_lock_alpha_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_15_8                                    0x1816B038
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_15_8_reg_addr                            "0xB816B038"
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_15_8_reg                                 0xB816B038
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_15_8_inst_addr                           "0x049D"
#define  set_ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_15_8_reg))
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_15_8_data_lock_alpha_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_15_8_data_lock_alpha_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_15_8_data_lock_alpha_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_15_8_get_data_lock_alpha_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_16                                      0x1816B03C
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_16_reg_addr                              "0xB816B03C"
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_16_reg                                   0xB816B03C
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_16_inst_addr                             "0x049E"
#define  set_ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_16_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_16_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_16_reg))
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_16_data_lock_alpha_16_shift              (0)
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_16_data_lock_alpha_16_mask               (0x00000001)
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_16_data_lock_alpha_16(data)              (0x00000001&(data))
#define  ATB_DEMOD_FREQ_DATA_LOCK_ALPHA_16_get_data_lock_alpha_16(data)          (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PLL_LOCK_SUCCESS_CNT_5_0                                0x1816B040
#define  ATB_DEMOD_FREQ_PLL_LOCK_SUCCESS_CNT_5_0_reg_addr                        "0xB816B040"
#define  ATB_DEMOD_FREQ_PLL_LOCK_SUCCESS_CNT_5_0_reg                             0xB816B040
#define  ATB_DEMOD_FREQ_PLL_LOCK_SUCCESS_CNT_5_0_inst_addr                       "0x049F"
#define  set_ATB_DEMOD_FREQ_PLL_LOCK_SUCCESS_CNT_5_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_LOCK_SUCCESS_CNT_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PLL_LOCK_SUCCESS_CNT_5_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_LOCK_SUCCESS_CNT_5_0_reg))
#define  ATB_DEMOD_FREQ_PLL_LOCK_SUCCESS_CNT_5_0_pll_lock_success_cnt_5_0_shift  (0)
#define  ATB_DEMOD_FREQ_PLL_LOCK_SUCCESS_CNT_5_0_pll_lock_success_cnt_5_0_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PLL_LOCK_SUCCESS_CNT_5_0_pll_lock_success_cnt_5_0(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PLL_LOCK_SUCCESS_CNT_5_0_get_pll_lock_success_cnt_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PLL_LOCK_FAIL_CNT_5_0                                   0x1816B044
#define  ATB_DEMOD_FREQ_PLL_LOCK_FAIL_CNT_5_0_reg_addr                           "0xB816B044"
#define  ATB_DEMOD_FREQ_PLL_LOCK_FAIL_CNT_5_0_reg                                0xB816B044
#define  ATB_DEMOD_FREQ_PLL_LOCK_FAIL_CNT_5_0_inst_addr                          "0x04A0"
#define  set_ATB_DEMOD_FREQ_PLL_LOCK_FAIL_CNT_5_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_LOCK_FAIL_CNT_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PLL_LOCK_FAIL_CNT_5_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_LOCK_FAIL_CNT_5_0_reg))
#define  ATB_DEMOD_FREQ_PLL_LOCK_FAIL_CNT_5_0_pll_lock_fail_cnt_5_0_shift        (0)
#define  ATB_DEMOD_FREQ_PLL_LOCK_FAIL_CNT_5_0_pll_lock_fail_cnt_5_0_mask         (0x0000003F)
#define  ATB_DEMOD_FREQ_PLL_LOCK_FAIL_CNT_5_0_pll_lock_fail_cnt_5_0(data)        (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PLL_LOCK_FAIL_CNT_5_0_get_pll_lock_fail_cnt_5_0(data)    (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PLL_RESET_CNT_2_0                                       0x1816B048
#define  ATB_DEMOD_FREQ_PLL_RESET_CNT_2_0_reg_addr                               "0xB816B048"
#define  ATB_DEMOD_FREQ_PLL_RESET_CNT_2_0_reg                                    0xB816B048
#define  ATB_DEMOD_FREQ_PLL_RESET_CNT_2_0_inst_addr                              "0x04A1"
#define  set_ATB_DEMOD_FREQ_PLL_RESET_CNT_2_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_RESET_CNT_2_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PLL_RESET_CNT_2_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PLL_RESET_CNT_2_0_reg))
#define  ATB_DEMOD_FREQ_PLL_RESET_CNT_2_0_pll_reset_cnt_2_0_shift                (0)
#define  ATB_DEMOD_FREQ_PLL_RESET_CNT_2_0_pll_reset_cnt_2_0_mask                 (0x00000007)
#define  ATB_DEMOD_FREQ_PLL_RESET_CNT_2_0_pll_reset_cnt_2_0(data)                (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PLL_RESET_CNT_2_0_get_pll_reset_cnt_2_0(data)            (0x00000007&(data))

#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_7_0                                     0x1816B04C
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_7_0_reg_addr                             "0xB816B04C"
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_7_0_reg                                  0xB816B04C
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_7_0_inst_addr                            "0x04A2"
#define  set_ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_7_0_reg))
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_7_0_dvbs2_inv_sigma_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_7_0_dvbs2_inv_sigma_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_7_0_dvbs2_inv_sigma_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_7_0_get_dvbs2_inv_sigma_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_15_8                                    0x1816B050
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_15_8_reg_addr                            "0xB816B050"
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_15_8_reg                                 0xB816B050
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_15_8_inst_addr                           "0x04A3"
#define  set_ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_15_8_reg))
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_15_8_dvbs2_inv_sigma_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_15_8_dvbs2_inv_sigma_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_15_8_dvbs2_inv_sigma_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBS2_INV_SIGMA_15_8_get_dvbs2_inv_sigma_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FRAME_SYNC_STATE_4_0                                    0x1816B054
#define  ATB_DEMOD_FREQ_FRAME_SYNC_STATE_4_0_reg_addr                            "0xB816B054"
#define  ATB_DEMOD_FREQ_FRAME_SYNC_STATE_4_0_reg                                 0xB816B054
#define  ATB_DEMOD_FREQ_FRAME_SYNC_STATE_4_0_inst_addr                           "0x04A4"
#define  set_ATB_DEMOD_FREQ_FRAME_SYNC_STATE_4_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_FRAME_SYNC_STATE_4_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_FRAME_SYNC_STATE_4_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_FRAME_SYNC_STATE_4_0_reg))
#define  ATB_DEMOD_FREQ_FRAME_SYNC_STATE_4_0_frame_sync_state_4_0_shift          (0)
#define  ATB_DEMOD_FREQ_FRAME_SYNC_STATE_4_0_frame_sync_state_4_0_mask           (0x0000001F)
#define  ATB_DEMOD_FREQ_FRAME_SYNC_STATE_4_0_frame_sync_state_4_0(data)          (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_FRAME_SYNC_STATE_4_0_get_frame_sync_state_4_0(data)      (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_DVBS_IQ_SWAP                                            0x1816B058
#define  ATB_DEMOD_FREQ_DVBS_IQ_SWAP_reg_addr                                    "0xB816B058"
#define  ATB_DEMOD_FREQ_DVBS_IQ_SWAP_reg                                         0xB816B058
#define  ATB_DEMOD_FREQ_DVBS_IQ_SWAP_inst_addr                                   "0x04A5"
#define  set_ATB_DEMOD_FREQ_DVBS_IQ_SWAP_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_IQ_SWAP_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBS_IQ_SWAP_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBS_IQ_SWAP_reg))
#define  ATB_DEMOD_FREQ_DVBS_IQ_SWAP_dvbs_iq_swap_shift                          (0)
#define  ATB_DEMOD_FREQ_DVBS_IQ_SWAP_dvbs_iq_swap_mask                           (0x00000001)
#define  ATB_DEMOD_FREQ_DVBS_IQ_SWAP_dvbs_iq_swap(data)                          (0x00000001&(data))
#define  ATB_DEMOD_FREQ_DVBS_IQ_SWAP_get_dvbs_iq_swap(data)                      (0x00000001&(data))

#define  ATB_DEMOD_FREQ_FRAME_SYNC_FOUND                                        0x1816B05C
#define  ATB_DEMOD_FREQ_FRAME_SYNC_FOUND_reg_addr                                "0xB816B05C"
#define  ATB_DEMOD_FREQ_FRAME_SYNC_FOUND_reg                                     0xB816B05C
#define  ATB_DEMOD_FREQ_FRAME_SYNC_FOUND_inst_addr                               "0x04A6"
#define  set_ATB_DEMOD_FREQ_FRAME_SYNC_FOUND_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_FRAME_SYNC_FOUND_reg)=data)
#define  get_ATB_DEMOD_FREQ_FRAME_SYNC_FOUND_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FRAME_SYNC_FOUND_reg))
#define  ATB_DEMOD_FREQ_FRAME_SYNC_FOUND_frame_sync_found_shift                  (0)
#define  ATB_DEMOD_FREQ_FRAME_SYNC_FOUND_frame_sync_found_mask                   (0x00000001)
#define  ATB_DEMOD_FREQ_FRAME_SYNC_FOUND_frame_sync_found(data)                  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_FRAME_SYNC_FOUND_get_frame_sync_found(data)              (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_SYNC_STATE_2_0                                       0x1816B060
#define  ATB_DEMOD_FREQ_RO_SYNC_STATE_2_0_reg_addr                               "0xB816B060"
#define  ATB_DEMOD_FREQ_RO_SYNC_STATE_2_0_reg                                    0xB816B060
#define  ATB_DEMOD_FREQ_RO_SYNC_STATE_2_0_inst_addr                              "0x04A7"
#define  set_ATB_DEMOD_FREQ_RO_SYNC_STATE_2_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_SYNC_STATE_2_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_SYNC_STATE_2_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_SYNC_STATE_2_0_reg))
#define  ATB_DEMOD_FREQ_RO_SYNC_STATE_2_0_ro_sync_state_2_0_shift                (0)
#define  ATB_DEMOD_FREQ_RO_SYNC_STATE_2_0_ro_sync_state_2_0_mask                 (0x00000007)
#define  ATB_DEMOD_FREQ_RO_SYNC_STATE_2_0_ro_sync_state_2_0(data)                (0x00000007&(data))
#define  ATB_DEMOD_FREQ_RO_SYNC_STATE_2_0_get_ro_sync_state_2_0(data)            (0x00000007&(data))

#define  ATB_DEMOD_FREQ_S2X_SYNC_SWAP_FLAG                                      0x1816B064
#define  ATB_DEMOD_FREQ_S2X_SYNC_SWAP_FLAG_reg_addr                              "0xB816B064"
#define  ATB_DEMOD_FREQ_S2X_SYNC_SWAP_FLAG_reg                                   0xB816B064
#define  ATB_DEMOD_FREQ_S2X_SYNC_SWAP_FLAG_inst_addr                             "0x04A8"
#define  set_ATB_DEMOD_FREQ_S2X_SYNC_SWAP_FLAG_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2X_SYNC_SWAP_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2X_SYNC_SWAP_FLAG_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2X_SYNC_SWAP_FLAG_reg))
#define  ATB_DEMOD_FREQ_S2X_SYNC_SWAP_FLAG_s2x_sync_swap_flag_shift              (0)
#define  ATB_DEMOD_FREQ_S2X_SYNC_SWAP_FLAG_s2x_sync_swap_flag_mask               (0x00000001)
#define  ATB_DEMOD_FREQ_S2X_SYNC_SWAP_FLAG_s2x_sync_swap_flag(data)              (0x00000001&(data))
#define  ATB_DEMOD_FREQ_S2X_SYNC_SWAP_FLAG_get_s2x_sync_swap_flag(data)          (0x00000001&(data))

#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_7_0                                 0x1816B068
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_7_0_reg_addr                         "0xB816B068"
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_7_0_reg                              0xB816B068
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_7_0_inst_addr                        "0x04A9"
#define  set_ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_7_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_7_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_7_0_reg))
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_7_0_header_decode_value_7_0_shift    (0)
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_7_0_header_decode_value_7_0_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_7_0_header_decode_value_7_0(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_7_0_get_header_decode_value_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_8                                   0x1816B06C
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_8_reg_addr                           "0xB816B06C"
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_8_reg                                0xB816B06C
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_8_inst_addr                          "0x04AA"
#define  set_ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_8_reg))
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_8_header_decode_value_8_shift        (0)
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_8_header_decode_value_8_mask         (0x00000001)
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_8_header_decode_value_8(data)        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_HEADER_DECODE_VALUE_8_get_header_decode_value_8(data)    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_7_0                               0x1816B070
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_7_0_reg_addr                       "0xB816B070"
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_7_0_reg                            0xB816B070
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_7_0_inst_addr                      "0x04AB"
#define  set_ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_7_0_reg))
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_7_0_header_2_decode_value_7_0_shift (0)
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_7_0_header_2_decode_value_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_7_0_header_2_decode_value_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_7_0_get_header_2_decode_value_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_8                                 0x1816B074
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_8_reg_addr                         "0xB816B074"
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_8_reg                              0xB816B074
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_8_inst_addr                        "0x04AC"
#define  set_ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_8_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_8_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_8_reg))
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_8_header_2_decode_value_8_shift    (0)
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_8_header_2_decode_value_8_mask     (0x00000001)
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_8_header_2_decode_value_8(data)    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_HEADER_2_DECODE_VALUE_8_get_header_2_decode_value_8(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_INPUT_SYNC_STATE_FLAG                                0x1816B078
#define  ATB_DEMOD_FREQ_RO_INPUT_SYNC_STATE_FLAG_reg_addr                        "0xB816B078"
#define  ATB_DEMOD_FREQ_RO_INPUT_SYNC_STATE_FLAG_reg                             0xB816B078
#define  ATB_DEMOD_FREQ_RO_INPUT_SYNC_STATE_FLAG_inst_addr                       "0x04AD"
#define  set_ATB_DEMOD_FREQ_RO_INPUT_SYNC_STATE_FLAG_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_INPUT_SYNC_STATE_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_INPUT_SYNC_STATE_FLAG_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_INPUT_SYNC_STATE_FLAG_reg))
#define  ATB_DEMOD_FREQ_RO_INPUT_SYNC_STATE_FLAG_ro_input_sync_state_flag_shift  (0)
#define  ATB_DEMOD_FREQ_RO_INPUT_SYNC_STATE_FLAG_ro_input_sync_state_flag_mask   (0x00000001)
#define  ATB_DEMOD_FREQ_RO_INPUT_SYNC_STATE_FLAG_ro_input_sync_state_flag(data)  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_INPUT_SYNC_STATE_FLAG_get_ro_input_sync_state_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_HEADER_CFO_7_0                                          0x1816B07C
#define  ATB_DEMOD_FREQ_HEADER_CFO_7_0_reg_addr                                  "0xB816B07C"
#define  ATB_DEMOD_FREQ_HEADER_CFO_7_0_reg                                       0xB816B07C
#define  ATB_DEMOD_FREQ_HEADER_CFO_7_0_inst_addr                                 "0x04AE"
#define  set_ATB_DEMOD_FREQ_HEADER_CFO_7_0_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_CFO_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_HEADER_CFO_7_0_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_CFO_7_0_reg))
#define  ATB_DEMOD_FREQ_HEADER_CFO_7_0_header_cfo_7_0_shift                      (0)
#define  ATB_DEMOD_FREQ_HEADER_CFO_7_0_header_cfo_7_0_mask                       (0x000000FF)
#define  ATB_DEMOD_FREQ_HEADER_CFO_7_0_header_cfo_7_0(data)                      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_HEADER_CFO_7_0_get_header_cfo_7_0(data)                  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_HEADER_CFO_15_8                                         0x1816B080
#define  ATB_DEMOD_FREQ_HEADER_CFO_15_8_reg_addr                                 "0xB816B080"
#define  ATB_DEMOD_FREQ_HEADER_CFO_15_8_reg                                      0xB816B080
#define  ATB_DEMOD_FREQ_HEADER_CFO_15_8_inst_addr                                "0x04AF"
#define  set_ATB_DEMOD_FREQ_HEADER_CFO_15_8_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_CFO_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_HEADER_CFO_15_8_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_CFO_15_8_reg))
#define  ATB_DEMOD_FREQ_HEADER_CFO_15_8_header_cfo_15_8_shift                    (0)
#define  ATB_DEMOD_FREQ_HEADER_CFO_15_8_header_cfo_15_8_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_HEADER_CFO_15_8_header_cfo_15_8(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_HEADER_CFO_15_8_get_header_cfo_15_8(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_HEADER_CFO_23_16                                        0x1816B084
#define  ATB_DEMOD_FREQ_HEADER_CFO_23_16_reg_addr                                "0xB816B084"
#define  ATB_DEMOD_FREQ_HEADER_CFO_23_16_reg                                     0xB816B084
#define  ATB_DEMOD_FREQ_HEADER_CFO_23_16_inst_addr                               "0x04B0"
#define  set_ATB_DEMOD_FREQ_HEADER_CFO_23_16_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_CFO_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_HEADER_CFO_23_16_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_CFO_23_16_reg))
#define  ATB_DEMOD_FREQ_HEADER_CFO_23_16_header_cfo_23_16_shift                  (0)
#define  ATB_DEMOD_FREQ_HEADER_CFO_23_16_header_cfo_23_16_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_HEADER_CFO_23_16_header_cfo_23_16(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_HEADER_CFO_23_16_get_header_cfo_23_16(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FRAME_SIGNALLING_CHANGE_FLAG                            0x1816B088
#define  ATB_DEMOD_FREQ_FRAME_SIGNALLING_CHANGE_FLAG_reg_addr                    "0xB816B088"
#define  ATB_DEMOD_FREQ_FRAME_SIGNALLING_CHANGE_FLAG_reg                         0xB816B088
#define  ATB_DEMOD_FREQ_FRAME_SIGNALLING_CHANGE_FLAG_inst_addr                   "0x04B1"
#define  set_ATB_DEMOD_FREQ_FRAME_SIGNALLING_CHANGE_FLAG_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_FRAME_SIGNALLING_CHANGE_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_FRAME_SIGNALLING_CHANGE_FLAG_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_FRAME_SIGNALLING_CHANGE_FLAG_reg))
#define  ATB_DEMOD_FREQ_FRAME_SIGNALLING_CHANGE_FLAG_frame_signalling_change_flag_shift (0)
#define  ATB_DEMOD_FREQ_FRAME_SIGNALLING_CHANGE_FLAG_frame_signalling_change_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_FRAME_SIGNALLING_CHANGE_FLAG_frame_signalling_change_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_FRAME_SIGNALLING_CHANGE_FLAG_get_frame_signalling_change_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_HEADER_IS_VCM_FLAG                                      0x1816B08C
#define  ATB_DEMOD_FREQ_HEADER_IS_VCM_FLAG_reg_addr                              "0xB816B08C"
#define  ATB_DEMOD_FREQ_HEADER_IS_VCM_FLAG_reg                                   0xB816B08C
#define  ATB_DEMOD_FREQ_HEADER_IS_VCM_FLAG_inst_addr                             "0x04B2"
#define  set_ATB_DEMOD_FREQ_HEADER_IS_VCM_FLAG_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_IS_VCM_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_HEADER_IS_VCM_FLAG_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_HEADER_IS_VCM_FLAG_reg))
#define  ATB_DEMOD_FREQ_HEADER_IS_VCM_FLAG_header_is_vcm_flag_shift              (0)
#define  ATB_DEMOD_FREQ_HEADER_IS_VCM_FLAG_header_is_vcm_flag_mask               (0x00000001)
#define  ATB_DEMOD_FREQ_HEADER_IS_VCM_FLAG_header_is_vcm_flag(data)              (0x00000001&(data))
#define  ATB_DEMOD_FREQ_HEADER_IS_VCM_FLAG_get_header_is_vcm_flag(data)          (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_USE_LAST_HEADER_FLAG                                 0x1816B090
#define  ATB_DEMOD_FREQ_RO_USE_LAST_HEADER_FLAG_reg_addr                         "0xB816B090"
#define  ATB_DEMOD_FREQ_RO_USE_LAST_HEADER_FLAG_reg                              0xB816B090
#define  ATB_DEMOD_FREQ_RO_USE_LAST_HEADER_FLAG_inst_addr                        "0x04B3"
#define  set_ATB_DEMOD_FREQ_RO_USE_LAST_HEADER_FLAG_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_USE_LAST_HEADER_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_USE_LAST_HEADER_FLAG_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_USE_LAST_HEADER_FLAG_reg))
#define  ATB_DEMOD_FREQ_RO_USE_LAST_HEADER_FLAG_ro_use_last_header_flag_shift    (0)
#define  ATB_DEMOD_FREQ_RO_USE_LAST_HEADER_FLAG_ro_use_last_header_flag_mask     (0x00000001)
#define  ATB_DEMOD_FREQ_RO_USE_LAST_HEADER_FLAG_ro_use_last_header_flag(data)    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_USE_LAST_HEADER_FLAG_get_ro_use_last_header_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_STATE4_BAD_HEADER_CNT_5_0                            0x1816B094
#define  ATB_DEMOD_FREQ_RO_STATE4_BAD_HEADER_CNT_5_0_reg_addr                    "0xB816B094"
#define  ATB_DEMOD_FREQ_RO_STATE4_BAD_HEADER_CNT_5_0_reg                         0xB816B094
#define  ATB_DEMOD_FREQ_RO_STATE4_BAD_HEADER_CNT_5_0_inst_addr                   "0x04B4"
#define  set_ATB_DEMOD_FREQ_RO_STATE4_BAD_HEADER_CNT_5_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_STATE4_BAD_HEADER_CNT_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_STATE4_BAD_HEADER_CNT_5_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_STATE4_BAD_HEADER_CNT_5_0_reg))
#define  ATB_DEMOD_FREQ_RO_STATE4_BAD_HEADER_CNT_5_0_ro_state4_bad_header_cnt_5_0_shift (0)
#define  ATB_DEMOD_FREQ_RO_STATE4_BAD_HEADER_CNT_5_0_ro_state4_bad_header_cnt_5_0_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_RO_STATE4_BAD_HEADER_CNT_5_0_ro_state4_bad_header_cnt_5_0(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_RO_STATE4_BAD_HEADER_CNT_5_0_get_ro_state4_bad_header_cnt_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_RO_CURRENT_PHASE_CORR_POWER_7_0                         0x1816B098
#define  ATB_DEMOD_FREQ_RO_CURRENT_PHASE_CORR_POWER_7_0_reg_addr                 "0xB816B098"
#define  ATB_DEMOD_FREQ_RO_CURRENT_PHASE_CORR_POWER_7_0_reg                      0xB816B098
#define  ATB_DEMOD_FREQ_RO_CURRENT_PHASE_CORR_POWER_7_0_inst_addr                "0x04B5"
#define  set_ATB_DEMOD_FREQ_RO_CURRENT_PHASE_CORR_POWER_7_0_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CURRENT_PHASE_CORR_POWER_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CURRENT_PHASE_CORR_POWER_7_0_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CURRENT_PHASE_CORR_POWER_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_CURRENT_PHASE_CORR_POWER_7_0_ro_current_phase_corr_power_7_0_shift (0)
#define  ATB_DEMOD_FREQ_RO_CURRENT_PHASE_CORR_POWER_7_0_ro_current_phase_corr_power_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CURRENT_PHASE_CORR_POWER_7_0_ro_current_phase_corr_power_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CURRENT_PHASE_CORR_POWER_7_0_get_ro_current_phase_corr_power_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_LAST_PHASE_CORR_POWER_7_0                            0x1816B09C
#define  ATB_DEMOD_FREQ_RO_LAST_PHASE_CORR_POWER_7_0_reg_addr                    "0xB816B09C"
#define  ATB_DEMOD_FREQ_RO_LAST_PHASE_CORR_POWER_7_0_reg                         0xB816B09C
#define  ATB_DEMOD_FREQ_RO_LAST_PHASE_CORR_POWER_7_0_inst_addr                   "0x04B6"
#define  set_ATB_DEMOD_FREQ_RO_LAST_PHASE_CORR_POWER_7_0_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_LAST_PHASE_CORR_POWER_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_LAST_PHASE_CORR_POWER_7_0_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_LAST_PHASE_CORR_POWER_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_LAST_PHASE_CORR_POWER_7_0_ro_last_phase_corr_power_7_0_shift (0)
#define  ATB_DEMOD_FREQ_RO_LAST_PHASE_CORR_POWER_7_0_ro_last_phase_corr_power_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_LAST_PHASE_CORR_POWER_7_0_ro_last_phase_corr_power_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_LAST_PHASE_CORR_POWER_7_0_get_ro_last_phase_corr_power_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RXHDRPARAMS_7_0                                         0x1816B0A0
#define  ATB_DEMOD_FREQ_RXHDRPARAMS_7_0_reg_addr                                 "0xB816B0A0"
#define  ATB_DEMOD_FREQ_RXHDRPARAMS_7_0_reg                                      0xB816B0A0
#define  ATB_DEMOD_FREQ_RXHDRPARAMS_7_0_inst_addr                                "0x04B7"
#define  set_ATB_DEMOD_FREQ_RXHDRPARAMS_7_0_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RXHDRPARAMS_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RXHDRPARAMS_7_0_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RXHDRPARAMS_7_0_reg))
#define  ATB_DEMOD_FREQ_RXHDRPARAMS_7_0_rxhdrparams_7_0_shift                    (0)
#define  ATB_DEMOD_FREQ_RXHDRPARAMS_7_0_rxhdrparams_7_0_mask                     (0x000000FF)
#define  ATB_DEMOD_FREQ_RXHDRPARAMS_7_0_rxhdrparams_7_0(data)                    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RXHDRPARAMS_7_0_get_rxhdrparams_7_0(data)                (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_START                              0x1816B0A4
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_START_reg_addr                      "0xB816B0A4"
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_START_reg                           0xB816B0A4
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_START_inst_addr                     "0x04B8"
#define  set_ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_START_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_START_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_START_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_START_reg))
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_START_ro_scramble_code_det_start_shift (0)
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_START_ro_scramble_code_det_start_mask (0x00000001)
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_START_ro_scramble_code_det_start(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_START_get_ro_scramble_code_det_start(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_DONE                               0x1816B0A8
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_DONE_reg_addr                       "0xB816B0A8"
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_DONE_reg                            0xB816B0A8
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_DONE_inst_addr                      "0x04B9"
#define  set_ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_DONE_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_DONE_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_DONE_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_DONE_reg))
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_DONE_ro_scramble_code_det_done_shift (0)
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_DONE_ro_scramble_code_det_done_mask (0x00000001)
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_DONE_ro_scramble_code_det_done(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_DET_DONE_get_ro_scramble_code_det_done(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_NUM_2_0                                0x1816B0AC
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_NUM_2_0_reg_addr                        "0xB816B0AC"
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_NUM_2_0_reg                             0xB816B0AC
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_NUM_2_0_inst_addr                       "0x04BA"
#define  set_ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_NUM_2_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_NUM_2_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_NUM_2_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_NUM_2_0_reg))
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_NUM_2_0_ro_scramble_code_num_2_0_shift  (0)
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_NUM_2_0_ro_scramble_code_num_2_0_mask   (0x00000007)
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_NUM_2_0_ro_scramble_code_num_2_0(data)  (0x00000007&(data))
#define  ATB_DEMOD_FREQ_RO_SCRAMBLE_CODE_NUM_2_0_get_ro_scramble_code_num_2_0(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_RO_S2X_HEADER_PILOT_PHASE_START_CALC_FLAG               0x1816B0B0
#define  ATB_DEMOD_FREQ_RO_S2X_HEADER_PILOT_PHASE_START_CALC_FLAG_reg_addr       "0xB816B0B0"
#define  ATB_DEMOD_FREQ_RO_S2X_HEADER_PILOT_PHASE_START_CALC_FLAG_reg            0xB816B0B0
#define  ATB_DEMOD_FREQ_RO_S2X_HEADER_PILOT_PHASE_START_CALC_FLAG_inst_addr      "0x04BB"
#define  set_ATB_DEMOD_FREQ_RO_S2X_HEADER_PILOT_PHASE_START_CALC_FLAG_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_S2X_HEADER_PILOT_PHASE_START_CALC_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_S2X_HEADER_PILOT_PHASE_START_CALC_FLAG_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_S2X_HEADER_PILOT_PHASE_START_CALC_FLAG_reg))
#define  ATB_DEMOD_FREQ_RO_S2X_HEADER_PILOT_PHASE_START_CALC_FLAG_ro_s2x_header_pilot_phase_start_calc_flag_shift (0)
#define  ATB_DEMOD_FREQ_RO_S2X_HEADER_PILOT_PHASE_START_CALC_FLAG_ro_s2x_header_pilot_phase_start_calc_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_RO_S2X_HEADER_PILOT_PHASE_START_CALC_FLAG_ro_s2x_header_pilot_phase_start_calc_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_S2X_HEADER_PILOT_PHASE_START_CALC_FLAG_get_ro_s2x_header_pilot_phase_start_calc_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_7_0                                 0x1816B0B4
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_7_0_reg_addr                         "0xB816B0B4"
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_7_0_reg                              0xB816B0B4
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_7_0_inst_addr                        "0x04BC"
#define  set_ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_7_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_7_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_7_0_ro_phi_header_pilot_7_0_shift    (0)
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_7_0_ro_phi_header_pilot_7_0_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_7_0_ro_phi_header_pilot_7_0(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_7_0_get_ro_phi_header_pilot_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_11_8                                0x1816B0B8
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_11_8_reg_addr                        "0xB816B0B8"
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_11_8_reg                             0xB816B0B8
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_11_8_inst_addr                       "0x04BD"
#define  set_ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_11_8_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_11_8_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_11_8_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_11_8_ro_phi_header_pilot_11_8_shift  (0)
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_11_8_ro_phi_header_pilot_11_8_mask   (0x0000000F)
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_11_8_ro_phi_header_pilot_11_8(data)  (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_PILOT_11_8_get_ro_phi_header_pilot_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_7_0                                       0x1816B0BC
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_7_0_reg_addr                               "0xB816B0BC"
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_7_0_reg                                    0xB816B0BC
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_7_0_inst_addr                              "0x04BE"
#define  set_ATB_DEMOD_FREQ_RO_PHI_REFINE_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_REFINE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_REFINE_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_REFINE_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_7_0_ro_phi_refine_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_7_0_ro_phi_refine_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_7_0_ro_phi_refine_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_7_0_get_ro_phi_refine_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_15_8                                      0x1816B0C0
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_15_8_reg_addr                              "0xB816B0C0"
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_15_8_reg                                   0xB816B0C0
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_15_8_inst_addr                             "0x04BF"
#define  set_ATB_DEMOD_FREQ_RO_PHI_REFINE_15_8_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_REFINE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_REFINE_15_8_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_REFINE_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_15_8_ro_phi_refine_15_8_shift              (0)
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_15_8_ro_phi_refine_15_8_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_15_8_ro_phi_refine_15_8(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_15_8_get_ro_phi_refine_15_8(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_19_16                                     0x1816B0C4
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_19_16_reg_addr                             "0xB816B0C4"
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_19_16_reg                                  0xB816B0C4
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_19_16_inst_addr                            "0x04C0"
#define  set_ATB_DEMOD_FREQ_RO_PHI_REFINE_19_16_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_REFINE_19_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_REFINE_19_16_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_REFINE_19_16_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_19_16_ro_phi_refine_19_16_shift            (0)
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_19_16_ro_phi_refine_19_16_mask             (0x0000000F)
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_19_16_ro_phi_refine_19_16(data)            (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_REFINE_19_16_get_ro_phi_refine_19_16(data)        (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_7_0                                       0x1816B0C8
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_7_0_reg_addr                               "0xB816B0C8"
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_7_0_reg                                    0xB816B0C8
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_7_0_inst_addr                              "0x04C1"
#define  set_ATB_DEMOD_FREQ_RO_CFO_REFINE_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CFO_REFINE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CFO_REFINE_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CFO_REFINE_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_7_0_ro_cfo_refine_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_7_0_ro_cfo_refine_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_7_0_ro_cfo_refine_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_7_0_get_ro_cfo_refine_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_15_8                                      0x1816B0CC
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_15_8_reg_addr                              "0xB816B0CC"
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_15_8_reg                                   0xB816B0CC
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_15_8_inst_addr                             "0x04C2"
#define  set_ATB_DEMOD_FREQ_RO_CFO_REFINE_15_8_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CFO_REFINE_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CFO_REFINE_15_8_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CFO_REFINE_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_15_8_ro_cfo_refine_15_8_shift              (0)
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_15_8_ro_cfo_refine_15_8_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_15_8_ro_cfo_refine_15_8(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_15_8_get_ro_cfo_refine_15_8(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_23_16                                     0x1816B0D0
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_23_16_reg_addr                             "0xB816B0D0"
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_23_16_reg                                  0xB816B0D0
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_23_16_inst_addr                            "0x04C3"
#define  set_ATB_DEMOD_FREQ_RO_CFO_REFINE_23_16_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CFO_REFINE_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CFO_REFINE_23_16_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CFO_REFINE_23_16_reg))
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_23_16_ro_cfo_refine_23_16_shift            (0)
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_23_16_ro_cfo_refine_23_16_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_23_16_ro_cfo_refine_23_16(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_23_16_get_ro_cfo_refine_23_16(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_26_24                                     0x1816B0D4
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_26_24_reg_addr                             "0xB816B0D4"
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_26_24_reg                                  0xB816B0D4
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_26_24_inst_addr                            "0x04C4"
#define  set_ATB_DEMOD_FREQ_RO_CFO_REFINE_26_24_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CFO_REFINE_26_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CFO_REFINE_26_24_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CFO_REFINE_26_24_reg))
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_26_24_ro_cfo_refine_26_24_shift            (0)
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_26_24_ro_cfo_refine_26_24_mask             (0x00000007)
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_26_24_ro_cfo_refine_26_24(data)            (0x00000007&(data))
#define  ATB_DEMOD_FREQ_RO_CFO_REFINE_26_24_get_ro_cfo_refine_26_24(data)        (0x00000007&(data))

#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_2_0                                 0x1816B0D8
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_2_0_reg_addr                         "0xB816B0D8"
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_2_0_reg                              0xB816B0D8
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_2_0_inst_addr                        "0x04C5"
#define  set_ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_2_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_2_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_2_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_2_0_reg))
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_2_0_ro_alpha_cfo_refine_2_0_shift    (0)
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_2_0_ro_alpha_cfo_refine_2_0_mask     (0x00000007)
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_2_0_ro_alpha_cfo_refine_2_0(data)    (0x00000007&(data))
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_2_0_get_ro_alpha_cfo_refine_2_0(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_RO_S2X_DPFLL_START_FLAG                                 0x1816B0DC
#define  ATB_DEMOD_FREQ_RO_S2X_DPFLL_START_FLAG_reg_addr                         "0xB816B0DC"
#define  ATB_DEMOD_FREQ_RO_S2X_DPFLL_START_FLAG_reg                              0xB816B0DC
#define  ATB_DEMOD_FREQ_RO_S2X_DPFLL_START_FLAG_inst_addr                        "0x04C6"
#define  set_ATB_DEMOD_FREQ_RO_S2X_DPFLL_START_FLAG_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_S2X_DPFLL_START_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_S2X_DPFLL_START_FLAG_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_S2X_DPFLL_START_FLAG_reg))
#define  ATB_DEMOD_FREQ_RO_S2X_DPFLL_START_FLAG_ro_s2x_dpfll_start_flag_shift    (0)
#define  ATB_DEMOD_FREQ_RO_S2X_DPFLL_START_FLAG_ro_s2x_dpfll_start_flag_mask     (0x00000001)
#define  ATB_DEMOD_FREQ_RO_S2X_DPFLL_START_FLAG_ro_s2x_dpfll_start_flag(data)    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_S2X_DPFLL_START_FLAG_get_ro_s2x_dpfll_start_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FLAG                                      0x1816B0E0
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FLAG_reg_addr                              "0xB816B0E0"
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FLAG_reg                                   0xB816B0E0
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FLAG_inst_addr                             "0x04C7"
#define  set_ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FLAG_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FLAG_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FLAG_reg))
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FLAG_ro_dpfll_lock_flag_shift              (0)
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FLAG_ro_dpfll_lock_flag_mask               (0x00000001)
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FLAG_ro_dpfll_lock_flag(data)              (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FLAG_get_ro_dpfll_lock_flag(data)          (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_FRAME_CNT_S2X                                        0x1816B0E4
#define  ATB_DEMOD_FREQ_RO_FRAME_CNT_S2X_reg_addr                                "0xB816B0E4"
#define  ATB_DEMOD_FREQ_RO_FRAME_CNT_S2X_reg                                     0xB816B0E4
#define  ATB_DEMOD_FREQ_RO_FRAME_CNT_S2X_inst_addr                               "0x04C8"
#define  set_ATB_DEMOD_FREQ_RO_FRAME_CNT_S2X_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_FRAME_CNT_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_FRAME_CNT_S2X_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_FRAME_CNT_S2X_reg))
#define  ATB_DEMOD_FREQ_RO_FRAME_CNT_S2X_ro_frame_cnt_s2x_shift                  (0)
#define  ATB_DEMOD_FREQ_RO_FRAME_CNT_S2X_ro_frame_cnt_s2x_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_FRAME_CNT_S2X_ro_frame_cnt_s2x(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_FRAME_CNT_S2X_get_ro_frame_cnt_s2x(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_STATE_HEADER_CNT_5_0                                 0x1816B0E8
#define  ATB_DEMOD_FREQ_RO_STATE_HEADER_CNT_5_0_reg_addr                         "0xB816B0E8"
#define  ATB_DEMOD_FREQ_RO_STATE_HEADER_CNT_5_0_reg                              0xB816B0E8
#define  ATB_DEMOD_FREQ_RO_STATE_HEADER_CNT_5_0_inst_addr                        "0x04C9"
#define  set_ATB_DEMOD_FREQ_RO_STATE_HEADER_CNT_5_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_STATE_HEADER_CNT_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_STATE_HEADER_CNT_5_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_STATE_HEADER_CNT_5_0_reg))
#define  ATB_DEMOD_FREQ_RO_STATE_HEADER_CNT_5_0_ro_state_header_cnt_5_0_shift    (0)
#define  ATB_DEMOD_FREQ_RO_STATE_HEADER_CNT_5_0_ro_state_header_cnt_5_0_mask     (0x0000003F)
#define  ATB_DEMOD_FREQ_RO_STATE_HEADER_CNT_5_0_ro_state_header_cnt_5_0(data)    (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_RO_STATE_HEADER_CNT_5_0_get_ro_state_header_cnt_5_0(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_7_0                                  0x1816B0EC
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_7_0_reg_addr                          "0xB816B0EC"
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_7_0_reg                               0xB816B0EC
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_7_0_inst_addr                         "0x04CA"
#define  set_ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_7_0_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_7_0_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_7_0_ro_phi_header_lock_7_0_shift      (0)
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_7_0_ro_phi_header_lock_7_0_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_7_0_ro_phi_header_lock_7_0(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_7_0_get_ro_phi_header_lock_7_0(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_14_8                                 0x1816B0F0
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_14_8_reg_addr                         "0xB816B0F0"
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_14_8_reg                              0xB816B0F0
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_14_8_inst_addr                        "0x04CB"
#define  set_ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_14_8_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_14_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_14_8_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_14_8_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_14_8_ro_phi_header_lock_14_8_shift    (0)
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_14_8_ro_phi_header_lock_14_8_mask     (0x0000007F)
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_14_8_ro_phi_header_lock_14_8(data)    (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_HEADER_LOCK_14_8_get_ro_phi_header_lock_14_8(data) (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_SUCCESS_CNT_2_0                           0x1816B0F4
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_SUCCESS_CNT_2_0_reg_addr                   "0xB816B0F4"
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_SUCCESS_CNT_2_0_reg                        0xB816B0F4
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_SUCCESS_CNT_2_0_inst_addr                  "0x04CC"
#define  set_ATB_DEMOD_FREQ_RO_DPFLL_LOCK_SUCCESS_CNT_2_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DPFLL_LOCK_SUCCESS_CNT_2_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DPFLL_LOCK_SUCCESS_CNT_2_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DPFLL_LOCK_SUCCESS_CNT_2_0_reg))
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_SUCCESS_CNT_2_0_ro_dpfll_lock_success_cnt_2_0_shift (0)
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_SUCCESS_CNT_2_0_ro_dpfll_lock_success_cnt_2_0_mask (0x00000007)
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_SUCCESS_CNT_2_0_ro_dpfll_lock_success_cnt_2_0(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_SUCCESS_CNT_2_0_get_ro_dpfll_lock_success_cnt_2_0(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FAIL_CNT_3_0                              0x1816B0F8
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FAIL_CNT_3_0_reg_addr                      "0xB816B0F8"
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FAIL_CNT_3_0_reg                           0xB816B0F8
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FAIL_CNT_3_0_inst_addr                     "0x04CD"
#define  set_ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FAIL_CNT_3_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FAIL_CNT_3_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FAIL_CNT_3_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FAIL_CNT_3_0_reg))
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FAIL_CNT_3_0_ro_dpfll_lock_fail_cnt_3_0_shift (0)
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FAIL_CNT_3_0_ro_dpfll_lock_fail_cnt_3_0_mask (0x00000007)
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FAIL_CNT_3_0_ro_dpfll_lock_fail_cnt_3_0(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_RO_DPFLL_LOCK_FAIL_CNT_3_0_get_ro_dpfll_lock_fail_cnt_3_0(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_RO_DPFLL_STATE_1_0                                      0x1816B0FC
#define  ATB_DEMOD_FREQ_RO_DPFLL_STATE_1_0_reg_addr                              "0xB816B0FC"
#define  ATB_DEMOD_FREQ_RO_DPFLL_STATE_1_0_reg                                   0xB816B0FC
#define  ATB_DEMOD_FREQ_RO_DPFLL_STATE_1_0_inst_addr                             "0x04CE"
#define  set_ATB_DEMOD_FREQ_RO_DPFLL_STATE_1_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DPFLL_STATE_1_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DPFLL_STATE_1_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DPFLL_STATE_1_0_reg))
#define  ATB_DEMOD_FREQ_RO_DPFLL_STATE_1_0_ro_dpfll_state_1_0_shift              (0)
#define  ATB_DEMOD_FREQ_RO_DPFLL_STATE_1_0_ro_dpfll_state_1_0_mask               (0x00000003)
#define  ATB_DEMOD_FREQ_RO_DPFLL_STATE_1_0_ro_dpfll_state_1_0(data)              (0x00000003&(data))
#define  ATB_DEMOD_FREQ_RO_DPFLL_STATE_1_0_get_ro_dpfll_state_1_0(data)          (0x00000003&(data))

#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_7_0                                    0x1816B100
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_7_0_reg_addr                            "0xB816B100"
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_7_0_reg                                 0xB816B100
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_7_0_inst_addr                           "0x04CF"
#define  set_ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_7_0_ro_equ_scale_s2x_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_7_0_ro_equ_scale_s2x_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_7_0_ro_equ_scale_s2x_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_7_0_get_ro_equ_scale_s2x_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_10_8                                   0x1816B104
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_10_8_reg_addr                           "0xB816B104"
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_10_8_reg                                0xB816B104
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_10_8_inst_addr                          "0x04D0"
#define  set_ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_10_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_10_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_10_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_10_8_reg))
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_10_8_ro_equ_scale_s2x_10_8_shift        (0)
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_10_8_ro_equ_scale_s2x_10_8_mask         (0x00000007)
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_10_8_ro_equ_scale_s2x_10_8(data)        (0x00000007&(data))
#define  ATB_DEMOD_FREQ_RO_EQU_SCALE_S2X_10_8_get_ro_equ_scale_s2x_10_8(data)    (0x00000007&(data))

#define  ATB_DEMOD_FREQ_RO_DATA_AFTER_EQU_S2X_VALID                             0x1816B108
#define  ATB_DEMOD_FREQ_RO_DATA_AFTER_EQU_S2X_VALID_reg_addr                     "0xB816B108"
#define  ATB_DEMOD_FREQ_RO_DATA_AFTER_EQU_S2X_VALID_reg                          0xB816B108
#define  ATB_DEMOD_FREQ_RO_DATA_AFTER_EQU_S2X_VALID_inst_addr                    "0x04D1"
#define  set_ATB_DEMOD_FREQ_RO_DATA_AFTER_EQU_S2X_VALID_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DATA_AFTER_EQU_S2X_VALID_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DATA_AFTER_EQU_S2X_VALID_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DATA_AFTER_EQU_S2X_VALID_reg))
#define  ATB_DEMOD_FREQ_RO_DATA_AFTER_EQU_S2X_VALID_ro_data_after_equ_s2x_valid_shift (0)
#define  ATB_DEMOD_FREQ_RO_DATA_AFTER_EQU_S2X_VALID_ro_data_after_equ_s2x_valid_mask (0x00000001)
#define  ATB_DEMOD_FREQ_RO_DATA_AFTER_EQU_S2X_VALID_ro_data_after_equ_s2x_valid(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_DATA_AFTER_EQU_S2X_VALID_get_ro_data_after_equ_s2x_valid(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_7_0                                      0x1816B10C
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_7_0_reg_addr                              "0xB816B10C"
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_7_0_reg                                   0xB816B10C
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_7_0_inst_addr                             "0x04D2"
#define  set_ATB_DEMOD_FREQ_RO_PLL_REG_S2X_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_REG_S2X_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PLL_REG_S2X_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_REG_S2X_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_7_0_ro_pll_reg_s2x_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_7_0_ro_pll_reg_s2x_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_7_0_ro_pll_reg_s2x_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_7_0_get_ro_pll_reg_s2x_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_15_8                                     0x1816B110
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_15_8_reg_addr                             "0xB816B110"
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_15_8_reg                                  0xB816B110
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_15_8_inst_addr                            "0x04D3"
#define  set_ATB_DEMOD_FREQ_RO_PLL_REG_S2X_15_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_REG_S2X_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PLL_REG_S2X_15_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_REG_S2X_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_15_8_ro_pll_reg_s2x_15_8_shift            (0)
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_15_8_ro_pll_reg_s2x_15_8_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_15_8_ro_pll_reg_s2x_15_8(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_15_8_get_ro_pll_reg_s2x_15_8(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_23_16                                    0x1816B114
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_23_16_reg_addr                            "0xB816B114"
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_23_16_reg                                 0xB816B114
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_23_16_inst_addr                           "0x04D4"
#define  set_ATB_DEMOD_FREQ_RO_PLL_REG_S2X_23_16_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_REG_S2X_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PLL_REG_S2X_23_16_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_REG_S2X_23_16_reg))
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_23_16_ro_pll_reg_s2x_23_16_shift          (0)
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_23_16_ro_pll_reg_s2x_23_16_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_23_16_ro_pll_reg_s2x_23_16(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_23_16_get_ro_pll_reg_s2x_23_16(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_31_24                                    0x1816B118
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_31_24_reg_addr                            "0xB816B118"
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_31_24_reg                                 0xB816B118
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_31_24_inst_addr                           "0x04D5"
#define  set_ATB_DEMOD_FREQ_RO_PLL_REG_S2X_31_24_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_REG_S2X_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PLL_REG_S2X_31_24_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_REG_S2X_31_24_reg))
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_31_24_ro_pll_reg_s2x_31_24_shift          (0)
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_31_24_ro_pll_reg_s2x_31_24_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_31_24_ro_pll_reg_s2x_31_24(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_31_24_get_ro_pll_reg_s2x_31_24(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_39_32                                    0x1816B11C
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_39_32_reg_addr                            "0xB816B11C"
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_39_32_reg                                 0xB816B11C
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_39_32_inst_addr                           "0x04D6"
#define  set_ATB_DEMOD_FREQ_RO_PLL_REG_S2X_39_32_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_REG_S2X_39_32_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PLL_REG_S2X_39_32_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_REG_S2X_39_32_reg))
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_39_32_ro_pll_reg_s2x_39_32_shift          (0)
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_39_32_ro_pll_reg_s2x_39_32_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_39_32_ro_pll_reg_s2x_39_32(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PLL_REG_S2X_39_32_get_ro_pll_reg_s2x_39_32(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_7_0                                      0x1816B120
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_7_0_reg_addr                              "0xB816B120"
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_7_0_reg                                   0xB816B120
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_7_0_inst_addr                             "0x04D7"
#define  set_ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_7_0_ro_pll_phi_s2x_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_7_0_ro_pll_phi_s2x_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_7_0_ro_pll_phi_s2x_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_7_0_get_ro_pll_phi_s2x_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_15_8                                     0x1816B124
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_15_8_reg_addr                             "0xB816B124"
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_15_8_reg                                  0xB816B124
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_15_8_inst_addr                            "0x04D8"
#define  set_ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_15_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_15_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_15_8_ro_pll_phi_s2x_15_8_shift            (0)
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_15_8_ro_pll_phi_s2x_15_8_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_15_8_ro_pll_phi_s2x_15_8(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_15_8_get_ro_pll_phi_s2x_15_8(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_23_16                                    0x1816B128
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_23_16_reg_addr                            "0xB816B128"
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_23_16_reg                                 0xB816B128
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_23_16_inst_addr                           "0x04D9"
#define  set_ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_23_16_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_23_16_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_23_16_reg))
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_23_16_ro_pll_phi_s2x_23_16_shift          (0)
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_23_16_ro_pll_phi_s2x_23_16_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_23_16_ro_pll_phi_s2x_23_16(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_23_16_get_ro_pll_phi_s2x_23_16(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_7_0                                       0x1816B12C
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_7_0_reg_addr                               "0xB816B12C"
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_7_0_reg                                    0xB816B12C
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_7_0_inst_addr                              "0x04DA"
#define  set_ATB_DEMOD_FREQ_RO_PHI_ALPHA1_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_ALPHA1_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA1_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_7_0_ro_phi_alpha1_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_7_0_ro_phi_alpha1_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_7_0_ro_phi_alpha1_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_7_0_get_ro_phi_alpha1_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_15_8                                      0x1816B130
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_15_8_reg_addr                              "0xB816B130"
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_15_8_reg                                   0xB816B130
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_15_8_inst_addr                             "0x04DB"
#define  set_ATB_DEMOD_FREQ_RO_PHI_ALPHA1_15_8_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA1_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_ALPHA1_15_8_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA1_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_15_8_ro_phi_alpha1_15_8_shift              (0)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_15_8_ro_phi_alpha1_15_8_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_15_8_ro_phi_alpha1_15_8(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_15_8_get_ro_phi_alpha1_15_8(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_23_16                                     0x1816B134
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_23_16_reg_addr                             "0xB816B134"
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_23_16_reg                                  0xB816B134
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_23_16_inst_addr                            "0x04DC"
#define  set_ATB_DEMOD_FREQ_RO_PHI_ALPHA1_23_16_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA1_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_ALPHA1_23_16_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA1_23_16_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_23_16_ro_phi_alpha1_23_16_shift            (0)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_23_16_ro_phi_alpha1_23_16_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_23_16_ro_phi_alpha1_23_16(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_23_16_get_ro_phi_alpha1_23_16(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_31_24                                     0x1816B138
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_31_24_reg_addr                             "0xB816B138"
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_31_24_reg                                  0xB816B138
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_31_24_inst_addr                            "0x04DD"
#define  set_ATB_DEMOD_FREQ_RO_PHI_ALPHA1_31_24_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA1_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_ALPHA1_31_24_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA1_31_24_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_31_24_ro_phi_alpha1_31_24_shift            (0)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_31_24_ro_phi_alpha1_31_24_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_31_24_ro_phi_alpha1_31_24(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_31_24_get_ro_phi_alpha1_31_24(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_35_32                                     0x1816B13C
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_35_32_reg_addr                             "0xB816B13C"
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_35_32_reg                                  0xB816B13C
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_35_32_inst_addr                            "0x04DE"
#define  set_ATB_DEMOD_FREQ_RO_PHI_ALPHA1_35_32_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA1_35_32_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_ALPHA1_35_32_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA1_35_32_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_35_32_ro_phi_alpha1_35_32_shift            (0)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_35_32_ro_phi_alpha1_35_32_mask             (0x0000000F)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_35_32_ro_phi_alpha1_35_32(data)            (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA1_35_32_get_ro_phi_alpha1_35_32(data)        (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_7_0                                       0x1816B140
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_7_0_reg_addr                               "0xB816B140"
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_7_0_reg                                    0xB816B140
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_7_0_inst_addr                              "0x04DF"
#define  set_ATB_DEMOD_FREQ_RO_PHI_ALPHA2_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_ALPHA2_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA2_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_7_0_ro_phi_alpha2_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_7_0_ro_phi_alpha2_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_7_0_ro_phi_alpha2_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_7_0_get_ro_phi_alpha2_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_15_8                                      0x1816B144
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_15_8_reg_addr                              "0xB816B144"
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_15_8_reg                                   0xB816B144
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_15_8_inst_addr                             "0x04E0"
#define  set_ATB_DEMOD_FREQ_RO_PHI_ALPHA2_15_8_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_ALPHA2_15_8_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA2_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_15_8_ro_phi_alpha2_15_8_shift              (0)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_15_8_ro_phi_alpha2_15_8_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_15_8_ro_phi_alpha2_15_8(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_15_8_get_ro_phi_alpha2_15_8(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_23_16                                     0x1816B148
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_23_16_reg_addr                             "0xB816B148"
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_23_16_reg                                  0xB816B148
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_23_16_inst_addr                            "0x04E1"
#define  set_ATB_DEMOD_FREQ_RO_PHI_ALPHA2_23_16_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA2_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_ALPHA2_23_16_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA2_23_16_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_23_16_ro_phi_alpha2_23_16_shift            (0)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_23_16_ro_phi_alpha2_23_16_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_23_16_ro_phi_alpha2_23_16(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_23_16_get_ro_phi_alpha2_23_16(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_31_24                                     0x1816B14C
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_31_24_reg_addr                             "0xB816B14C"
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_31_24_reg                                  0xB816B14C
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_31_24_inst_addr                            "0x04E2"
#define  set_ATB_DEMOD_FREQ_RO_PHI_ALPHA2_31_24_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA2_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PHI_ALPHA2_31_24_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PHI_ALPHA2_31_24_reg))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_31_24_ro_phi_alpha2_31_24_shift            (0)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_31_24_ro_phi_alpha2_31_24_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_31_24_ro_phi_alpha2_31_24(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_PHI_ALPHA2_31_24_get_ro_phi_alpha2_31_24(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_W_1_0                               0x1816B150
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_W_1_0_reg_addr                       "0xB816B150"
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_W_1_0_reg                            0xB816B150
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_W_1_0_inst_addr                      "0x04E3"
#define  set_ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_W_1_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_W_1_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_W_1_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_W_1_0_reg))
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_W_1_0_ro_alpha_cfo_refine_w_1_0_shift (0)
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_W_1_0_ro_alpha_cfo_refine_w_1_0_mask (0x00000003)
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_W_1_0_ro_alpha_cfo_refine_w_1_0(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_RO_ALPHA_CFO_REFINE_W_1_0_get_ro_alpha_cfo_refine_w_1_0(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_RO_DPFLL_RESET_CNT_2_0                                  0x1816B154
#define  ATB_DEMOD_FREQ_RO_DPFLL_RESET_CNT_2_0_reg_addr                          "0xB816B154"
#define  ATB_DEMOD_FREQ_RO_DPFLL_RESET_CNT_2_0_reg                               0xB816B154
#define  ATB_DEMOD_FREQ_RO_DPFLL_RESET_CNT_2_0_inst_addr                         "0x04E4"
#define  set_ATB_DEMOD_FREQ_RO_DPFLL_RESET_CNT_2_0_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DPFLL_RESET_CNT_2_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DPFLL_RESET_CNT_2_0_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DPFLL_RESET_CNT_2_0_reg))
#define  ATB_DEMOD_FREQ_RO_DPFLL_RESET_CNT_2_0_ro_dpfll_reset_cnt_2_0_shift      (0)
#define  ATB_DEMOD_FREQ_RO_DPFLL_RESET_CNT_2_0_ro_dpfll_reset_cnt_2_0_mask       (0x00000007)
#define  ATB_DEMOD_FREQ_RO_DPFLL_RESET_CNT_2_0_ro_dpfll_reset_cnt_2_0(data)      (0x00000007&(data))
#define  ATB_DEMOD_FREQ_RO_DPFLL_RESET_CNT_2_0_get_ro_dpfll_reset_cnt_2_0(data)  (0x00000007&(data))

#define  ATB_DEMOD_FREQ_HAVE_PN_CNT_RO_5_0                                      0x1816B158
#define  ATB_DEMOD_FREQ_HAVE_PN_CNT_RO_5_0_reg_addr                              "0xB816B158"
#define  ATB_DEMOD_FREQ_HAVE_PN_CNT_RO_5_0_reg                                   0xB816B158
#define  ATB_DEMOD_FREQ_HAVE_PN_CNT_RO_5_0_inst_addr                             "0x04E5"
#define  set_ATB_DEMOD_FREQ_HAVE_PN_CNT_RO_5_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_HAVE_PN_CNT_RO_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_HAVE_PN_CNT_RO_5_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_HAVE_PN_CNT_RO_5_0_reg))
#define  ATB_DEMOD_FREQ_HAVE_PN_CNT_RO_5_0_have_pn_cnt_ro_5_0_shift              (0)
#define  ATB_DEMOD_FREQ_HAVE_PN_CNT_RO_5_0_have_pn_cnt_ro_5_0_mask               (0x0000003F)
#define  ATB_DEMOD_FREQ_HAVE_PN_CNT_RO_5_0_have_pn_cnt_ro_5_0(data)              (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_HAVE_PN_CNT_RO_5_0_get_have_pn_cnt_ro_5_0(data)          (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_NO_PHASE_NOISE_HEADER_CNT_RO_7_0                        0x1816B15C
#define  ATB_DEMOD_FREQ_NO_PHASE_NOISE_HEADER_CNT_RO_7_0_reg_addr                "0xB816B15C"
#define  ATB_DEMOD_FREQ_NO_PHASE_NOISE_HEADER_CNT_RO_7_0_reg                     0xB816B15C
#define  ATB_DEMOD_FREQ_NO_PHASE_NOISE_HEADER_CNT_RO_7_0_inst_addr               "0x04E6"
#define  set_ATB_DEMOD_FREQ_NO_PHASE_NOISE_HEADER_CNT_RO_7_0_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_NO_PHASE_NOISE_HEADER_CNT_RO_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_NO_PHASE_NOISE_HEADER_CNT_RO_7_0_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_NO_PHASE_NOISE_HEADER_CNT_RO_7_0_reg))
#define  ATB_DEMOD_FREQ_NO_PHASE_NOISE_HEADER_CNT_RO_7_0_no_phase_noise_header_cnt_ro_7_0_shift (0)
#define  ATB_DEMOD_FREQ_NO_PHASE_NOISE_HEADER_CNT_RO_7_0_no_phase_noise_header_cnt_ro_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_NO_PHASE_NOISE_HEADER_CNT_RO_7_0_no_phase_noise_header_cnt_ro_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_NO_PHASE_NOISE_HEADER_CNT_RO_7_0_get_no_phase_noise_header_cnt_ro_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_NO_PN_CNT_RO_5_0                                        0x1816B160
#define  ATB_DEMOD_FREQ_NO_PN_CNT_RO_5_0_reg_addr                                "0xB816B160"
#define  ATB_DEMOD_FREQ_NO_PN_CNT_RO_5_0_reg                                     0xB816B160
#define  ATB_DEMOD_FREQ_NO_PN_CNT_RO_5_0_inst_addr                               "0x04E7"
#define  set_ATB_DEMOD_FREQ_NO_PN_CNT_RO_5_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_NO_PN_CNT_RO_5_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_NO_PN_CNT_RO_5_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_NO_PN_CNT_RO_5_0_reg))
#define  ATB_DEMOD_FREQ_NO_PN_CNT_RO_5_0_no_pn_cnt_ro_5_0_shift                  (0)
#define  ATB_DEMOD_FREQ_NO_PN_CNT_RO_5_0_no_pn_cnt_ro_5_0_mask                   (0x0000003F)
#define  ATB_DEMOD_FREQ_NO_PN_CNT_RO_5_0_no_pn_cnt_ro_5_0(data)                  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_NO_PN_CNT_RO_5_0_get_no_pn_cnt_ro_5_0(data)              (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PHASE_NOISE_FLAG_RO                                     0x1816B164
#define  ATB_DEMOD_FREQ_PHASE_NOISE_FLAG_RO_reg_addr                             "0xB816B164"
#define  ATB_DEMOD_FREQ_PHASE_NOISE_FLAG_RO_reg                                  0xB816B164
#define  ATB_DEMOD_FREQ_PHASE_NOISE_FLAG_RO_inst_addr                            "0x04E8"
#define  set_ATB_DEMOD_FREQ_PHASE_NOISE_FLAG_RO_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PHASE_NOISE_FLAG_RO_reg)=data)
#define  get_ATB_DEMOD_FREQ_PHASE_NOISE_FLAG_RO_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PHASE_NOISE_FLAG_RO_reg))
#define  ATB_DEMOD_FREQ_PHASE_NOISE_FLAG_RO_phase_noise_flag_ro_shift            (0)
#define  ATB_DEMOD_FREQ_PHASE_NOISE_FLAG_RO_phase_noise_flag_ro_mask             (0x00000001)
#define  ATB_DEMOD_FREQ_PHASE_NOISE_FLAG_RO_phase_noise_flag_ro(data)            (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PHASE_NOISE_FLAG_RO_get_phase_noise_flag_ro(data)        (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PHASE_NOISE_HEADER_CNT_RO_7_0                           0x1816B168
#define  ATB_DEMOD_FREQ_PHASE_NOISE_HEADER_CNT_RO_7_0_reg_addr                   "0xB816B168"
#define  ATB_DEMOD_FREQ_PHASE_NOISE_HEADER_CNT_RO_7_0_reg                        0xB816B168
#define  ATB_DEMOD_FREQ_PHASE_NOISE_HEADER_CNT_RO_7_0_inst_addr                  "0x04E9"
#define  set_ATB_DEMOD_FREQ_PHASE_NOISE_HEADER_CNT_RO_7_0_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PHASE_NOISE_HEADER_CNT_RO_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PHASE_NOISE_HEADER_CNT_RO_7_0_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PHASE_NOISE_HEADER_CNT_RO_7_0_reg))
#define  ATB_DEMOD_FREQ_PHASE_NOISE_HEADER_CNT_RO_7_0_phase_noise_header_cnt_ro_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PHASE_NOISE_HEADER_CNT_RO_7_0_phase_noise_header_cnt_ro_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PHASE_NOISE_HEADER_CNT_RO_7_0_phase_noise_header_cnt_ro_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PHASE_NOISE_HEADER_CNT_RO_7_0_get_phase_noise_header_cnt_ro_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_7_0                               0x1816B16C
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_7_0_reg_addr                       "0xB816B16C"
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_7_0_reg                            0xB816B16C
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_7_0_inst_addr                      "0x04EA"
#define  set_ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_7_0_reg))
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_7_0_pn_delta_phi_short_ro_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_7_0_pn_delta_phi_short_ro_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_7_0_pn_delta_phi_short_ro_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_7_0_get_pn_delta_phi_short_ro_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_11_8                              0x1816B170
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_11_8_reg_addr                      "0xB816B170"
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_11_8_reg                           0xB816B170
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_11_8_inst_addr                     "0x04EB"
#define  set_ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_11_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_11_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_11_8_reg))
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_11_8_pn_delta_phi_short_ro_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_11_8_pn_delta_phi_short_ro_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_11_8_pn_delta_phi_short_ro_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PN_DELTA_PHI_SHORT_RO_11_8_get_pn_delta_phi_short_ro_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_S2X_PHASE_NOISE_HEADER_FLAG_RO                          0x1816B174
#define  ATB_DEMOD_FREQ_S2X_PHASE_NOISE_HEADER_FLAG_RO_reg_addr                  "0xB816B174"
#define  ATB_DEMOD_FREQ_S2X_PHASE_NOISE_HEADER_FLAG_RO_reg                       0xB816B174
#define  ATB_DEMOD_FREQ_S2X_PHASE_NOISE_HEADER_FLAG_RO_inst_addr                 "0x04EC"
#define  set_ATB_DEMOD_FREQ_S2X_PHASE_NOISE_HEADER_FLAG_RO_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2X_PHASE_NOISE_HEADER_FLAG_RO_reg)=data)
#define  get_ATB_DEMOD_FREQ_S2X_PHASE_NOISE_HEADER_FLAG_RO_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_S2X_PHASE_NOISE_HEADER_FLAG_RO_reg))
#define  ATB_DEMOD_FREQ_S2X_PHASE_NOISE_HEADER_FLAG_RO_s2x_phase_noise_header_flag_ro_shift (0)
#define  ATB_DEMOD_FREQ_S2X_PHASE_NOISE_HEADER_FLAG_RO_s2x_phase_noise_header_flag_ro_mask (0x00000001)
#define  ATB_DEMOD_FREQ_S2X_PHASE_NOISE_HEADER_FLAG_RO_s2x_phase_noise_header_flag_ro(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_S2X_PHASE_NOISE_HEADER_FLAG_RO_get_s2x_phase_noise_header_flag_ro(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_FEED_F_TAP_N_S2X                                        0x1816B178
#define  ATB_DEMOD_FREQ_FEED_F_TAP_N_S2X_reg_addr                                "0xB816B178"
#define  ATB_DEMOD_FREQ_FEED_F_TAP_N_S2X_reg                                     0xB816B178
#define  ATB_DEMOD_FREQ_FEED_F_TAP_N_S2X_inst_addr                               "0x04ED"
#define  set_ATB_DEMOD_FREQ_FEED_F_TAP_N_S2X_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEED_F_TAP_N_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_FEED_F_TAP_N_S2X_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEED_F_TAP_N_S2X_reg))
#define  ATB_DEMOD_FREQ_FEED_F_TAP_N_S2X_feed_f_tap_n_s2x_shift                  (0)
#define  ATB_DEMOD_FREQ_FEED_F_TAP_N_S2X_feed_f_tap_n_s2x_mask                   (0x0000001F)
#define  ATB_DEMOD_FREQ_FEED_F_TAP_N_S2X_feed_f_tap_n_s2x(data)                  (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_FEED_F_TAP_N_S2X_get_feed_f_tap_n_s2x(data)              (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_MAIN_PATH_INDEX_S2X                                     0x1816B17C
#define  ATB_DEMOD_FREQ_MAIN_PATH_INDEX_S2X_reg_addr                             "0xB816B17C"
#define  ATB_DEMOD_FREQ_MAIN_PATH_INDEX_S2X_reg                                  0xB816B17C
#define  ATB_DEMOD_FREQ_MAIN_PATH_INDEX_S2X_inst_addr                            "0x04EE"
#define  set_ATB_DEMOD_FREQ_MAIN_PATH_INDEX_S2X_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAIN_PATH_INDEX_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_MAIN_PATH_INDEX_S2X_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_MAIN_PATH_INDEX_S2X_reg))
#define  ATB_DEMOD_FREQ_MAIN_PATH_INDEX_S2X_main_path_index_s2x_shift            (0)
#define  ATB_DEMOD_FREQ_MAIN_PATH_INDEX_S2X_main_path_index_s2x_mask             (0x0000001F)
#define  ATB_DEMOD_FREQ_MAIN_PATH_INDEX_S2X_main_path_index_s2x(data)            (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_MAIN_PATH_INDEX_S2X_get_main_path_index_s2x(data)        (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_RIGHT_MULTIPATH_IDX                                     0x1816B180
#define  ATB_DEMOD_FREQ_RIGHT_MULTIPATH_IDX_reg_addr                             "0xB816B180"
#define  ATB_DEMOD_FREQ_RIGHT_MULTIPATH_IDX_reg                                  0xB816B180
#define  ATB_DEMOD_FREQ_RIGHT_MULTIPATH_IDX_inst_addr                            "0x04EF"
#define  set_ATB_DEMOD_FREQ_RIGHT_MULTIPATH_IDX_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RIGHT_MULTIPATH_IDX_reg)=data)
#define  get_ATB_DEMOD_FREQ_RIGHT_MULTIPATH_IDX_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RIGHT_MULTIPATH_IDX_reg))
#define  ATB_DEMOD_FREQ_RIGHT_MULTIPATH_IDX_right_multipath_idx_shift            (0)
#define  ATB_DEMOD_FREQ_RIGHT_MULTIPATH_IDX_right_multipath_idx_mask             (0x0000001F)
#define  ATB_DEMOD_FREQ_RIGHT_MULTIPATH_IDX_right_multipath_idx(data)            (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_RIGHT_MULTIPATH_IDX_get_right_multipath_idx(data)        (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_LEFT_MULTIPATH_IDX                                      0x1816B184
#define  ATB_DEMOD_FREQ_LEFT_MULTIPATH_IDX_reg_addr                              "0xB816B184"
#define  ATB_DEMOD_FREQ_LEFT_MULTIPATH_IDX_reg                                   0xB816B184
#define  ATB_DEMOD_FREQ_LEFT_MULTIPATH_IDX_inst_addr                             "0x04F0"
#define  set_ATB_DEMOD_FREQ_LEFT_MULTIPATH_IDX_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_LEFT_MULTIPATH_IDX_reg)=data)
#define  get_ATB_DEMOD_FREQ_LEFT_MULTIPATH_IDX_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_LEFT_MULTIPATH_IDX_reg))
#define  ATB_DEMOD_FREQ_LEFT_MULTIPATH_IDX_left_multipath_idx_shift              (0)
#define  ATB_DEMOD_FREQ_LEFT_MULTIPATH_IDX_left_multipath_idx_mask               (0x0000001F)
#define  ATB_DEMOD_FREQ_LEFT_MULTIPATH_IDX_left_multipath_idx(data)              (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_LEFT_MULTIPATH_IDX_get_left_multipath_idx(data)          (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_7_0                                        0x1816B188
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_7_0_reg_addr                                "0xB816B188"
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_7_0_reg                                     0xB816B188
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_7_0_inst_addr                               "0x04F1"
#define  set_ATB_DEMOD_FREQ_C1_PLL_S2X_0_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_S2X_0_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_S2X_0_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_S2X_0_7_0_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_7_0_c1_pll_s2x_0_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_7_0_c1_pll_s2x_0_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_7_0_c1_pll_s2x_0_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_7_0_get_c1_pll_s2x_0_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_15_8                                       0x1816B18C
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_15_8_reg_addr                               "0xB816B18C"
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_15_8_reg                                    0xB816B18C
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_15_8_inst_addr                              "0x04F2"
#define  set_ATB_DEMOD_FREQ_C1_PLL_S2X_0_15_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_S2X_0_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_S2X_0_15_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_S2X_0_15_8_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_15_8_c1_pll_s2x_0_15_8_shift                (0)
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_15_8_c1_pll_s2x_0_15_8_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_15_8_c1_pll_s2x_0_15_8(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_15_8_get_c1_pll_s2x_0_15_8(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_16                                         0x1816B190
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_16_reg_addr                                 "0xB816B190"
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_16_reg                                      0xB816B190
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_16_inst_addr                                "0x04F3"
#define  set_ATB_DEMOD_FREQ_C1_PLL_S2X_0_16_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_S2X_0_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_S2X_0_16_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_S2X_0_16_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_16_c1_pll_s2x_0_16_shift                    (0)
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_16_c1_pll_s2x_0_16_mask                     (0x00000001)
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_16_c1_pll_s2x_0_16(data)                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_0_16_get_c1_pll_s2x_0_16(data)                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_7_0                                        0x1816B194
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_7_0_reg_addr                                "0xB816B194"
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_7_0_reg                                     0xB816B194
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_7_0_inst_addr                               "0x04F4"
#define  set_ATB_DEMOD_FREQ_C2_PLL_S2X_0_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_S2X_0_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_S2X_0_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_S2X_0_7_0_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_7_0_c2_pll_s2x_0_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_7_0_c2_pll_s2x_0_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_7_0_c2_pll_s2x_0_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_7_0_get_c2_pll_s2x_0_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_15_8                                       0x1816B198
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_15_8_reg_addr                               "0xB816B198"
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_15_8_reg                                    0xB816B198
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_15_8_inst_addr                              "0x04F5"
#define  set_ATB_DEMOD_FREQ_C2_PLL_S2X_0_15_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_S2X_0_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_S2X_0_15_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_S2X_0_15_8_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_15_8_c2_pll_s2x_0_15_8_shift                (0)
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_15_8_c2_pll_s2x_0_15_8_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_15_8_c2_pll_s2x_0_15_8(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_15_8_get_c2_pll_s2x_0_15_8(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_16                                         0x1816B19C
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_16_reg_addr                                 "0xB816B19C"
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_16_reg                                      0xB816B19C
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_16_inst_addr                                "0x04F6"
#define  set_ATB_DEMOD_FREQ_C2_PLL_S2X_0_16_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_S2X_0_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_S2X_0_16_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_S2X_0_16_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_16_c2_pll_s2x_0_16_shift                    (0)
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_16_c2_pll_s2x_0_16_mask                     (0x00000001)
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_16_c2_pll_s2x_0_16(data)                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_0_16_get_c2_pll_s2x_0_16(data)                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_7_0                                        0x1816B1A0
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_7_0_reg_addr                                "0xB816B1A0"
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_7_0_reg                                     0xB816B1A0
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_7_0_inst_addr                               "0x04F7"
#define  set_ATB_DEMOD_FREQ_C1_PLL_S2X_1_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_S2X_1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_S2X_1_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_S2X_1_7_0_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_7_0_c1_pll_s2x_1_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_7_0_c1_pll_s2x_1_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_7_0_c1_pll_s2x_1_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_7_0_get_c1_pll_s2x_1_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_15_8                                       0x1816B1A4
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_15_8_reg_addr                               "0xB816B1A4"
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_15_8_reg                                    0xB816B1A4
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_15_8_inst_addr                              "0x04F8"
#define  set_ATB_DEMOD_FREQ_C1_PLL_S2X_1_15_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_S2X_1_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_S2X_1_15_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_S2X_1_15_8_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_15_8_c1_pll_s2x_1_15_8_shift                (0)
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_15_8_c1_pll_s2x_1_15_8_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_15_8_c1_pll_s2x_1_15_8(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_15_8_get_c1_pll_s2x_1_15_8(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_16                                         0x1816B1A8
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_16_reg_addr                                 "0xB816B1A8"
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_16_reg                                      0xB816B1A8
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_16_inst_addr                                "0x04F9"
#define  set_ATB_DEMOD_FREQ_C1_PLL_S2X_1_16_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_S2X_1_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_C1_PLL_S2X_1_16_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C1_PLL_S2X_1_16_reg))
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_16_c1_pll_s2x_1_16_shift                    (0)
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_16_c1_pll_s2x_1_16_mask                     (0x00000001)
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_16_c1_pll_s2x_1_16(data)                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_C1_PLL_S2X_1_16_get_c1_pll_s2x_1_16(data)                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_7_0                                        0x1816B1AC
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_7_0_reg_addr                                "0xB816B1AC"
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_7_0_reg                                     0xB816B1AC
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_7_0_inst_addr                               "0x04FA"
#define  set_ATB_DEMOD_FREQ_C2_PLL_S2X_1_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_S2X_1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_S2X_1_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_S2X_1_7_0_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_7_0_c2_pll_s2x_1_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_7_0_c2_pll_s2x_1_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_7_0_c2_pll_s2x_1_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_7_0_get_c2_pll_s2x_1_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_15_8                                       0x1816B1B0
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_15_8_reg_addr                               "0xB816B1B0"
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_15_8_reg                                    0xB816B1B0
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_15_8_inst_addr                              "0x04FB"
#define  set_ATB_DEMOD_FREQ_C2_PLL_S2X_1_15_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_S2X_1_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_S2X_1_15_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_S2X_1_15_8_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_15_8_c2_pll_s2x_1_15_8_shift                (0)
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_15_8_c2_pll_s2x_1_15_8_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_15_8_c2_pll_s2x_1_15_8(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_15_8_get_c2_pll_s2x_1_15_8(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_16                                         0x1816B1B4
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_16_reg_addr                                 "0xB816B1B4"
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_16_reg                                      0xB816B1B4
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_16_inst_addr                                "0x04FC"
#define  set_ATB_DEMOD_FREQ_C2_PLL_S2X_1_16_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_S2X_1_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_C2_PLL_S2X_1_16_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_C2_PLL_S2X_1_16_reg))
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_16_c2_pll_s2x_1_16_shift                    (0)
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_16_c2_pll_s2x_1_16_mask                     (0x00000001)
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_16_c2_pll_s2x_1_16(data)                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_C2_PLL_S2X_1_16_get_c2_pll_s2x_1_16(data)                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_O_C1_FLL_7_0                                            0x1816B1B8
#define  ATB_DEMOD_FREQ_O_C1_FLL_7_0_reg_addr                                    "0xB816B1B8"
#define  ATB_DEMOD_FREQ_O_C1_FLL_7_0_reg                                         0xB816B1B8
#define  ATB_DEMOD_FREQ_O_C1_FLL_7_0_inst_addr                                   "0x04FD"
#define  set_ATB_DEMOD_FREQ_O_C1_FLL_7_0_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_C1_FLL_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_O_C1_FLL_7_0_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_C1_FLL_7_0_reg))
#define  ATB_DEMOD_FREQ_O_C1_FLL_7_0_o_c1_fll_7_0_shift                          (0)
#define  ATB_DEMOD_FREQ_O_C1_FLL_7_0_o_c1_fll_7_0_mask                           (0x000000FF)
#define  ATB_DEMOD_FREQ_O_C1_FLL_7_0_o_c1_fll_7_0(data)                          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_O_C1_FLL_7_0_get_o_c1_fll_7_0(data)                      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_O_C1_FLL_15_8                                           0x1816B1BC
#define  ATB_DEMOD_FREQ_O_C1_FLL_15_8_reg_addr                                   "0xB816B1BC"
#define  ATB_DEMOD_FREQ_O_C1_FLL_15_8_reg                                        0xB816B1BC
#define  ATB_DEMOD_FREQ_O_C1_FLL_15_8_inst_addr                                  "0x04FE"
#define  set_ATB_DEMOD_FREQ_O_C1_FLL_15_8_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_C1_FLL_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_O_C1_FLL_15_8_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_C1_FLL_15_8_reg))
#define  ATB_DEMOD_FREQ_O_C1_FLL_15_8_o_c1_fll_15_8_shift                        (0)
#define  ATB_DEMOD_FREQ_O_C1_FLL_15_8_o_c1_fll_15_8_mask                         (0x000000FF)
#define  ATB_DEMOD_FREQ_O_C1_FLL_15_8_o_c1_fll_15_8(data)                        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_O_C1_FLL_15_8_get_o_c1_fll_15_8(data)                    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_O_C1_FLL_16                                             0x1816B1C0
#define  ATB_DEMOD_FREQ_O_C1_FLL_16_reg_addr                                     "0xB816B1C0"
#define  ATB_DEMOD_FREQ_O_C1_FLL_16_reg                                          0xB816B1C0
#define  ATB_DEMOD_FREQ_O_C1_FLL_16_inst_addr                                    "0x04FF"
#define  set_ATB_DEMOD_FREQ_O_C1_FLL_16_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_C1_FLL_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_O_C1_FLL_16_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_C1_FLL_16_reg))
#define  ATB_DEMOD_FREQ_O_C1_FLL_16_o_c1_fll_16_shift                            (0)
#define  ATB_DEMOD_FREQ_O_C1_FLL_16_o_c1_fll_16_mask                             (0x00000001)
#define  ATB_DEMOD_FREQ_O_C1_FLL_16_o_c1_fll_16(data)                            (0x00000001&(data))
#define  ATB_DEMOD_FREQ_O_C1_FLL_16_get_o_c1_fll_16(data)                        (0x00000001&(data))

#define  ATB_DEMOD_FREQ_O_C2_FLL_7_0                                            0x1816B1C4
#define  ATB_DEMOD_FREQ_O_C2_FLL_7_0_reg_addr                                    "0xB816B1C4"
#define  ATB_DEMOD_FREQ_O_C2_FLL_7_0_reg                                         0xB816B1C4
#define  ATB_DEMOD_FREQ_O_C2_FLL_7_0_inst_addr                                   "0x0500"
#define  set_ATB_DEMOD_FREQ_O_C2_FLL_7_0_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_C2_FLL_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_O_C2_FLL_7_0_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_C2_FLL_7_0_reg))
#define  ATB_DEMOD_FREQ_O_C2_FLL_7_0_o_c2_fll_7_0_shift                          (0)
#define  ATB_DEMOD_FREQ_O_C2_FLL_7_0_o_c2_fll_7_0_mask                           (0x000000FF)
#define  ATB_DEMOD_FREQ_O_C2_FLL_7_0_o_c2_fll_7_0(data)                          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_O_C2_FLL_7_0_get_o_c2_fll_7_0(data)                      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_O_C2_FLL_15_8                                           0x1816B1C8
#define  ATB_DEMOD_FREQ_O_C2_FLL_15_8_reg_addr                                   "0xB816B1C8"
#define  ATB_DEMOD_FREQ_O_C2_FLL_15_8_reg                                        0xB816B1C8
#define  ATB_DEMOD_FREQ_O_C2_FLL_15_8_inst_addr                                  "0x0501"
#define  set_ATB_DEMOD_FREQ_O_C2_FLL_15_8_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_C2_FLL_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_O_C2_FLL_15_8_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_C2_FLL_15_8_reg))
#define  ATB_DEMOD_FREQ_O_C2_FLL_15_8_o_c2_fll_15_8_shift                        (0)
#define  ATB_DEMOD_FREQ_O_C2_FLL_15_8_o_c2_fll_15_8_mask                         (0x000000FF)
#define  ATB_DEMOD_FREQ_O_C2_FLL_15_8_o_c2_fll_15_8(data)                        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_O_C2_FLL_15_8_get_o_c2_fll_15_8(data)                    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_O_C2_FLL_16                                             0x1816B1CC
#define  ATB_DEMOD_FREQ_O_C2_FLL_16_reg_addr                                     "0xB816B1CC"
#define  ATB_DEMOD_FREQ_O_C2_FLL_16_reg                                          0xB816B1CC
#define  ATB_DEMOD_FREQ_O_C2_FLL_16_inst_addr                                    "0x0502"
#define  set_ATB_DEMOD_FREQ_O_C2_FLL_16_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_C2_FLL_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_O_C2_FLL_16_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_O_C2_FLL_16_reg))
#define  ATB_DEMOD_FREQ_O_C2_FLL_16_o_c2_fll_16_shift                            (0)
#define  ATB_DEMOD_FREQ_O_C2_FLL_16_o_c2_fll_16_mask                             (0x00000001)
#define  ATB_DEMOD_FREQ_O_C2_FLL_16_o_c2_fll_16(data)                            (0x00000001&(data))
#define  ATB_DEMOD_FREQ_O_C2_FLL_16_get_o_c2_fll_16(data)                        (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_HIGH                                     0x1816B1D0
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_HIGH_reg_addr                             "0xB816B1D0"
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_HIGH_reg                                  0xB816B1D0
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_HIGH_inst_addr                            "0x0503"
#define  set_ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_HIGH_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_HIGH_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_HIGH_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_HIGH_reg))
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_HIGH_ro_pll_phi_s2x_high_shift            (0)
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_HIGH_ro_pll_phi_s2x_high_mask             (0x00000007)
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_HIGH_ro_pll_phi_s2x_high(data)            (0x00000007&(data))
#define  ATB_DEMOD_FREQ_RO_PLL_PHI_S2X_HIGH_get_ro_pll_phi_s2x_high(data)        (0x00000007&(data))

#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_7_0                               0x1816B1D4
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_7_0_reg_addr                       "0xB816B1D4"
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_7_0_reg                            0xB816B1D4
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_7_0_inst_addr                      "0x0504"
#define  set_ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_7_0_ro_inv_sigma_ss2x_max_7_0_shift (0)
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_7_0_ro_inv_sigma_ss2x_max_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_7_0_ro_inv_sigma_ss2x_max_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_7_0_get_ro_inv_sigma_ss2x_max_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_15_8                              0x1816B1D8
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_15_8_reg_addr                      "0xB816B1D8"
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_15_8_reg                           0xB816B1D8
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_15_8_inst_addr                     "0x0505"
#define  set_ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_15_8_ro_inv_sigma_ss2x_max_15_8_shift (0)
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_15_8_ro_inv_sigma_ss2x_max_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_15_8_ro_inv_sigma_ss2x_max_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MAX_15_8_get_ro_inv_sigma_ss2x_max_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_7_0                               0x1816B1DC
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_7_0_reg_addr                       "0xB816B1DC"
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_7_0_reg                            0xB816B1DC
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_7_0_inst_addr                      "0x0506"
#define  set_ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_7_0_ro_inv_sigma_ss2x_min_7_0_shift (0)
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_7_0_ro_inv_sigma_ss2x_min_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_7_0_ro_inv_sigma_ss2x_min_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_7_0_get_ro_inv_sigma_ss2x_min_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_15_8                              0x1816B1E0
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_15_8_reg_addr                      "0xB816B1E0"
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_15_8_reg                           0xB816B1E0
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_15_8_inst_addr                     "0x0507"
#define  set_ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_15_8_ro_inv_sigma_ss2x_min_15_8_shift (0)
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_15_8_ro_inv_sigma_ss2x_min_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_15_8_ro_inv_sigma_ss2x_min_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_INV_SIGMA_SS2X_MIN_15_8_get_ro_inv_sigma_ss2x_min_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_SS2_BACK_RST_SOURCE                                     0x1816B3FC
#define  ATB_DEMOD_FREQ_SS2_BACK_RST_SOURCE_reg_addr                             "0xB816B3FC"
#define  ATB_DEMOD_FREQ_SS2_BACK_RST_SOURCE_reg                                  0xB816B3FC
#define  ATB_DEMOD_FREQ_SS2_BACK_RST_SOURCE_inst_addr                            "0x0508"
#define  set_ATB_DEMOD_FREQ_SS2_BACK_RST_SOURCE_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_SS2_BACK_RST_SOURCE_reg)=data)
#define  get_ATB_DEMOD_FREQ_SS2_BACK_RST_SOURCE_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_SS2_BACK_RST_SOURCE_reg))
#define  ATB_DEMOD_FREQ_SS2_BACK_RST_SOURCE_ss2_back_rst_source_shift            (0)
#define  ATB_DEMOD_FREQ_SS2_BACK_RST_SOURCE_ss2_back_rst_source_mask             (0x0000003F)
#define  ATB_DEMOD_FREQ_SS2_BACK_RST_SOURCE_ss2_back_rst_source(data)            (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_SS2_BACK_RST_SOURCE_get_ss2_back_rst_source(data)        (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_7_0                      0x1816B400
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_7_0_reg_addr              "0xB816B400"
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_7_0_reg                   0xB816B400
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_7_0_inst_addr             "0x0509"
#define  set_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_7_0_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_7_0_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_7_0_params_frame_sync_time_out_th1_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_7_0_params_frame_sync_time_out_th1_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_7_0_params_frame_sync_time_out_th1_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_7_0_get_params_frame_sync_time_out_th1_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_15_8                     0x1816B404
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_15_8_reg_addr             "0xB816B404"
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_15_8_reg                  0xB816B404
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_15_8_inst_addr            "0x050A"
#define  set_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_15_8_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_15_8_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_15_8_params_frame_sync_time_out_th1_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_15_8_params_frame_sync_time_out_th1_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_15_8_params_frame_sync_time_out_th1_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH1_15_8_get_params_frame_sync_time_out_th1_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_7_0                      0x1816B408
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_7_0_reg_addr              "0xB816B408"
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_7_0_reg                   0xB816B408
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_7_0_inst_addr             "0x050B"
#define  set_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_7_0_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_7_0_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_7_0_params_frame_sync_time_out_th2_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_7_0_params_frame_sync_time_out_th2_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_7_0_params_frame_sync_time_out_th2_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_7_0_get_params_frame_sync_time_out_th2_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_15_8                     0x1816B40C
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_15_8_reg_addr             "0xB816B40C"
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_15_8_reg                  0xB816B40C
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_15_8_inst_addr            "0x050C"
#define  set_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_15_8_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_15_8_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_15_8_params_frame_sync_time_out_th2_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_15_8_params_frame_sync_time_out_th2_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_15_8_params_frame_sync_time_out_th2_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH2_15_8_get_params_frame_sync_time_out_th2_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_7_0                      0x1816B410
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_7_0_reg_addr              "0xB816B410"
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_7_0_reg                   0xB816B410
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_7_0_inst_addr             "0x050D"
#define  set_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_7_0_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_7_0_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_7_0_params_frame_sync_time_out_th3_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_7_0_params_frame_sync_time_out_th3_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_7_0_params_frame_sync_time_out_th3_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_7_0_get_params_frame_sync_time_out_th3_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_15_8                     0x1816B414
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_15_8_reg_addr             "0xB816B414"
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_15_8_reg                  0xB816B414
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_15_8_inst_addr            "0x050E"
#define  set_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_15_8_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_15_8_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_15_8_params_frame_sync_time_out_th3_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_15_8_params_frame_sync_time_out_th3_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_15_8_params_frame_sync_time_out_th3_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH3_15_8_get_params_frame_sync_time_out_th3_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_7_0                      0x1816B418
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_7_0_reg_addr              "0xB816B418"
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_7_0_reg                   0xB816B418
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_7_0_inst_addr             "0x050F"
#define  set_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_7_0_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_7_0_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_7_0_params_frame_sync_time_out_th4_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_7_0_params_frame_sync_time_out_th4_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_7_0_params_frame_sync_time_out_th4_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_7_0_get_params_frame_sync_time_out_th4_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_15_8                     0x1816B41C
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_15_8_reg_addr             "0xB816B41C"
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_15_8_reg                  0xB816B41C
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_15_8_inst_addr            "0x0510"
#define  set_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_15_8_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_15_8_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_15_8_params_frame_sync_time_out_th4_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_15_8_params_frame_sync_time_out_th4_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_15_8_params_frame_sync_time_out_th4_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH4_15_8_get_params_frame_sync_time_out_th4_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_7_0                      0x1816B420
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_7_0_reg_addr              "0xB816B420"
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_7_0_reg                   0xB816B420
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_7_0_inst_addr             "0x0511"
#define  set_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_7_0_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_7_0_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_7_0_params_frame_sync_time_out_th5_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_7_0_params_frame_sync_time_out_th5_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_7_0_params_frame_sync_time_out_th5_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_7_0_get_params_frame_sync_time_out_th5_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_15_8                     0x1816B424
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_15_8_reg_addr             "0xB816B424"
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_15_8_reg                  0xB816B424
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_15_8_inst_addr            "0x0512"
#define  set_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_15_8_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_15_8_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_15_8_params_frame_sync_time_out_th5_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_15_8_params_frame_sync_time_out_th5_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_15_8_params_frame_sync_time_out_th5_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FRAME_SYNC_TIME_OUT_TH5_15_8_get_params_frame_sync_time_out_th5_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_NOT_SYNC_NUM_TRACK_TH                            0x1816B428
#define  ATB_DEMOD_FREQ_PARAMS_NOT_SYNC_NUM_TRACK_TH_reg_addr                    "0xB816B428"
#define  ATB_DEMOD_FREQ_PARAMS_NOT_SYNC_NUM_TRACK_TH_reg                         0xB816B428
#define  ATB_DEMOD_FREQ_PARAMS_NOT_SYNC_NUM_TRACK_TH_inst_addr                   "0x0513"
#define  set_ATB_DEMOD_FREQ_PARAMS_NOT_SYNC_NUM_TRACK_TH_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_NOT_SYNC_NUM_TRACK_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_NOT_SYNC_NUM_TRACK_TH_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_NOT_SYNC_NUM_TRACK_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_NOT_SYNC_NUM_TRACK_TH_params_not_sync_num_track_th_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_NOT_SYNC_NUM_TRACK_TH_params_not_sync_num_track_th_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_NOT_SYNC_NUM_TRACK_TH_params_not_sync_num_track_th(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_NOT_SYNC_NUM_TRACK_TH_get_params_not_sync_num_track_th(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_SYNC_NUM_ADD_INV_SYNC_NUM_TRACK_TH               0x1816B42C
#define  ATB_DEMOD_FREQ_PARAMS_SYNC_NUM_ADD_INV_SYNC_NUM_TRACK_TH_reg_addr       "0xB816B42C"
#define  ATB_DEMOD_FREQ_PARAMS_SYNC_NUM_ADD_INV_SYNC_NUM_TRACK_TH_reg            0xB816B42C
#define  ATB_DEMOD_FREQ_PARAMS_SYNC_NUM_ADD_INV_SYNC_NUM_TRACK_TH_inst_addr      "0x0514"
#define  set_ATB_DEMOD_FREQ_PARAMS_SYNC_NUM_ADD_INV_SYNC_NUM_TRACK_TH_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SYNC_NUM_ADD_INV_SYNC_NUM_TRACK_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_SYNC_NUM_ADD_INV_SYNC_NUM_TRACK_TH_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_SYNC_NUM_ADD_INV_SYNC_NUM_TRACK_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_SYNC_NUM_ADD_INV_SYNC_NUM_TRACK_TH_params_sync_num_add_inv_sync_num_track_th_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_SYNC_NUM_ADD_INV_SYNC_NUM_TRACK_TH_params_sync_num_add_inv_sync_num_track_th_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_SYNC_NUM_ADD_INV_SYNC_NUM_TRACK_TH_params_sync_num_add_inv_sync_num_track_th(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_SYNC_NUM_ADD_INV_SYNC_NUM_TRACK_TH_get_params_sync_num_add_inv_sync_num_track_th(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_00                              0x1816B430
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_00_reg_addr                      "0xB816B430"
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_00_reg                           0xB816B430
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_00_inst_addr                     "0x0515"
#define  set_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_00_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_00_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_00_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_00_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_00_params_code_rate_enable_00_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_00_params_code_rate_enable_00_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_00_params_code_rate_enable_00(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_00_get_params_code_rate_enable_00(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_01                              0x1816B434
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_01_reg_addr                      "0xB816B434"
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_01_reg                           0xB816B434
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_01_inst_addr                     "0x0516"
#define  set_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_01_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_01_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_01_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_01_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_01_params_code_rate_enable_01_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_01_params_code_rate_enable_01_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_01_params_code_rate_enable_01(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_01_get_params_code_rate_enable_01(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_02                              0x1816B438
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_02_reg_addr                      "0xB816B438"
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_02_reg                           0xB816B438
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_02_inst_addr                     "0x0517"
#define  set_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_02_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_02_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_02_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_02_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_02_params_code_rate_enable_02_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_02_params_code_rate_enable_02_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_02_params_code_rate_enable_02(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_02_get_params_code_rate_enable_02(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_03                              0x1816B43C
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_03_reg_addr                      "0xB816B43C"
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_03_reg                           0xB816B43C
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_03_inst_addr                     "0x0518"
#define  set_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_03_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_03_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_03_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_03_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_03_params_code_rate_enable_03_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_03_params_code_rate_enable_03_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_03_params_code_rate_enable_03(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_03_get_params_code_rate_enable_03(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_04                              0x1816B440
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_04_reg_addr                      "0xB816B440"
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_04_reg                           0xB816B440
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_04_inst_addr                     "0x0519"
#define  set_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_04_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_04_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_04_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_04_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_04_params_code_rate_enable_04_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_04_params_code_rate_enable_04_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_04_params_code_rate_enable_04(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ENABLE_04_get_params_code_rate_enable_04(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_00                               0x1816B444
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_00_reg_addr                       "0xB816B444"
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_00_reg                            0xB816B444
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_00_inst_addr                      "0x051A"
#define  set_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_00_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_00_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_00_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_00_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_00_params_code_rate_order_00_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_00_params_code_rate_order_00_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_00_params_code_rate_order_00(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_00_get_params_code_rate_order_00(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_01                               0x1816B448
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_01_reg_addr                       "0xB816B448"
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_01_reg                            0xB816B448
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_01_inst_addr                      "0x051B"
#define  set_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_01_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_01_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_01_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_01_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_01_params_code_rate_order_01_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_01_params_code_rate_order_01_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_01_params_code_rate_order_01(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_01_get_params_code_rate_order_01(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_02                               0x1816B44C
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_02_reg_addr                       "0xB816B44C"
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_02_reg                            0xB816B44C
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_02_inst_addr                      "0x051C"
#define  set_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_02_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_02_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_02_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_02_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_02_params_code_rate_order_02_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_02_params_code_rate_order_02_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_02_params_code_rate_order_02(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_02_get_params_code_rate_order_02(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_03                               0x1816B450
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_03_reg_addr                       "0xB816B450"
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_03_reg                            0xB816B450
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_03_inst_addr                      "0x051D"
#define  set_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_03_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_03_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_03_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_03_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_03_params_code_rate_order_03_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_03_params_code_rate_order_03_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_03_params_code_rate_order_03(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_03_get_params_code_rate_order_03(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_04                               0x1816B454
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_04_reg_addr                       "0xB816B454"
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_04_reg                            0xB816B454
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_04_inst_addr                      "0x051E"
#define  set_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_04_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_04_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_04_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_04_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_04_params_code_rate_order_04_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_04_params_code_rate_order_04_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_04_params_code_rate_order_04(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CODE_RATE_ORDER_04_get_params_code_rate_order_04(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH1                               0x1816B458
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH1_reg_addr                       "0xB816B458"
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH1_reg                            0xB816B458
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH1_inst_addr                      "0x051F"
#define  set_ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH1_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH1_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH1_params_total_sync_num_th1_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH1_params_total_sync_num_th1_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH1_params_total_sync_num_th1(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH1_get_params_total_sync_num_th1(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH2                               0x1816B45C
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH2_reg_addr                       "0xB816B45C"
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH2_reg                            0xB816B45C
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH2_inst_addr                      "0x0520"
#define  set_ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH2_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH2_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH2_params_total_sync_num_th2_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH2_params_total_sync_num_th2_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH2_params_total_sync_num_th2(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_TOTAL_SYNC_NUM_TH2_get_params_total_sync_num_th2(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_RUN_I_Q_SWAP_STATE_FLAG                          0x1816B460
#define  ATB_DEMOD_FREQ_PARAMS_RUN_I_Q_SWAP_STATE_FLAG_reg_addr                  "0xB816B460"
#define  ATB_DEMOD_FREQ_PARAMS_RUN_I_Q_SWAP_STATE_FLAG_reg                       0xB816B460
#define  ATB_DEMOD_FREQ_PARAMS_RUN_I_Q_SWAP_STATE_FLAG_inst_addr                 "0x0521"
#define  set_ATB_DEMOD_FREQ_PARAMS_RUN_I_Q_SWAP_STATE_FLAG_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RUN_I_Q_SWAP_STATE_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_RUN_I_Q_SWAP_STATE_FLAG_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RUN_I_Q_SWAP_STATE_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_RUN_I_Q_SWAP_STATE_FLAG_params_run_i_q_swap_state_flag_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_RUN_I_Q_SWAP_STATE_FLAG_params_run_i_q_swap_state_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_RUN_I_Q_SWAP_STATE_FLAG_params_run_i_q_swap_state_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_RUN_I_Q_SWAP_STATE_FLAG_get_params_run_i_q_swap_state_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_QPSK_USE_PILOT_PHASE_INI_VCO                     0x1816B464
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_USE_PILOT_PHASE_INI_VCO_reg_addr             "0xB816B464"
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_USE_PILOT_PHASE_INI_VCO_reg                  0xB816B464
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_USE_PILOT_PHASE_INI_VCO_inst_addr            "0x0522"
#define  set_ATB_DEMOD_FREQ_PARAMS_QPSK_USE_PILOT_PHASE_INI_VCO_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_QPSK_USE_PILOT_PHASE_INI_VCO_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_QPSK_USE_PILOT_PHASE_INI_VCO_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_QPSK_USE_PILOT_PHASE_INI_VCO_reg))
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_USE_PILOT_PHASE_INI_VCO_params_qpsk_use_pilot_phase_ini_vco_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_USE_PILOT_PHASE_INI_VCO_params_qpsk_use_pilot_phase_ini_vco_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_USE_PILOT_PHASE_INI_VCO_params_qpsk_use_pilot_phase_ini_vco(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_USE_PILOT_PHASE_INI_VCO_get_params_qpsk_use_pilot_phase_ini_vco(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_HEADER_PILOT_REFINE_PLL_CFO                  0x1816B468
#define  ATB_DEMOD_FREQ_PARAMS_USE_HEADER_PILOT_REFINE_PLL_CFO_reg_addr          "0xB816B468"
#define  ATB_DEMOD_FREQ_PARAMS_USE_HEADER_PILOT_REFINE_PLL_CFO_reg               0xB816B468
#define  ATB_DEMOD_FREQ_PARAMS_USE_HEADER_PILOT_REFINE_PLL_CFO_inst_addr         "0x0523"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_HEADER_PILOT_REFINE_PLL_CFO_reg(data)     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_HEADER_PILOT_REFINE_PLL_CFO_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_HEADER_PILOT_REFINE_PLL_CFO_reg           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_HEADER_PILOT_REFINE_PLL_CFO_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_HEADER_PILOT_REFINE_PLL_CFO_params_use_header_pilot_refine_pll_cfo_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_HEADER_PILOT_REFINE_PLL_CFO_params_use_header_pilot_refine_pll_cfo_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_HEADER_PILOT_REFINE_PLL_CFO_params_use_header_pilot_refine_pll_cfo(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_HEADER_PILOT_REFINE_PLL_CFO_get_params_use_header_pilot_refine_pll_cfo(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_REFINE_PLL_CFO_AFTER_PLL_LOCK                    0x1816B46C
#define  ATB_DEMOD_FREQ_PARAMS_REFINE_PLL_CFO_AFTER_PLL_LOCK_reg_addr            "0xB816B46C"
#define  ATB_DEMOD_FREQ_PARAMS_REFINE_PLL_CFO_AFTER_PLL_LOCK_reg                 0xB816B46C
#define  ATB_DEMOD_FREQ_PARAMS_REFINE_PLL_CFO_AFTER_PLL_LOCK_inst_addr           "0x0524"
#define  set_ATB_DEMOD_FREQ_PARAMS_REFINE_PLL_CFO_AFTER_PLL_LOCK_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_REFINE_PLL_CFO_AFTER_PLL_LOCK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_REFINE_PLL_CFO_AFTER_PLL_LOCK_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_REFINE_PLL_CFO_AFTER_PLL_LOCK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_REFINE_PLL_CFO_AFTER_PLL_LOCK_params_refine_pll_cfo_after_pll_lock_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_REFINE_PLL_CFO_AFTER_PLL_LOCK_params_refine_pll_cfo_after_pll_lock_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_REFINE_PLL_CFO_AFTER_PLL_LOCK_params_refine_pll_cfo_after_pll_lock(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_REFINE_PLL_CFO_AFTER_PLL_LOCK_get_params_refine_pll_cfo_after_pll_lock(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE1                                0x1816B470
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE1_reg_addr                        "0xB816B470"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE1_reg                             0xB816B470
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE1_inst_addr                       "0x0525"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE1_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE1_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE1_params_alpha_cfo_refine1_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE1_params_alpha_cfo_refine1_mask   (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE1_params_alpha_cfo_refine1(data)  (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE1_get_params_alpha_cfo_refine1(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE2                                0x1816B474
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE2_reg_addr                        "0xB816B474"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE2_reg                             0xB816B474
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE2_inst_addr                       "0x0526"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE2_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE2_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE2_params_alpha_cfo_refine2_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE2_params_alpha_cfo_refine2_mask   (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE2_params_alpha_cfo_refine2(data)  (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE2_get_params_alpha_cfo_refine2(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE3                                0x1816B478
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE3_reg_addr                        "0xB816B478"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE3_reg                             0xB816B478
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE3_inst_addr                       "0x0527"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE3_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE3_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE3_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE3_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE3_params_alpha_cfo_refine3_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE3_params_alpha_cfo_refine3_mask   (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE3_params_alpha_cfo_refine3(data)  (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE3_get_params_alpha_cfo_refine3(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W1                              0x1816B47C
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W1_reg_addr                      "0xB816B47C"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W1_reg                           0xB816B47C
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W1_inst_addr                     "0x0528"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W1_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W1_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W1_params_alpha_cfo_refine_w1_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W1_params_alpha_cfo_refine_w1_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W1_params_alpha_cfo_refine_w1(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W1_get_params_alpha_cfo_refine_w1(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W2                              0x1816B480
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W2_reg_addr                      "0xB816B480"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W2_reg                           0xB816B480
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W2_inst_addr                     "0x0529"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W2_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W2_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W2_params_alpha_cfo_refine_w2_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W2_params_alpha_cfo_refine_w2_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W2_params_alpha_cfo_refine_w2(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_CFO_REFINE_W2_get_params_alpha_cfo_refine_w2(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CFO_REFINE_TIME                                  0x1816B484
#define  ATB_DEMOD_FREQ_PARAMS_CFO_REFINE_TIME_reg_addr                          "0xB816B484"
#define  ATB_DEMOD_FREQ_PARAMS_CFO_REFINE_TIME_reg                               0xB816B484
#define  ATB_DEMOD_FREQ_PARAMS_CFO_REFINE_TIME_inst_addr                         "0x052A"
#define  set_ATB_DEMOD_FREQ_PARAMS_CFO_REFINE_TIME_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_REFINE_TIME_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CFO_REFINE_TIME_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_REFINE_TIME_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_REFINE_TIME_params_cfo_refine_time_shift      (0)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_REFINE_TIME_params_cfo_refine_time_mask       (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_REFINE_TIME_params_cfo_refine_time(data)      (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_REFINE_TIME_get_params_cfo_refine_time(data)  (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_HEADER_EST_PHASE                           0x1816B488
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_HEADER_EST_PHASE_reg_addr                   "0xB816B488"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_HEADER_EST_PHASE_reg                        0xB816B488
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_HEADER_EST_PHASE_inst_addr                  "0x052B"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_HEADER_EST_PHASE_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_HEADER_EST_PHASE_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_HEADER_EST_PHASE_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_HEADER_EST_PHASE_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_HEADER_EST_PHASE_params_alpha_header_est_phase_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_HEADER_EST_PHASE_params_alpha_header_est_phase_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_HEADER_EST_PHASE_params_alpha_header_est_phase(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_HEADER_EST_PHASE_get_params_alpha_header_est_phase(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_EST_PHASE                            0x1816B48C
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_EST_PHASE_reg_addr                    "0xB816B48C"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_EST_PHASE_reg                         0xB816B48C
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_EST_PHASE_inst_addr                   "0x052C"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_EST_PHASE_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_EST_PHASE_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_EST_PHASE_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_EST_PHASE_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_EST_PHASE_params_alpha_pilot_est_phase_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_EST_PHASE_params_alpha_pilot_est_phase_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_EST_PHASE_params_alpha_pilot_est_phase(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_EST_PHASE_get_params_alpha_pilot_est_phase(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CLOSE_FLL_WHEN_PILOT_ENABLED                     0x1816B490
#define  ATB_DEMOD_FREQ_PARAMS_CLOSE_FLL_WHEN_PILOT_ENABLED_reg_addr             "0xB816B490"
#define  ATB_DEMOD_FREQ_PARAMS_CLOSE_FLL_WHEN_PILOT_ENABLED_reg                  0xB816B490
#define  ATB_DEMOD_FREQ_PARAMS_CLOSE_FLL_WHEN_PILOT_ENABLED_inst_addr            "0x052D"
#define  set_ATB_DEMOD_FREQ_PARAMS_CLOSE_FLL_WHEN_PILOT_ENABLED_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CLOSE_FLL_WHEN_PILOT_ENABLED_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CLOSE_FLL_WHEN_PILOT_ENABLED_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CLOSE_FLL_WHEN_PILOT_ENABLED_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CLOSE_FLL_WHEN_PILOT_ENABLED_params_close_fll_when_pilot_enabled_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CLOSE_FLL_WHEN_PILOT_ENABLED_params_close_fll_when_pilot_enabled_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_CLOSE_FLL_WHEN_PILOT_ENABLED_params_close_fll_when_pilot_enabled(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CLOSE_FLL_WHEN_PILOT_ENABLED_get_params_close_fll_when_pilot_enabled(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_QPSK                                 0x1816B494
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_QPSK_reg_addr                         "0xB816B494"
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_QPSK_reg                              0xB816B494
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_QPSK_inst_addr                        "0x052E"
#define  set_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_QPSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_QPSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_QPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_QPSK_params_e_phi_limit_qpsk_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_QPSK_params_e_phi_limit_qpsk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_QPSK_params_e_phi_limit_qpsk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_QPSK_get_params_e_phi_limit_qpsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8PSK                                 0x1816B498
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8PSK_reg_addr                         "0xB816B498"
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8PSK_reg                              0xB816B498
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8PSK_inst_addr                        "0x052F"
#define  set_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8PSK_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8PSK_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8PSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8PSK_params_e_phi_limit_8psk_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8PSK_params_e_phi_limit_8psk_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8PSK_params_e_phi_limit_8psk(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8PSK_get_params_e_phi_limit_8psk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_8APSK                              0x1816B49C
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_8APSK_reg_addr                      "0xB816B49C"
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_8APSK_reg                           0xB816B49C
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_8APSK_inst_addr                     "0x0530"
#define  set_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_8APSK_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_8APSK_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_8APSK_params_e_phi_limit_8_8apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_8APSK_params_e_phi_limit_8_8apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_8APSK_params_e_phi_limit_8_8apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_8APSK_get_params_e_phi_limit_8_8apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12APSK                             0x1816B4A0
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12APSK_reg_addr                     "0xB816B4A0"
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12APSK_reg                          0xB816B4A0
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12APSK_inst_addr                    "0x0531"
#define  set_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12APSK_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12APSK_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12APSK_params_e_phi_limit_4_12apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12APSK_params_e_phi_limit_4_12apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12APSK_params_e_phi_limit_4_12apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12APSK_get_params_e_phi_limit_4_12apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16APSK                          0x1816B4A4
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16APSK_reg_addr                  "0xB816B4A4"
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16APSK_reg                       0xB816B4A4
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16APSK_inst_addr                 "0x0532"
#define  set_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16APSK_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16APSK_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16APSK_params_e_phi_limit_4_12_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16APSK_params_e_phi_limit_4_12_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16APSK_params_e_phi_limit_4_12_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16APSK_get_params_e_phi_limit_4_12_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_2_4_2APSK                            0x1816B4A8
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_2_4_2APSK_reg_addr                    "0xB816B4A8"
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_2_4_2APSK_reg                         0xB816B4A8
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_2_4_2APSK_inst_addr                   "0x0533"
#define  set_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_2_4_2APSK_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_2_4_2APSK_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_2_4_2APSK_params_e_phi_limit_2_4_2apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_2_4_2APSK_params_e_phi_limit_2_4_2apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_2_4_2APSK_params_e_phi_limit_2_4_2apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_2_4_2APSK_get_params_e_phi_limit_2_4_2apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16RBAPSK                        0x1816B4AC
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16RBAPSK_reg_addr                "0xB816B4AC"
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16RBAPSK_reg                     0xB816B4AC
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16RBAPSK_inst_addr               "0x0534"
#define  set_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16RBAPSK_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16RBAPSK_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16RBAPSK_params_e_phi_limit_4_12_16rbapsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16RBAPSK_params_e_phi_limit_4_12_16rbapsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16RBAPSK_params_e_phi_limit_4_12_16rbapsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_16RBAPSK_get_params_e_phi_limit_4_12_16rbapsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_8_4_16APSK                         0x1816B4B0
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_8_4_16APSK_reg_addr                 "0xB816B4B0"
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_8_4_16APSK_reg                      0xB816B4B0
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_8_4_16APSK_inst_addr                "0x0535"
#define  set_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_8_4_16APSK_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_8_4_16APSK_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_8_4_16APSK_params_e_phi_limit_4_8_4_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_8_4_16APSK_params_e_phi_limit_4_8_4_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_8_4_16APSK_params_e_phi_limit_4_8_4_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_8_4_16APSK_get_params_e_phi_limit_4_8_4_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_16_16_16_16APSK                      0x1816B4B4
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_16_16_16_16APSK_reg_addr              "0xB816B4B4"
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_16_16_16_16APSK_reg                   0xB816B4B4
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_16_16_16_16APSK_inst_addr             "0x0536"
#define  set_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_16_16_16_16APSK_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_16_16_16_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_16_16_16_16APSK_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_16_16_16_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_16_16_16_16APSK_params_e_phi_limit_16_16_16_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_16_16_16_16APSK_params_e_phi_limit_16_16_16_16apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_16_16_16_16APSK_params_e_phi_limit_16_16_16_16apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_16_16_16_16APSK_get_params_e_phi_limit_16_16_16_16apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_20_28APSK                       0x1816B4B8
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_20_28APSK_reg_addr               "0xB816B4B8"
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_20_28APSK_reg                    0xB816B4B8
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_20_28APSK_inst_addr              "0x0537"
#define  set_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_20_28APSK_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_20_28APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_20_28APSK_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_20_28APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_20_28APSK_params_e_phi_limit_4_12_20_28apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_20_28APSK_params_e_phi_limit_4_12_20_28apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_20_28APSK_params_e_phi_limit_4_12_20_28apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_4_12_20_28APSK_get_params_e_phi_limit_4_12_20_28apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_16_20_20APSK                       0x1816B4BC
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_16_20_20APSK_reg_addr               "0xB816B4BC"
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_16_20_20APSK_reg                    0xB816B4BC
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_16_20_20APSK_inst_addr              "0x0538"
#define  set_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_16_20_20APSK_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_16_20_20APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_16_20_20APSK_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_16_20_20APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_16_20_20APSK_params_e_phi_limit_8_16_20_20apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_16_20_20APSK_params_e_phi_limit_8_16_20_20apsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_16_20_20APSK_params_e_phi_limit_8_16_20_20apsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_E_PHI_LIMIT_8_16_20_20APSK_get_params_e_phi_limit_8_16_20_20apsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_PILOT                              0x1816B4C0
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_PILOT_reg_addr                      "0xB816B4C0"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_PILOT_reg                           0xB816B4C0
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_PILOT_inst_addr                     "0x0539"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_PILOT_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_PILOT_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_PILOT_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_PILOT_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_PILOT_params_dpfll_ctrl_t1_pilot_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_PILOT_params_dpfll_ctrl_t1_pilot_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_PILOT_params_dpfll_ctrl_t1_pilot(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_PILOT_get_params_dpfll_ctrl_t1_pilot(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_QPSK                      0x1816B4C4
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_QPSK_reg_addr              "0xB816B4C4"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_QPSK_reg                   0xB816B4C4
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_QPSK_inst_addr             "0x053A"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_QPSK_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_QPSK_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_QPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_QPSK_params_dpfll_ctrl_t1_no_pilot_qpsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_QPSK_params_dpfll_ctrl_t1_no_pilot_qpsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_QPSK_params_dpfll_ctrl_t1_no_pilot_qpsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_QPSK_get_params_dpfll_ctrl_t1_no_pilot_qpsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8PSK                      0x1816B4C8
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8PSK_reg_addr              "0xB816B4C8"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8PSK_reg                   0xB816B4C8
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8PSK_inst_addr             "0x053B"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8PSK_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8PSK_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8PSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8PSK_params_dpfll_ctrl_t1_no_pilot_8psk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8PSK_params_dpfll_ctrl_t1_no_pilot_8psk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8PSK_params_dpfll_ctrl_t1_no_pilot_8psk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8PSK_get_params_dpfll_ctrl_t1_no_pilot_8psk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_8APSK                   0x1816B4CC
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_8APSK_reg_addr           "0xB816B4CC"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_8APSK_reg                0xB816B4CC
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_8APSK_inst_addr          "0x053C"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_8APSK_reg(data)      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_8APSK_reg            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_8APSK_params_dpfll_ctrl_t1_no_pilot_8_8apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_8APSK_params_dpfll_ctrl_t1_no_pilot_8_8apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_8APSK_params_dpfll_ctrl_t1_no_pilot_8_8apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_8APSK_get_params_dpfll_ctrl_t1_no_pilot_8_8apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12APSK                  0x1816B4D0
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12APSK_reg_addr          "0xB816B4D0"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12APSK_reg               0xB816B4D0
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12APSK_inst_addr         "0x053D"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12APSK_reg(data)     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12APSK_reg           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12APSK_params_dpfll_ctrl_t1_no_pilot_4_12apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12APSK_params_dpfll_ctrl_t1_no_pilot_4_12apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12APSK_params_dpfll_ctrl_t1_no_pilot_4_12apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12APSK_get_params_dpfll_ctrl_t1_no_pilot_4_12apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16APSK               0x1816B4D4
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16APSK_reg_addr       "0xB816B4D4"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16APSK_reg            0xB816B4D4
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16APSK_inst_addr      "0x053E"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16APSK_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16APSK_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16APSK_params_dpfll_ctrl_t1_no_pilot_4_12_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16APSK_params_dpfll_ctrl_t1_no_pilot_4_12_16apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16APSK_params_dpfll_ctrl_t1_no_pilot_4_12_16apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16APSK_get_params_dpfll_ctrl_t1_no_pilot_4_12_16apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_2_4_2APSK                 0x1816B4D8
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_2_4_2APSK_reg_addr         "0xB816B4D8"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_2_4_2APSK_reg              0xB816B4D8
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_2_4_2APSK_inst_addr        "0x053F"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_2_4_2APSK_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_2_4_2APSK_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_2_4_2APSK_params_dpfll_ctrl_t1_no_pilot_2_4_2apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_2_4_2APSK_params_dpfll_ctrl_t1_no_pilot_2_4_2apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_2_4_2APSK_params_dpfll_ctrl_t1_no_pilot_2_4_2apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_2_4_2APSK_get_params_dpfll_ctrl_t1_no_pilot_2_4_2apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16RBAPSK             0x1816B4DC
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16RBAPSK_reg_addr     "0xB816B4DC"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16RBAPSK_reg          0xB816B4DC
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16RBAPSK_inst_addr    "0x0540"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16RBAPSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16RBAPSK_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16RBAPSK_params_dpfll_ctrl_t1_no_pilot_4_12_16rbapsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16RBAPSK_params_dpfll_ctrl_t1_no_pilot_4_12_16rbapsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16RBAPSK_params_dpfll_ctrl_t1_no_pilot_4_12_16rbapsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_16RBAPSK_get_params_dpfll_ctrl_t1_no_pilot_4_12_16rbapsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_8_4_16APSK              0x1816B4E0
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_8_4_16APSK_reg_addr      "0xB816B4E0"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_8_4_16APSK_reg           0xB816B4E0
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_8_4_16APSK_inst_addr     "0x0541"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_8_4_16APSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_8_4_16APSK_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_8_4_16APSK_params_dpfll_ctrl_t1_no_pilot_4_8_4_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_8_4_16APSK_params_dpfll_ctrl_t1_no_pilot_4_8_4_16apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_8_4_16APSK_params_dpfll_ctrl_t1_no_pilot_4_8_4_16apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_8_4_16APSK_get_params_dpfll_ctrl_t1_no_pilot_4_8_4_16apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_16_16_16_16APSK           0x1816B4E4
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_16_16_16_16APSK_reg_addr   "0xB816B4E4"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_16_16_16_16APSK_reg        0xB816B4E4
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_16_16_16_16APSK_inst_addr  "0x0542"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_16_16_16_16APSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_16_16_16_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_16_16_16_16APSK_reg    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_16_16_16_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_16_16_16_16APSK_params_dpfll_ctrl_t1_no_pilot_16_16_16_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_16_16_16_16APSK_params_dpfll_ctrl_t1_no_pilot_16_16_16_16apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_16_16_16_16APSK_params_dpfll_ctrl_t1_no_pilot_16_16_16_16apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_16_16_16_16APSK_get_params_dpfll_ctrl_t1_no_pilot_16_16_16_16apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_20_28APSK            0x1816B4E8
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_20_28APSK_reg_addr    "0xB816B4E8"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_20_28APSK_reg         0xB816B4E8
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_20_28APSK_inst_addr   "0x0543"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_20_28APSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_20_28APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_20_28APSK_reg     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_20_28APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_20_28APSK_params_dpfll_ctrl_t1_no_pilot_4_12_20_28apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_20_28APSK_params_dpfll_ctrl_t1_no_pilot_4_12_20_28apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_20_28APSK_params_dpfll_ctrl_t1_no_pilot_4_12_20_28apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_4_12_20_28APSK_get_params_dpfll_ctrl_t1_no_pilot_4_12_20_28apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_16_20_20APSK            0x1816B4EC
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_16_20_20APSK_reg_addr    "0xB816B4EC"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_16_20_20APSK_reg         0xB816B4EC
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_16_20_20APSK_inst_addr   "0x0544"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_16_20_20APSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_16_20_20APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_16_20_20APSK_reg     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_16_20_20APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_16_20_20APSK_params_dpfll_ctrl_t1_no_pilot_8_16_20_20apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_16_20_20APSK_params_dpfll_ctrl_t1_no_pilot_8_16_20_20apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_16_20_20APSK_params_dpfll_ctrl_t1_no_pilot_8_16_20_20apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T1_NO_PILOT_8_16_20_20APSK_get_params_dpfll_ctrl_t1_no_pilot_8_16_20_20apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_PILOT                              0x1816B4F0
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_PILOT_reg_addr                      "0xB816B4F0"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_PILOT_reg                           0xB816B4F0
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_PILOT_inst_addr                     "0x0545"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_PILOT_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_PILOT_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_PILOT_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_PILOT_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_PILOT_params_dpfll_ctrl_t2_pilot_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_PILOT_params_dpfll_ctrl_t2_pilot_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_PILOT_params_dpfll_ctrl_t2_pilot(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_PILOT_get_params_dpfll_ctrl_t2_pilot(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_QPSK                      0x1816B4F4
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_QPSK_reg_addr              "0xB816B4F4"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_QPSK_reg                   0xB816B4F4
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_QPSK_inst_addr             "0x0546"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_QPSK_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_QPSK_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_QPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_QPSK_params_dpfll_ctrl_t2_no_pilot_qpsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_QPSK_params_dpfll_ctrl_t2_no_pilot_qpsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_QPSK_params_dpfll_ctrl_t2_no_pilot_qpsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_QPSK_get_params_dpfll_ctrl_t2_no_pilot_qpsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8PSK                      0x1816B4F8
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8PSK_reg_addr              "0xB816B4F8"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8PSK_reg                   0xB816B4F8
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8PSK_inst_addr             "0x0547"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8PSK_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8PSK_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8PSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8PSK_params_dpfll_ctrl_t2_no_pilot_8psk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8PSK_params_dpfll_ctrl_t2_no_pilot_8psk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8PSK_params_dpfll_ctrl_t2_no_pilot_8psk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8PSK_get_params_dpfll_ctrl_t2_no_pilot_8psk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_8APSK                   0x1816B4FC
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_8APSK_reg_addr           "0xB816B4FC"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_8APSK_reg                0xB816B4FC
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_8APSK_inst_addr          "0x0548"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_8APSK_reg(data)      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_8APSK_reg            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_8APSK_params_dpfll_ctrl_t2_no_pilot_8_8apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_8APSK_params_dpfll_ctrl_t2_no_pilot_8_8apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_8APSK_params_dpfll_ctrl_t2_no_pilot_8_8apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_8APSK_get_params_dpfll_ctrl_t2_no_pilot_8_8apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12APSK                  0x1816B500
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12APSK_reg_addr          "0xB816B500"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12APSK_reg               0xB816B500
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12APSK_inst_addr         "0x0549"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12APSK_reg(data)     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12APSK_reg           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12APSK_params_dpfll_ctrl_t2_no_pilot_4_12apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12APSK_params_dpfll_ctrl_t2_no_pilot_4_12apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12APSK_params_dpfll_ctrl_t2_no_pilot_4_12apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12APSK_get_params_dpfll_ctrl_t2_no_pilot_4_12apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16APSK               0x1816B504
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16APSK_reg_addr       "0xB816B504"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16APSK_reg            0xB816B504
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16APSK_inst_addr      "0x054A"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16APSK_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16APSK_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16APSK_params_dpfll_ctrl_t2_no_pilot_4_12_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16APSK_params_dpfll_ctrl_t2_no_pilot_4_12_16apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16APSK_params_dpfll_ctrl_t2_no_pilot_4_12_16apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16APSK_get_params_dpfll_ctrl_t2_no_pilot_4_12_16apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_2_4_2APSK                 0x1816B508
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_2_4_2APSK_reg_addr         "0xB816B508"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_2_4_2APSK_reg              0xB816B508
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_2_4_2APSK_inst_addr        "0x054B"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_2_4_2APSK_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_2_4_2APSK_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_2_4_2APSK_params_dpfll_ctrl_t2_no_pilot_2_4_2apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_2_4_2APSK_params_dpfll_ctrl_t2_no_pilot_2_4_2apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_2_4_2APSK_params_dpfll_ctrl_t2_no_pilot_2_4_2apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_2_4_2APSK_get_params_dpfll_ctrl_t2_no_pilot_2_4_2apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16RBAPSK             0x1816B50C
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16RBAPSK_reg_addr     "0xB816B50C"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16RBAPSK_reg          0xB816B50C
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16RBAPSK_inst_addr    "0x054C"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16RBAPSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16RBAPSK_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16RBAPSK_params_dpfll_ctrl_t2_no_pilot_4_12_16rbapsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16RBAPSK_params_dpfll_ctrl_t2_no_pilot_4_12_16rbapsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16RBAPSK_params_dpfll_ctrl_t2_no_pilot_4_12_16rbapsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_16RBAPSK_get_params_dpfll_ctrl_t2_no_pilot_4_12_16rbapsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_8_4_16APSK              0x1816B510
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_8_4_16APSK_reg_addr      "0xB816B510"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_8_4_16APSK_reg           0xB816B510
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_8_4_16APSK_inst_addr     "0x054D"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_8_4_16APSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_8_4_16APSK_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_8_4_16APSK_params_dpfll_ctrl_t2_no_pilot_4_8_4_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_8_4_16APSK_params_dpfll_ctrl_t2_no_pilot_4_8_4_16apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_8_4_16APSK_params_dpfll_ctrl_t2_no_pilot_4_8_4_16apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_8_4_16APSK_get_params_dpfll_ctrl_t2_no_pilot_4_8_4_16apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_16_16_16_16APSK           0x1816B514
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_16_16_16_16APSK_reg_addr   "0xB816B514"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_16_16_16_16APSK_reg        0xB816B514
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_16_16_16_16APSK_inst_addr  "0x054E"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_16_16_16_16APSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_16_16_16_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_16_16_16_16APSK_reg    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_16_16_16_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_16_16_16_16APSK_params_dpfll_ctrl_t2_no_pilot_16_16_16_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_16_16_16_16APSK_params_dpfll_ctrl_t2_no_pilot_16_16_16_16apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_16_16_16_16APSK_params_dpfll_ctrl_t2_no_pilot_16_16_16_16apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_16_16_16_16APSK_get_params_dpfll_ctrl_t2_no_pilot_16_16_16_16apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_20_28APSK            0x1816B518
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_20_28APSK_reg_addr    "0xB816B518"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_20_28APSK_reg         0xB816B518
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_20_28APSK_inst_addr   "0x054F"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_20_28APSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_20_28APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_20_28APSK_reg     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_20_28APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_20_28APSK_params_dpfll_ctrl_t2_no_pilot_4_12_20_28apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_20_28APSK_params_dpfll_ctrl_t2_no_pilot_4_12_20_28apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_20_28APSK_params_dpfll_ctrl_t2_no_pilot_4_12_20_28apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_4_12_20_28APSK_get_params_dpfll_ctrl_t2_no_pilot_4_12_20_28apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_16_20_20APSK            0x1816B51C
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_16_20_20APSK_reg_addr    "0xB816B51C"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_16_20_20APSK_reg         0xB816B51C
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_16_20_20APSK_inst_addr   "0x0550"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_16_20_20APSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_16_20_20APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_16_20_20APSK_reg     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_16_20_20APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_16_20_20APSK_params_dpfll_ctrl_t2_no_pilot_8_16_20_20apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_16_20_20APSK_params_dpfll_ctrl_t2_no_pilot_8_16_20_20apsk_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_16_20_20APSK_params_dpfll_ctrl_t2_no_pilot_8_16_20_20apsk(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_CTRL_T2_NO_PILOT_8_16_20_20APSK_get_params_dpfll_ctrl_t2_no_pilot_8_16_20_20apsk(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2X_SKIP_STATE1_ENABLE                           0x1816B520
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SKIP_STATE1_ENABLE_reg_addr                   "0xB816B520"
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SKIP_STATE1_ENABLE_reg                        0xB816B520
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SKIP_STATE1_ENABLE_inst_addr                  "0x0551"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2X_SKIP_STATE1_ENABLE_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SKIP_STATE1_ENABLE_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2X_SKIP_STATE1_ENABLE_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2X_SKIP_STATE1_ENABLE_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SKIP_STATE1_ENABLE_params_s2x_skip_state1_enable_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SKIP_STATE1_ENABLE_params_s2x_skip_state1_enable_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SKIP_STATE1_ENABLE_params_s2x_skip_state1_enable(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2X_SKIP_STATE1_ENABLE_get_params_s2x_skip_state1_enable(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQUALIZER_ENABLE_S2X                         0x1816B524
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQUALIZER_ENABLE_S2X_reg_addr                 "0xB816B524"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQUALIZER_ENABLE_S2X_reg                      0xB816B524
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQUALIZER_ENABLE_S2X_inst_addr                "0x0552"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_EQUALIZER_ENABLE_S2X_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQUALIZER_ENABLE_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_EQUALIZER_ENABLE_S2X_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQUALIZER_ENABLE_S2X_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQUALIZER_ENABLE_S2X_params_pre_equalizer_enable_s2x_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQUALIZER_ENABLE_S2X_params_pre_equalizer_enable_s2x_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQUALIZER_ENABLE_S2X_params_pre_equalizer_enable_s2x(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQUALIZER_ENABLE_S2X_get_params_pre_equalizer_enable_s2x(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_MAIN_PATH_INDEX_S2X                          0x1816B528
#define  ATB_DEMOD_FREQ_PARAMS_PRE_MAIN_PATH_INDEX_S2X_reg_addr                  "0xB816B528"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_MAIN_PATH_INDEX_S2X_reg                       0xB816B528
#define  ATB_DEMOD_FREQ_PARAMS_PRE_MAIN_PATH_INDEX_S2X_inst_addr                 "0x0553"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_MAIN_PATH_INDEX_S2X_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_MAIN_PATH_INDEX_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_MAIN_PATH_INDEX_S2X_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_MAIN_PATH_INDEX_S2X_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_MAIN_PATH_INDEX_S2X_params_pre_main_path_index_s2x_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_MAIN_PATH_INDEX_S2X_params_pre_main_path_index_s2x_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_MAIN_PATH_INDEX_S2X_params_pre_main_path_index_s2x(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_MAIN_PATH_INDEX_S2X_get_params_pre_main_path_index_s2x(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_TAP_N_S2X                             0x1816B52C
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_TAP_N_S2X_reg_addr                     "0xB816B52C"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_TAP_N_S2X_reg                          0xB816B52C
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_TAP_N_S2X_inst_addr                    "0x0554"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_TAP_N_S2X_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_TAP_N_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_TAP_N_S2X_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_TAP_N_S2X_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_TAP_N_S2X_params_pre_feed_f_tap_n_s2x_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_TAP_N_S2X_params_pre_feed_f_tap_n_s2x_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_TAP_N_S2X_params_pre_feed_f_tap_n_s2x(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_TAP_N_S2X_get_params_pre_feed_f_tap_n_s2x(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_ALPHA_S2X                             0x1816B530
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_ALPHA_S2X_reg_addr                     "0xB816B530"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_ALPHA_S2X_reg                          0xB816B530
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_ALPHA_S2X_inst_addr                    "0x0555"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_ALPHA_S2X_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_ALPHA_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_ALPHA_S2X_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_ALPHA_S2X_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_ALPHA_S2X_params_pre_feed_f_alpha_s2x_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_ALPHA_S2X_params_pre_feed_f_alpha_s2x_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_ALPHA_S2X_params_pre_feed_f_alpha_s2x(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_FEED_F_ALPHA_S2X_get_params_pre_feed_f_alpha_s2x(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_DELTA_S2X                                    0x1816B534
#define  ATB_DEMOD_FREQ_PARAMS_PRE_DELTA_S2X_reg_addr                            "0xB816B534"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_DELTA_S2X_reg                                 0xB816B534
#define  ATB_DEMOD_FREQ_PARAMS_PRE_DELTA_S2X_inst_addr                           "0x0556"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_DELTA_S2X_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_DELTA_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_DELTA_S2X_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_DELTA_S2X_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_DELTA_S2X_params_pre_delta_s2x_shift          (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_DELTA_S2X_params_pre_delta_s2x_mask           (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_DELTA_S2X_params_pre_delta_s2x(data)          (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_DELTA_S2X_get_params_pre_delta_s2x(data)      (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_7_0                             0x1816B538
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_7_0_reg_addr                     "0xB816B538"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_7_0_reg                          0xB816B538
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_7_0_inst_addr                    "0x0557"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_7_0_params_pre_equ_ratio_th_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_7_0_params_pre_equ_ratio_th_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_7_0_params_pre_equ_ratio_th_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_7_0_get_params_pre_equ_ratio_th_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_11_8                            0x1816B53C
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_11_8_reg_addr                    "0xB816B53C"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_11_8_reg                         0xB816B53C
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_11_8_inst_addr                   "0x0558"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_11_8_params_pre_equ_ratio_th_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_11_8_params_pre_equ_ratio_th_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_11_8_params_pre_equ_ratio_th_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_11_8_get_params_pre_equ_ratio_th_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_7_0                             0x1816B540
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_7_0_reg_addr                     "0xB816B540"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_7_0_reg                          0xB816B540
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_7_0_inst_addr                    "0x0559"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_7_0_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_7_0_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_7_0_params_pre_equ_power_th_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_7_0_params_pre_equ_power_th_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_7_0_params_pre_equ_power_th_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_7_0_get_params_pre_equ_power_th_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_11_8                            0x1816B544
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_11_8_reg_addr                    "0xB816B544"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_11_8_reg                         0xB816B544
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_11_8_inst_addr                   "0x055A"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_11_8_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_11_8_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_11_8_params_pre_equ_power_th_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_11_8_params_pre_equ_power_th_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_11_8_params_pre_equ_power_th_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_11_8_get_params_pre_equ_power_th_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N                                      0x1816B548
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_reg_addr                              "0xB816B548"
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_reg                                   0xB816B548
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_inst_addr                             "0x055B"
#define  set_ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_params_add_f_tap_n_shift              (0)
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_params_add_f_tap_n_mask               (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_params_add_f_tap_n(data)              (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_get_params_add_f_tap_n(data)          (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_EQUALIZER_1_IN_MIDDLE_FLAG                       0x1816B54C
#define  ATB_DEMOD_FREQ_PARAMS_EQUALIZER_1_IN_MIDDLE_FLAG_reg_addr               "0xB816B54C"
#define  ATB_DEMOD_FREQ_PARAMS_EQUALIZER_1_IN_MIDDLE_FLAG_reg                    0xB816B54C
#define  ATB_DEMOD_FREQ_PARAMS_EQUALIZER_1_IN_MIDDLE_FLAG_inst_addr              "0x055C"
#define  set_ATB_DEMOD_FREQ_PARAMS_EQUALIZER_1_IN_MIDDLE_FLAG_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_EQUALIZER_1_IN_MIDDLE_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_EQUALIZER_1_IN_MIDDLE_FLAG_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_EQUALIZER_1_IN_MIDDLE_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_EQUALIZER_1_IN_MIDDLE_FLAG_params_equalizer_1_in_middle_flag_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_EQUALIZER_1_IN_MIDDLE_FLAG_params_equalizer_1_in_middle_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_EQUALIZER_1_IN_MIDDLE_FLAG_params_equalizer_1_in_middle_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_EQUALIZER_1_IN_MIDDLE_FLAG_get_params_equalizer_1_in_middle_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X                             0x1816B550
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_reg_addr                     "0xB816B550"
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_reg                          0xB816B550
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_inst_addr                    "0x055D"
#define  set_ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_reg))
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_params_min_feed_f_tap_n_s2x_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_params_min_feed_f_tap_n_s2x_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_params_min_feed_f_tap_n_s2x(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_get_params_min_feed_f_tap_n_s2x(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_QPSK                     0x1816B554
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_QPSK_reg_addr             "0xB816B554"
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_QPSK_reg                  0xB816B554
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_QPSK_inst_addr            "0x055E"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_QPSK_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_QPSK_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_QPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_QPSK_params_use_pilot_to_train_flag_qpsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_QPSK_params_use_pilot_to_train_flag_qpsk_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_QPSK_params_use_pilot_to_train_flag_qpsk(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_QPSK_get_params_use_pilot_to_train_flag_qpsk(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8PSK                     0x1816B558
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8PSK_reg_addr             "0xB816B558"
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8PSK_reg                  0xB816B558
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8PSK_inst_addr            "0x055F"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8PSK_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8PSK_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8PSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8PSK_params_use_pilot_to_train_flag_8psk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8PSK_params_use_pilot_to_train_flag_8psk_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8PSK_params_use_pilot_to_train_flag_8psk(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8PSK_get_params_use_pilot_to_train_flag_8psk(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_8APSK                  0x1816B55C
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_8APSK_reg_addr          "0xB816B55C"
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_8APSK_reg               0xB816B55C
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_8APSK_inst_addr         "0x0560"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_8APSK_reg(data)     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_8APSK_reg           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_8APSK_params_use_pilot_to_train_flag_8_8apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_8APSK_params_use_pilot_to_train_flag_8_8apsk_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_8APSK_params_use_pilot_to_train_flag_8_8apsk(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_8APSK_get_params_use_pilot_to_train_flag_8_8apsk(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12APSK                 0x1816B560
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12APSK_reg_addr         "0xB816B560"
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12APSK_reg              0xB816B560
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12APSK_inst_addr        "0x0561"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12APSK_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12APSK_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12APSK_params_use_pilot_to_train_flag_4_12apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12APSK_params_use_pilot_to_train_flag_4_12apsk_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12APSK_params_use_pilot_to_train_flag_4_12apsk(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12APSK_get_params_use_pilot_to_train_flag_4_12apsk(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16APSK              0x1816B564
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16APSK_reg_addr      "0xB816B564"
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16APSK_reg           0xB816B564
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16APSK_inst_addr     "0x0562"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16APSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16APSK_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16APSK_params_use_pilot_to_train_flag_4_12_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16APSK_params_use_pilot_to_train_flag_4_12_16apsk_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16APSK_params_use_pilot_to_train_flag_4_12_16apsk(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16APSK_get_params_use_pilot_to_train_flag_4_12_16apsk(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_2_4_2APSK                0x1816B568
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_2_4_2APSK_reg_addr        "0xB816B568"
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_2_4_2APSK_reg             0xB816B568
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_2_4_2APSK_inst_addr       "0x0563"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_2_4_2APSK_reg(data)   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_2_4_2APSK_reg         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_2_4_2APSK_params_use_pilot_to_train_flag_2_4_2apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_2_4_2APSK_params_use_pilot_to_train_flag_2_4_2apsk_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_2_4_2APSK_params_use_pilot_to_train_flag_2_4_2apsk(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_2_4_2APSK_get_params_use_pilot_to_train_flag_2_4_2apsk(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16RBAPSK            0x1816B56C
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16RBAPSK_reg_addr    "0xB816B56C"
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16RBAPSK_reg         0xB816B56C
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16RBAPSK_inst_addr   "0x0564"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16RBAPSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16RBAPSK_reg     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16RBAPSK_params_use_pilot_to_train_flag_4_12_16rbapsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16RBAPSK_params_use_pilot_to_train_flag_4_12_16rbapsk_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16RBAPSK_params_use_pilot_to_train_flag_4_12_16rbapsk(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_16RBAPSK_get_params_use_pilot_to_train_flag_4_12_16rbapsk(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_8_4_16APSK             0x1816B570
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_8_4_16APSK_reg_addr     "0xB816B570"
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_8_4_16APSK_reg          0xB816B570
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_8_4_16APSK_inst_addr    "0x0565"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_8_4_16APSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_8_4_16APSK_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_8_4_16APSK_params_use_pilot_to_train_flag_4_8_4_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_8_4_16APSK_params_use_pilot_to_train_flag_4_8_4_16apsk_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_8_4_16APSK_params_use_pilot_to_train_flag_4_8_4_16apsk(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_8_4_16APSK_get_params_use_pilot_to_train_flag_4_8_4_16apsk(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_16_16_16_16APSK          0x1816B574
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_16_16_16_16APSK_reg_addr  "0xB816B574"
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_16_16_16_16APSK_reg       0xB816B574
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_16_16_16_16APSK_inst_addr "0x0566"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_16_16_16_16APSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_16_16_16_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_16_16_16_16APSK_reg   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_16_16_16_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_16_16_16_16APSK_params_use_pilot_to_train_flag_16_16_16_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_16_16_16_16APSK_params_use_pilot_to_train_flag_16_16_16_16apsk_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_16_16_16_16APSK_params_use_pilot_to_train_flag_16_16_16_16apsk(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_16_16_16_16APSK_get_params_use_pilot_to_train_flag_16_16_16_16apsk(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_20_28APSK           0x1816B578
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_20_28APSK_reg_addr   "0xB816B578"
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_20_28APSK_reg        0xB816B578
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_20_28APSK_inst_addr  "0x0567"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_20_28APSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_20_28APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_20_28APSK_reg    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_20_28APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_20_28APSK_params_use_pilot_to_train_flag_4_12_20_28apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_20_28APSK_params_use_pilot_to_train_flag_4_12_20_28apsk_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_20_28APSK_params_use_pilot_to_train_flag_4_12_20_28apsk(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_4_12_20_28APSK_get_params_use_pilot_to_train_flag_4_12_20_28apsk(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_16_20_20APSK           0x1816B57C
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_16_20_20APSK_reg_addr   "0xB816B57C"
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_16_20_20APSK_reg        0xB816B57C
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_16_20_20APSK_inst_addr  "0x0568"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_16_20_20APSK_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_16_20_20APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_16_20_20APSK_reg    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_16_20_20APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_16_20_20APSK_params_use_pilot_to_train_flag_8_16_20_20apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_16_20_20APSK_params_use_pilot_to_train_flag_8_16_20_20apsk_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_16_20_20APSK_params_use_pilot_to_train_flag_8_16_20_20apsk(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_PILOT_TO_TRAIN_FLAG_8_16_20_20APSK_get_params_use_pilot_to_train_flag_8_16_20_20apsk(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_QPSK                           0x1816B580
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_QPSK_reg_addr                   "0xB816B580"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_QPSK_reg                        0xB816B580
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_QPSK_inst_addr                  "0x0569"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_QPSK_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_QPSK_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_QPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_QPSK_params_alpha_pilot_train_qpsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_QPSK_params_alpha_pilot_train_qpsk_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_QPSK_params_alpha_pilot_train_qpsk(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_QPSK_get_params_alpha_pilot_train_qpsk(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8PSK                           0x1816B584
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8PSK_reg_addr                   "0xB816B584"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8PSK_reg                        0xB816B584
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8PSK_inst_addr                  "0x056A"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8PSK_reg(data)              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8PSK_reg                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8PSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8PSK_params_alpha_pilot_train_8psk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8PSK_params_alpha_pilot_train_8psk_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8PSK_params_alpha_pilot_train_8psk(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8PSK_get_params_alpha_pilot_train_8psk(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_8APSK                        0x1816B588
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_8APSK_reg_addr                "0xB816B588"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_8APSK_reg                     0xB816B588
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_8APSK_inst_addr               "0x056B"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_8APSK_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_8APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_8APSK_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_8APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_8APSK_params_alpha_pilot_train_8_8apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_8APSK_params_alpha_pilot_train_8_8apsk_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_8APSK_params_alpha_pilot_train_8_8apsk(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_8APSK_get_params_alpha_pilot_train_8_8apsk(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12APSK                       0x1816B58C
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12APSK_reg_addr               "0xB816B58C"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12APSK_reg                    0xB816B58C
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12APSK_inst_addr              "0x056C"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12APSK_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12APSK_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12APSK_params_alpha_pilot_train_4_12apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12APSK_params_alpha_pilot_train_4_12apsk_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12APSK_params_alpha_pilot_train_4_12apsk(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12APSK_get_params_alpha_pilot_train_4_12apsk(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16APSK                    0x1816B590
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16APSK_reg_addr            "0xB816B590"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16APSK_reg                 0xB816B590
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16APSK_inst_addr           "0x056D"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16APSK_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16APSK_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16APSK_params_alpha_pilot_train_4_12_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16APSK_params_alpha_pilot_train_4_12_16apsk_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16APSK_params_alpha_pilot_train_4_12_16apsk(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16APSK_get_params_alpha_pilot_train_4_12_16apsk(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_2_4_2APSK                      0x1816B594
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_2_4_2APSK_reg_addr              "0xB816B594"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_2_4_2APSK_reg                   0xB816B594
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_2_4_2APSK_inst_addr             "0x056E"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_2_4_2APSK_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_2_4_2APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_2_4_2APSK_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_2_4_2APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_2_4_2APSK_params_alpha_pilot_train_2_4_2apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_2_4_2APSK_params_alpha_pilot_train_2_4_2apsk_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_2_4_2APSK_params_alpha_pilot_train_2_4_2apsk(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_2_4_2APSK_get_params_alpha_pilot_train_2_4_2apsk(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16RBAPSK                  0x1816B598
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16RBAPSK_reg_addr          "0xB816B598"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16RBAPSK_reg               0xB816B598
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16RBAPSK_inst_addr         "0x056F"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16RBAPSK_reg(data)     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16RBAPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16RBAPSK_reg           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16RBAPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16RBAPSK_params_alpha_pilot_train_4_12_16rbapsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16RBAPSK_params_alpha_pilot_train_4_12_16rbapsk_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16RBAPSK_params_alpha_pilot_train_4_12_16rbapsk(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_16RBAPSK_get_params_alpha_pilot_train_4_12_16rbapsk(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_8_4_16APSK                   0x1816B59C
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_8_4_16APSK_reg_addr           "0xB816B59C"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_8_4_16APSK_reg                0xB816B59C
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_8_4_16APSK_inst_addr          "0x0570"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_8_4_16APSK_reg(data)      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_8_4_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_8_4_16APSK_reg            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_8_4_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_8_4_16APSK_params_alpha_pilot_train_4_8_4_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_8_4_16APSK_params_alpha_pilot_train_4_8_4_16apsk_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_8_4_16APSK_params_alpha_pilot_train_4_8_4_16apsk(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_8_4_16APSK_get_params_alpha_pilot_train_4_8_4_16apsk(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_16_16_16_16APSK                0x1816B5A0
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_16_16_16_16APSK_reg_addr        "0xB816B5A0"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_16_16_16_16APSK_reg             0xB816B5A0
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_16_16_16_16APSK_inst_addr       "0x0571"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_16_16_16_16APSK_reg(data)   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_16_16_16_16APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_16_16_16_16APSK_reg         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_16_16_16_16APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_16_16_16_16APSK_params_alpha_pilot_train_16_16_16_16apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_16_16_16_16APSK_params_alpha_pilot_train_16_16_16_16apsk_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_16_16_16_16APSK_params_alpha_pilot_train_16_16_16_16apsk(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_16_16_16_16APSK_get_params_alpha_pilot_train_16_16_16_16apsk(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_20_28APSK                 0x1816B5A4
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_20_28APSK_reg_addr         "0xB816B5A4"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_20_28APSK_reg              0xB816B5A4
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_20_28APSK_inst_addr        "0x0572"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_20_28APSK_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_20_28APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_20_28APSK_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_20_28APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_20_28APSK_params_alpha_pilot_train_4_12_20_28apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_20_28APSK_params_alpha_pilot_train_4_12_20_28apsk_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_20_28APSK_params_alpha_pilot_train_4_12_20_28apsk(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_4_12_20_28APSK_get_params_alpha_pilot_train_4_12_20_28apsk(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_16_20_20APSK                 0x1816B5A8
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_16_20_20APSK_reg_addr         "0xB816B5A8"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_16_20_20APSK_reg              0xB816B5A8
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_16_20_20APSK_inst_addr        "0x0573"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_16_20_20APSK_reg(data)    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_16_20_20APSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_16_20_20APSK_reg          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_16_20_20APSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_16_20_20APSK_params_alpha_pilot_train_8_16_20_20apsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_16_20_20APSK_params_alpha_pilot_train_8_16_20_20apsk_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_16_20_20APSK_params_alpha_pilot_train_8_16_20_20apsk(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PILOT_TRAIN_8_16_20_20APSK_get_params_alpha_pilot_train_8_16_20_20apsk(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_4_12APSK_NO_FLL_NO_PILOT                0x1816B5AC
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_4_12APSK_NO_FLL_NO_PILOT_reg_addr        "0xB816B5AC"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_4_12APSK_NO_FLL_NO_PILOT_reg             0xB816B5AC
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_4_12APSK_NO_FLL_NO_PILOT_inst_addr       "0x0574"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_4_12APSK_NO_FLL_NO_PILOT_reg(data)   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_4_12APSK_NO_FLL_NO_PILOT_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_4_12APSK_NO_FLL_NO_PILOT_reg         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_4_12APSK_NO_FLL_NO_PILOT_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_4_12APSK_NO_FLL_NO_PILOT_params_c1_pll_0_4_12apsk_no_fll_no_pilot_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_4_12APSK_NO_FLL_NO_PILOT_params_c1_pll_0_4_12apsk_no_fll_no_pilot_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_4_12APSK_NO_FLL_NO_PILOT_params_c1_pll_0_4_12apsk_no_fll_no_pilot(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_0_4_12APSK_NO_FLL_NO_PILOT_get_params_c1_pll_0_4_12apsk_no_fll_no_pilot(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_4_12APSK_NO_FLL_NO_PILOT                0x1816B5B0
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_4_12APSK_NO_FLL_NO_PILOT_reg_addr        "0xB816B5B0"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_4_12APSK_NO_FLL_NO_PILOT_reg             0xB816B5B0
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_4_12APSK_NO_FLL_NO_PILOT_inst_addr       "0x0575"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_4_12APSK_NO_FLL_NO_PILOT_reg(data)   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_4_12APSK_NO_FLL_NO_PILOT_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_4_12APSK_NO_FLL_NO_PILOT_reg         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_4_12APSK_NO_FLL_NO_PILOT_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_4_12APSK_NO_FLL_NO_PILOT_params_c2_pll_0_4_12apsk_no_fll_no_pilot_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_4_12APSK_NO_FLL_NO_PILOT_params_c2_pll_0_4_12apsk_no_fll_no_pilot_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_4_12APSK_NO_FLL_NO_PILOT_params_c2_pll_0_4_12apsk_no_fll_no_pilot(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_0_4_12APSK_NO_FLL_NO_PILOT_get_params_c2_pll_0_4_12apsk_no_fll_no_pilot(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_4_12APSK_NO_FLL_NO_PILOT                0x1816B5B4
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_4_12APSK_NO_FLL_NO_PILOT_reg_addr        "0xB816B5B4"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_4_12APSK_NO_FLL_NO_PILOT_reg             0xB816B5B4
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_4_12APSK_NO_FLL_NO_PILOT_inst_addr       "0x0576"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_4_12APSK_NO_FLL_NO_PILOT_reg(data)   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_4_12APSK_NO_FLL_NO_PILOT_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_4_12APSK_NO_FLL_NO_PILOT_reg         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_4_12APSK_NO_FLL_NO_PILOT_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_4_12APSK_NO_FLL_NO_PILOT_params_c1_pll_1_4_12apsk_no_fll_no_pilot_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_4_12APSK_NO_FLL_NO_PILOT_params_c1_pll_1_4_12apsk_no_fll_no_pilot_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_4_12APSK_NO_FLL_NO_PILOT_params_c1_pll_1_4_12apsk_no_fll_no_pilot(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_1_4_12APSK_NO_FLL_NO_PILOT_get_params_c1_pll_1_4_12apsk_no_fll_no_pilot(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_4_12APSK_NO_FLL_NO_PILOT                0x1816B5B8
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_4_12APSK_NO_FLL_NO_PILOT_reg_addr        "0xB816B5B8"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_4_12APSK_NO_FLL_NO_PILOT_reg             0xB816B5B8
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_4_12APSK_NO_FLL_NO_PILOT_inst_addr       "0x0577"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_4_12APSK_NO_FLL_NO_PILOT_reg(data)   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_4_12APSK_NO_FLL_NO_PILOT_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_4_12APSK_NO_FLL_NO_PILOT_reg         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_4_12APSK_NO_FLL_NO_PILOT_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_4_12APSK_NO_FLL_NO_PILOT_params_c2_pll_1_4_12apsk_no_fll_no_pilot_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_4_12APSK_NO_FLL_NO_PILOT_params_c2_pll_1_4_12apsk_no_fll_no_pilot_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_4_12APSK_NO_FLL_NO_PILOT_params_c2_pll_1_4_12apsk_no_fll_no_pilot(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_1_4_12APSK_NO_FLL_NO_PILOT_get_params_c2_pll_1_4_12apsk_no_fll_no_pilot(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_SET_STATE2_PLL_FLAG                    0x1816B5BC
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_SET_STATE2_PLL_FLAG_reg_addr            "0xB816B5BC"
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_SET_STATE2_PLL_FLAG_reg                 0xB816B5BC
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_SET_STATE2_PLL_FLAG_inst_addr           "0x0578"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEADER_PN_SET_STATE2_PLL_FLAG_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_PN_SET_STATE2_PLL_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEADER_PN_SET_STATE2_PLL_FLAG_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_PN_SET_STATE2_PLL_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_SET_STATE2_PLL_FLAG_params_header_pn_set_state2_pll_flag_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_SET_STATE2_PLL_FLAG_params_header_pn_set_state2_pll_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_SET_STATE2_PLL_FLAG_params_header_pn_set_state2_pll_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_SET_STATE2_PLL_FLAG_get_params_header_pn_set_state2_pll_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_RESET_CNT_TH                               0x1816B5C0
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_RESET_CNT_TH_reg_addr                       "0xB816B5C0"
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_RESET_CNT_TH_reg                            0xB816B5C0
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_RESET_CNT_TH_inst_addr                      "0x0579"
#define  set_ATB_DEMOD_FREQ_PARAMS_DPFLL_RESET_CNT_TH_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_RESET_CNT_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_DPFLL_RESET_CNT_TH_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_DPFLL_RESET_CNT_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_RESET_CNT_TH_params_dpfll_reset_cnt_th_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_RESET_CNT_TH_params_dpfll_reset_cnt_th_mask (0x00000007)
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_RESET_CNT_TH_params_dpfll_reset_cnt_th(data) (0x00000007&(data))
#define  ATB_DEMOD_FREQ_PARAMS_DPFLL_RESET_CNT_TH_get_params_dpfll_reset_cnt_th(data) (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_ALPHA_PILOT_TRAIN                            0x1816B5C4
#define  ATB_DEMOD_FREQ_PARAMS_USE_ALPHA_PILOT_TRAIN_reg_addr                    "0xB816B5C4"
#define  ATB_DEMOD_FREQ_PARAMS_USE_ALPHA_PILOT_TRAIN_reg                         0xB816B5C4
#define  ATB_DEMOD_FREQ_PARAMS_USE_ALPHA_PILOT_TRAIN_inst_addr                   "0x057A"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_ALPHA_PILOT_TRAIN_reg(data)               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_ALPHA_PILOT_TRAIN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_ALPHA_PILOT_TRAIN_reg                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_ALPHA_PILOT_TRAIN_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_ALPHA_PILOT_TRAIN_params_use_alpha_pilot_train_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_ALPHA_PILOT_TRAIN_params_use_alpha_pilot_train_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_ALPHA_PILOT_TRAIN_params_use_alpha_pilot_train(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_ALPHA_PILOT_TRAIN_get_params_use_alpha_pilot_train(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_S2_SIGMA_DIV2                                    0x1816B5C8
#define  ATB_DEMOD_FREQ_PARAMS_S2_SIGMA_DIV2_reg_addr                            "0xB816B5C8"
#define  ATB_DEMOD_FREQ_PARAMS_S2_SIGMA_DIV2_reg                                 0xB816B5C8
#define  ATB_DEMOD_FREQ_PARAMS_S2_SIGMA_DIV2_inst_addr                           "0x057B"
#define  set_ATB_DEMOD_FREQ_PARAMS_S2_SIGMA_DIV2_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2_SIGMA_DIV2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_S2_SIGMA_DIV2_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_S2_SIGMA_DIV2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_S2_SIGMA_DIV2_params_s2_sigma_div2_shift          (0)
#define  ATB_DEMOD_FREQ_PARAMS_S2_SIGMA_DIV2_params_s2_sigma_div2_mask           (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_S2_SIGMA_DIV2_params_s2_sigma_div2(data)          (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_S2_SIGMA_DIV2_get_params_s2_sigma_div2(data)      (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ACCU_MODE                                        0x1816B5CC
#define  ATB_DEMOD_FREQ_PARAMS_ACCU_MODE_reg_addr                                "0xB816B5CC"
#define  ATB_DEMOD_FREQ_PARAMS_ACCU_MODE_reg                                     0xB816B5CC
#define  ATB_DEMOD_FREQ_PARAMS_ACCU_MODE_inst_addr                               "0x057C"
#define  set_ATB_DEMOD_FREQ_PARAMS_ACCU_MODE_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ACCU_MODE_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ACCU_MODE_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ACCU_MODE_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ACCU_MODE_params_accu_mode_shift                  (0)
#define  ATB_DEMOD_FREQ_PARAMS_ACCU_MODE_params_accu_mode_mask                   (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_ACCU_MODE_params_accu_mode(data)                  (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ACCU_MODE_get_params_accu_mode(data)              (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_7_0                                    0x1816B5D0
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_7_0_reg_addr                            "0xB816B5D0"
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_7_0_reg                                 0xB816B5D0
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_7_0_inst_addr                           "0x057D"
#define  set_ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_7_0_params_fifo_mode_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_7_0_params_fifo_mode_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_7_0_params_fifo_mode_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_7_0_get_params_fifo_mode_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_11_8                                   0x1816B5D4
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_11_8_reg_addr                           "0xB816B5D4"
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_11_8_reg                                0xB816B5D4
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_11_8_inst_addr                          "0x057E"
#define  set_ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_11_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_11_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_11_8_params_fifo_mode_11_8_shift        (0)
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_11_8_params_fifo_mode_11_8_mask         (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_11_8_params_fifo_mode_11_8(data)        (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_FIFO_MODE_11_8_get_params_fifo_mode_11_8(data)    (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_PN                                   0x1816B5D8
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_PN_reg_addr                           "0xB816B5D8"
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_PN_reg                                0xB816B5D8
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_PN_inst_addr                          "0x057F"
#define  set_ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_PN_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_PN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_PN_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_PN_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_PN_params_add_f_tap_n_pn_shift        (0)
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_PN_params_add_f_tap_n_pn_mask         (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_PN_params_add_f_tap_n_pn(data)        (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ADD_F_TAP_N_PN_get_params_add_f_tap_n_pn(data)    (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_PN                          0x1816B5DC
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_PN_reg_addr                  "0xB816B5DC"
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_PN_reg                       0xB816B5DC
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_PN_inst_addr                 "0x0580"
#define  set_ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_PN_reg(data)             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_PN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_PN_reg                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_PN_reg))
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_PN_params_min_feed_f_tap_n_s2x_pn_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_PN_params_min_feed_f_tap_n_s2x_pn_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_PN_params_min_feed_f_tap_n_s2x_pn(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_MIN_FEED_F_TAP_N_S2X_PN_get_params_min_feed_f_tap_n_s2x_pn(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_SNR_TH                                   0x1816B5E0
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_SNR_TH_reg_addr                           "0xB816B5E0"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_SNR_TH_reg                                0xB816B5E0
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_SNR_TH_inst_addr                          "0x0581"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_SNR_TH_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_SNR_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_SNR_TH_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_SNR_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_SNR_TH_params_pre_equ_snr_th_shift        (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_SNR_TH_params_pre_equ_snr_th_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_SNR_TH_params_pre_equ_snr_th(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_SNR_TH_get_params_pre_equ_snr_th(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM                               0x1816B5E4
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_reg_addr                       "0xB816B5E4"
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_reg                            0xB816B5E4
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_inst_addr                      "0x0582"
#define  set_ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_params_enable_hp_comp_vcm_shift (1)
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_params_enable_hp_comp_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_params_enable_hp_comp_vcm_mask (0x00000002)
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_params_enable_hp_comp_mask     (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_params_enable_hp_comp_vcm(data) (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_params_enable_hp_comp(data)    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_get_params_enable_hp_comp_vcm(data) ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_VCM_get_params_enable_hp_comp(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_BW_TH                             0x1816B5E8
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_BW_TH_reg_addr                     "0xB816B5E8"
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_BW_TH_reg                          0xB816B5E8
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_BW_TH_inst_addr                    "0x0583"
#define  set_ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_BW_TH_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_BW_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_BW_TH_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_BW_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_BW_TH_params_enable_hp_comp_bw_th_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_BW_TH_params_enable_hp_comp_bw_th_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_BW_TH_params_enable_hp_comp_bw_th(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ENABLE_HP_COMP_BW_TH_get_params_enable_hp_comp_bw_th(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_UPDATE_SIGMA_S2X                                 0x1816B5EC
#define  ATB_DEMOD_FREQ_PARAMS_UPDATE_SIGMA_S2X_reg_addr                         "0xB816B5EC"
#define  ATB_DEMOD_FREQ_PARAMS_UPDATE_SIGMA_S2X_reg                              0xB816B5EC
#define  ATB_DEMOD_FREQ_PARAMS_UPDATE_SIGMA_S2X_inst_addr                        "0x0584"
#define  set_ATB_DEMOD_FREQ_PARAMS_UPDATE_SIGMA_S2X_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_UPDATE_SIGMA_S2X_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_UPDATE_SIGMA_S2X_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_UPDATE_SIGMA_S2X_reg))
#define  ATB_DEMOD_FREQ_PARAMS_UPDATE_SIGMA_S2X_params_update_sigma_s2x_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_UPDATE_SIGMA_S2X_params_update_sigma_s2x_mask     (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_UPDATE_SIGMA_S2X_params_update_sigma_s2x(data)    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_UPDATE_SIGMA_S2X_get_params_update_sigma_s2x(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_LARGE_ALPHA_PLL_2_0                                     0x1816B5F0
#define  ATB_DEMOD_FREQ_LARGE_ALPHA_PLL_2_0_reg_addr                             "0xB816B5F0"
#define  ATB_DEMOD_FREQ_LARGE_ALPHA_PLL_2_0_reg                                  0xB816B5F0
#define  ATB_DEMOD_FREQ_LARGE_ALPHA_PLL_2_0_inst_addr                            "0x0585"
#define  set_ATB_DEMOD_FREQ_LARGE_ALPHA_PLL_2_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_ALPHA_PLL_2_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LARGE_ALPHA_PLL_2_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_LARGE_ALPHA_PLL_2_0_reg))
#define  ATB_DEMOD_FREQ_LARGE_ALPHA_PLL_2_0_large_alpha_pll_2_0_shift            (0)
#define  ATB_DEMOD_FREQ_LARGE_ALPHA_PLL_2_0_large_alpha_pll_2_0_mask             (0x00000007)
#define  ATB_DEMOD_FREQ_LARGE_ALPHA_PLL_2_0_large_alpha_pll_2_0(data)            (0x00000007&(data))
#define  ATB_DEMOD_FREQ_LARGE_ALPHA_PLL_2_0_get_large_alpha_pll_2_0(data)        (0x00000007&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PLL_EN                                     0x1816B5F4
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PLL_EN_reg_addr                             "0xB816B5F4"
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PLL_EN_reg                                  0xB816B5F4
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PLL_EN_inst_addr                            "0x0586"
#define  set_ATB_DEMOD_FREQ_PARAMS_ALPHA_PLL_EN_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PLL_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ALPHA_PLL_EN_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ALPHA_PLL_EN_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PLL_EN_params_alpha_pll_en_shift            (0)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PLL_EN_params_alpha_pll_en_mask             (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PLL_EN_params_alpha_pll_en(data)            (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ALPHA_PLL_EN_get_params_alpha_pll_en(data)        (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_NOLOCK_RESET_EN_1_0                              0x1816B5F8
#define  ATB_DEMOD_FREQ_PARAMS_NOLOCK_RESET_EN_1_0_reg_addr                      "0xB816B5F8"
#define  ATB_DEMOD_FREQ_PARAMS_NOLOCK_RESET_EN_1_0_reg                           0xB816B5F8
#define  ATB_DEMOD_FREQ_PARAMS_NOLOCK_RESET_EN_1_0_inst_addr                     "0x0587"
#define  set_ATB_DEMOD_FREQ_PARAMS_NOLOCK_RESET_EN_1_0_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_NOLOCK_RESET_EN_1_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_NOLOCK_RESET_EN_1_0_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_NOLOCK_RESET_EN_1_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_NOLOCK_RESET_EN_1_0_params_nolock_reset_en_1_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_NOLOCK_RESET_EN_1_0_params_nolock_reset_en_1_0_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_NOLOCK_RESET_EN_1_0_params_nolock_reset_en_1_0(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_NOLOCK_RESET_EN_1_0_get_params_nolock_reset_en_1_0(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_7_0                                 0x1816B5FC
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_7_0_reg_addr                         "0xB816B5FC"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_7_0_reg                              0xB816B5FC
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_7_0_inst_addr                        "0x0588"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_7_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_7_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_7_0_params_c1_pll_s2x_0_7_0_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_7_0_params_c1_pll_s2x_0_7_0_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_7_0_params_c1_pll_s2x_0_7_0(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_7_0_get_params_c1_pll_s2x_0_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_15_8                                0x1816B600
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_15_8_reg_addr                        "0xB816B600"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_15_8_reg                             0xB816B600
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_15_8_inst_addr                       "0x0589"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_15_8_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_15_8_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_15_8_params_c1_pll_s2x_0_15_8_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_15_8_params_c1_pll_s2x_0_15_8_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_15_8_params_c1_pll_s2x_0_15_8(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_15_8_get_params_c1_pll_s2x_0_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_17_16                               0x1816B604
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_17_16_reg_addr                       "0xB816B604"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_17_16_reg                            0xB816B604
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_17_16_inst_addr                      "0x058A"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_17_16_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_17_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_17_16_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_17_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_17_16_params_c1_pll_s2x_0_17_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_17_16_params_c1_pll_s2x_0_17_16_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_17_16_params_c1_pll_s2x_0_17_16(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_0_17_16_get_params_c1_pll_s2x_0_17_16(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_7_0                                 0x1816B608
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_7_0_reg_addr                         "0xB816B608"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_7_0_reg                              0xB816B608
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_7_0_inst_addr                        "0x058B"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_7_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_7_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_7_0_params_c1_pll_s2x_1_7_0_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_7_0_params_c1_pll_s2x_1_7_0_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_7_0_params_c1_pll_s2x_1_7_0(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_7_0_get_params_c1_pll_s2x_1_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_15_8                                0x1816B60C
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_15_8_reg_addr                        "0xB816B60C"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_15_8_reg                             0xB816B60C
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_15_8_inst_addr                       "0x058C"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_15_8_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_15_8_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_15_8_params_c1_pll_s2x_1_15_8_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_15_8_params_c1_pll_s2x_1_15_8_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_15_8_params_c1_pll_s2x_1_15_8(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_15_8_get_params_c1_pll_s2x_1_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_17_16                               0x1816B610
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_17_16_reg_addr                       "0xB816B610"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_17_16_reg                            0xB816B610
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_17_16_inst_addr                      "0x058D"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_17_16_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_17_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_17_16_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_17_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_17_16_params_c1_pll_s2x_1_17_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_17_16_params_c1_pll_s2x_1_17_16_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_17_16_params_c1_pll_s2x_1_17_16(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_1_17_16_get_params_c1_pll_s2x_1_17_16(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_7_0                                 0x1816B614
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_7_0_reg_addr                         "0xB816B614"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_7_0_reg                              0xB816B614
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_7_0_inst_addr                        "0x058E"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_7_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_7_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_7_0_params_c1_pll_s2x_2_7_0_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_7_0_params_c1_pll_s2x_2_7_0_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_7_0_params_c1_pll_s2x_2_7_0(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_7_0_get_params_c1_pll_s2x_2_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_15_8                                0x1816B618
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_15_8_reg_addr                        "0xB816B618"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_15_8_reg                             0xB816B618
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_15_8_inst_addr                       "0x058F"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_15_8_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_15_8_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_15_8_params_c1_pll_s2x_2_15_8_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_15_8_params_c1_pll_s2x_2_15_8_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_15_8_params_c1_pll_s2x_2_15_8(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_15_8_get_params_c1_pll_s2x_2_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_17_16                               0x1816B61C
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_17_16_reg_addr                       "0xB816B61C"
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_17_16_reg                            0xB816B61C
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_17_16_inst_addr                      "0x0590"
#define  set_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_17_16_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_17_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_17_16_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_17_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_17_16_params_c1_pll_s2x_2_17_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_17_16_params_c1_pll_s2x_2_17_16_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_17_16_params_c1_pll_s2x_2_17_16(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C1_PLL_S2X_2_17_16_get_params_c1_pll_s2x_2_17_16(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_7_0                                 0x1816B620
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_7_0_reg_addr                         "0xB816B620"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_7_0_reg                              0xB816B620
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_7_0_inst_addr                        "0x0591"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_7_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_7_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_7_0_params_c2_pll_s2x_0_7_0_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_7_0_params_c2_pll_s2x_0_7_0_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_7_0_params_c2_pll_s2x_0_7_0(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_7_0_get_params_c2_pll_s2x_0_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_15_8                                0x1816B624
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_15_8_reg_addr                        "0xB816B624"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_15_8_reg                             0xB816B624
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_15_8_inst_addr                       "0x0592"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_15_8_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_15_8_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_15_8_params_c2_pll_s2x_0_15_8_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_15_8_params_c2_pll_s2x_0_15_8_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_15_8_params_c2_pll_s2x_0_15_8(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_15_8_get_params_c2_pll_s2x_0_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_17_16                               0x1816B628
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_17_16_reg_addr                       "0xB816B628"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_17_16_reg                            0xB816B628
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_17_16_inst_addr                      "0x0593"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_17_16_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_17_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_17_16_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_17_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_17_16_params_c2_pll_s2x_0_17_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_17_16_params_c2_pll_s2x_0_17_16_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_17_16_params_c2_pll_s2x_0_17_16(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_0_17_16_get_params_c2_pll_s2x_0_17_16(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_7_0                        0x1816B62C
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_7_0_reg_addr                "0xB816B62C"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_7_0_reg                     0xB816B62C
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_7_0_inst_addr               "0x0594"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_7_0_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_7_0_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_7_0_params_pre_equ_ratio_th_8psk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_7_0_params_pre_equ_ratio_th_8psk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_7_0_params_pre_equ_ratio_th_8psk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_7_0_get_params_pre_equ_ratio_th_8psk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_11_8                       0x1816B630
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_11_8_reg_addr               "0xB816B630"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_11_8_reg                    0xB816B630
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_11_8_inst_addr              "0x0595"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_11_8_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_11_8_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_11_8_params_pre_equ_ratio_th_8psk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_11_8_params_pre_equ_ratio_th_8psk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_11_8_params_pre_equ_ratio_th_8psk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_RATIO_TH_8PSK_11_8_get_params_pre_equ_ratio_th_8psk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_7_0                        0x1816B634
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_7_0_reg_addr                "0xB816B634"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_7_0_reg                     0xB816B634
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_7_0_inst_addr               "0x0596"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_7_0_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_7_0_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_7_0_params_pre_equ_power_th_8psk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_7_0_params_pre_equ_power_th_8psk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_7_0_params_pre_equ_power_th_8psk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_7_0_get_params_pre_equ_power_th_8psk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_11_8                       0x1816B638
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_11_8_reg_addr               "0xB816B638"
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_11_8_reg                    0xB816B638
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_11_8_inst_addr              "0x0597"
#define  set_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_11_8_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_11_8_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_11_8_params_pre_equ_power_th_8psk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_11_8_params_pre_equ_power_th_8psk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_11_8_params_pre_equ_power_th_8psk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PRE_EQU_POWER_TH_8PSK_11_8_get_params_pre_equ_power_th_8psk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PHASE_NOISE_ECO                                  0x1816B63C
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_NOISE_ECO_reg_addr                          "0xB816B63C"
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_NOISE_ECO_reg                               0xB816B63C
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_NOISE_ECO_inst_addr                         "0x0598"
#define  set_ATB_DEMOD_FREQ_PARAMS_PHASE_NOISE_ECO_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_NOISE_ECO_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PHASE_NOISE_ECO_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_NOISE_ECO_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_NOISE_ECO_params_phase_noise_eco_shift      (0)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_NOISE_ECO_params_phase_noise_eco_mask       (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_NOISE_ECO_params_phase_noise_eco(data)      (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_NOISE_ECO_get_params_phase_noise_eco(data)  (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_7_0                                 0x1816B640
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_7_0_reg_addr                         "0xB816B640"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_7_0_reg                              0xB816B640
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_7_0_inst_addr                        "0x0599"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_7_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_7_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_7_0_params_c2_pll_s2x_1_7_0_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_7_0_params_c2_pll_s2x_1_7_0_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_7_0_params_c2_pll_s2x_1_7_0(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_7_0_get_params_c2_pll_s2x_1_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_15_8                                0x1816B644
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_15_8_reg_addr                        "0xB816B644"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_15_8_reg                             0xB816B644
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_15_8_inst_addr                       "0x059A"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_15_8_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_15_8_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_15_8_params_c2_pll_s2x_1_15_8_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_15_8_params_c2_pll_s2x_1_15_8_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_15_8_params_c2_pll_s2x_1_15_8(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_15_8_get_params_c2_pll_s2x_1_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_17_16                               0x1816B648
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_17_16_reg_addr                       "0xB816B648"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_17_16_reg                            0xB816B648
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_17_16_inst_addr                      "0x059B"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_17_16_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_17_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_17_16_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_17_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_17_16_params_c2_pll_s2x_1_17_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_17_16_params_c2_pll_s2x_1_17_16_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_17_16_params_c2_pll_s2x_1_17_16(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_1_17_16_get_params_c2_pll_s2x_1_17_16(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_7_0                                 0x1816B64C
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_7_0_reg_addr                         "0xB816B64C"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_7_0_reg                              0xB816B64C
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_7_0_inst_addr                        "0x059C"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_7_0_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_7_0_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_7_0_params_c2_pll_s2x_2_7_0_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_7_0_params_c2_pll_s2x_2_7_0_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_7_0_params_c2_pll_s2x_2_7_0(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_7_0_get_params_c2_pll_s2x_2_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_15_8                                0x1816B650
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_15_8_reg_addr                        "0xB816B650"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_15_8_reg                             0xB816B650
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_15_8_inst_addr                       "0x059D"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_15_8_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_15_8_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_15_8_params_c2_pll_s2x_2_15_8_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_15_8_params_c2_pll_s2x_2_15_8_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_15_8_params_c2_pll_s2x_2_15_8(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_15_8_get_params_c2_pll_s2x_2_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_17_16                               0x1816B654
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_17_16_reg_addr                       "0xB816B654"
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_17_16_reg                            0xB816B654
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_17_16_inst_addr                      "0x059E"
#define  set_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_17_16_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_17_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_17_16_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_17_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_17_16_params_c2_pll_s2x_2_17_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_17_16_params_c2_pll_s2x_2_17_16_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_17_16_params_c2_pll_s2x_2_17_16(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_C2_PLL_S2X_2_17_16_get_params_c2_pll_s2x_2_17_16(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_7_0                    0x1816B658
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_7_0_reg_addr            "0xB816B658"
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_7_0_reg                 0xB816B658
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_7_0_inst_addr           "0x059F"
#define  set_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_7_0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_7_0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_7_0_params_cfo_correct_inv_sigma_thr_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_7_0_params_cfo_correct_inv_sigma_thr_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_7_0_params_cfo_correct_inv_sigma_thr_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_7_0_get_params_cfo_correct_inv_sigma_thr_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_11_8                   0x1816B65C
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_11_8_reg_addr           "0xB816B65C"
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_11_8_reg                0xB816B65C
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_11_8_inst_addr          "0x05A0"
#define  set_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_11_8_reg(data)      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_11_8_reg            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_11_8_params_cfo_correct_inv_sigma_thr_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_11_8_params_cfo_correct_inv_sigma_thr_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_11_8_params_cfo_correct_inv_sigma_thr_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_INV_SIGMA_THR_11_8_get_params_cfo_correct_inv_sigma_thr_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_USE_S_PHASE_NOISE_FLAG               0x1816B660
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_USE_S_PHASE_NOISE_FLAG_reg_addr       "0xB816B660"
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_USE_S_PHASE_NOISE_FLAG_reg            0xB816B660
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_USE_S_PHASE_NOISE_FLAG_inst_addr      "0x05A1"
#define  set_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_USE_S_PHASE_NOISE_FLAG_reg(data)  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_USE_S_PHASE_NOISE_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_USE_S_PHASE_NOISE_FLAG_reg        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_USE_S_PHASE_NOISE_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_USE_S_PHASE_NOISE_FLAG_params_cfo_correct_use_s_phase_noise_flag_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_USE_S_PHASE_NOISE_FLAG_params_cfo_correct_use_s_phase_noise_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_USE_S_PHASE_NOISE_FLAG_params_cfo_correct_use_s_phase_noise_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_CFO_CORRECT_USE_S_PHASE_NOISE_FLAG_get_params_cfo_correct_use_s_phase_noise_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG                        0x1816B664
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_reg_addr                "0xB816B664"
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_reg                     0xB816B664
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_inst_addr               "0x05A2"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_params_header_pn_qpsk_pilot_flag_shift (1)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_params_header_no_pn_qpsk_pilot_flag_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_params_header_pn_qpsk_pilot_flag_mask (0x00000002)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_params_header_no_pn_qpsk_pilot_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_params_header_pn_qpsk_pilot_flag(data) (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_params_header_no_pn_qpsk_pilot_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_get_params_header_pn_qpsk_pilot_flag(data) ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PN_QPSK_PILOT_FLAG_get_params_header_no_pn_qpsk_pilot_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_8PSK                      0x1816B668
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_8PSK_reg_addr              "0xB816B668"
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_8PSK_reg                   0xB816B668
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_8PSK_inst_addr             "0x05A3"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_8PSK_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_8PSK_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_8PSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_8PSK_params_header_phase_delta_thr_8psk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_8PSK_params_header_phase_delta_thr_8psk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_8PSK_params_header_phase_delta_thr_8psk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_8PSK_get_params_header_phase_delta_thr_8psk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_QPSK                      0x1816B66C
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_QPSK_reg_addr              "0xB816B66C"
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_QPSK_reg                   0xB816B66C
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_QPSK_inst_addr             "0x05A4"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_QPSK_reg(data)         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_QPSK_reg               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_QPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_QPSK_params_header_phase_delta_thr_qpsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_QPSK_params_header_phase_delta_thr_qpsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_QPSK_params_header_phase_delta_thr_qpsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_QPSK_get_params_header_phase_delta_thr_qpsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_S2X_MODU_TYPE             0x1816B670
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_S2X_MODU_TYPE_reg_addr     "0xB816B670"
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_S2X_MODU_TYPE_reg          0xB816B670
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_S2X_MODU_TYPE_inst_addr    "0x05A5"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_S2X_MODU_TYPE_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_S2X_MODU_TYPE_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_S2X_MODU_TYPE_reg      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_S2X_MODU_TYPE_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_S2X_MODU_TYPE_params_header_phase_delta_thr_s2x_modu_type_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_S2X_MODU_TYPE_params_header_phase_delta_thr_s2x_modu_type_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_S2X_MODU_TYPE_params_header_phase_delta_thr_s2x_modu_type(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_PHASE_DELTA_THR_S2X_MODU_TYPE_get_params_header_phase_delta_thr_s2x_modu_type(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_8PSK                       0x1816B674
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_8PSK_reg_addr               "0xB816B674"
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_8PSK_reg                    0xB816B674
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_8PSK_inst_addr              "0x05A6"
#define  set_ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_8PSK_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_8PSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_8PSK_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_8PSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_8PSK_params_pilot_phase_delta_thr_8psk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_8PSK_params_pilot_phase_delta_thr_8psk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_8PSK_params_pilot_phase_delta_thr_8psk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_8PSK_get_params_pilot_phase_delta_thr_8psk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_QPSK                       0x1816B678
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_QPSK_reg_addr               "0xB816B678"
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_QPSK_reg                    0xB816B678
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_QPSK_inst_addr              "0x05A7"
#define  set_ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_QPSK_reg(data)          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_QPSK_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_QPSK_reg                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_QPSK_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_QPSK_params_pilot_phase_delta_thr_qpsk_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_QPSK_params_pilot_phase_delta_thr_qpsk_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_QPSK_params_pilot_phase_delta_thr_qpsk(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_QPSK_get_params_pilot_phase_delta_thr_qpsk(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_S2X_MODU_TYPE              0x1816B67C
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_S2X_MODU_TYPE_reg_addr      "0xB816B67C"
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_S2X_MODU_TYPE_reg           0xB816B67C
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_S2X_MODU_TYPE_inst_addr     "0x05A8"
#define  set_ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_S2X_MODU_TYPE_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_S2X_MODU_TYPE_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_S2X_MODU_TYPE_reg       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_S2X_MODU_TYPE_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_S2X_MODU_TYPE_params_pilot_phase_delta_thr_s2x_modu_type_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_S2X_MODU_TYPE_params_pilot_phase_delta_thr_s2x_modu_type_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_S2X_MODU_TYPE_params_pilot_phase_delta_thr_s2x_modu_type(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_PHASE_DELTA_THR_S2X_MODU_TYPE_get_params_pilot_phase_delta_thr_s2x_modu_type(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEADER_SIDX                                      0x1816B680
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_SIDX_reg_addr                              "0xB816B680"
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_SIDX_reg                                   0xB816B680
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_SIDX_inst_addr                             "0x05A9"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEADER_SIDX_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_SIDX_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEADER_SIDX_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_SIDX_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_SIDX_params_header_sidx_shift              (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_SIDX_params_header_sidx_mask               (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_SIDX_params_header_sidx(data)              (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_SIDX_get_params_header_sidx(data)          (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEADER_EIDX                                      0x1816B684
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_EIDX_reg_addr                              "0xB816B684"
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_EIDX_reg                                   0xB816B684
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_EIDX_inst_addr                             "0x05AA"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEADER_EIDX_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_EIDX_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEADER_EIDX_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADER_EIDX_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_EIDX_params_header_eidx_shift              (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_EIDX_params_header_eidx_mask               (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_EIDX_params_header_eidx(data)              (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEADER_EIDX_get_params_header_eidx(data)          (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PILOT_SIDX                                       0x1816B688
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_SIDX_reg_addr                               "0xB816B688"
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_SIDX_reg                                    0xB816B688
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_SIDX_inst_addr                              "0x05AB"
#define  set_ATB_DEMOD_FREQ_PARAMS_PILOT_SIDX_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PILOT_SIDX_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PILOT_SIDX_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PILOT_SIDX_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_SIDX_params_pilot_sidx_shift                (0)
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_SIDX_params_pilot_sidx_mask                 (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_SIDX_params_pilot_sidx(data)                (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_SIDX_get_params_pilot_sidx(data)            (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PILOT_EIDX                                       0x1816B68C
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_EIDX_reg_addr                               "0xB816B68C"
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_EIDX_reg                                    0xB816B68C
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_EIDX_inst_addr                              "0x05AC"
#define  set_ATB_DEMOD_FREQ_PARAMS_PILOT_EIDX_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PILOT_EIDX_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PILOT_EIDX_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PILOT_EIDX_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_EIDX_params_pilot_eidx_shift                (0)
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_EIDX_params_pilot_eidx_mask                 (0x0000007F)
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_EIDX_params_pilot_eidx(data)                (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PILOT_EIDX_get_params_pilot_eidx(data)            (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_7_0                     0x1816B690
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_7_0_reg_addr             "0xB816B690"
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_7_0_reg                  0xB816B690
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_7_0_inst_addr            "0x05AD"
#define  set_ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_7_0_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_7_0_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_7_0_params_phase_inv_sigma_thr_8psk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_7_0_params_phase_inv_sigma_thr_8psk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_7_0_params_phase_inv_sigma_thr_8psk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_7_0_get_params_phase_inv_sigma_thr_8psk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_11_8                    0x1816B694
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_11_8_reg_addr            "0xB816B694"
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_11_8_reg                 0xB816B694
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_11_8_inst_addr           "0x05AE"
#define  set_ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_11_8_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_11_8_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_11_8_params_phase_inv_sigma_thr_8psk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_11_8_params_phase_inv_sigma_thr_8psk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_11_8_params_phase_inv_sigma_thr_8psk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_8PSK_11_8_get_params_phase_inv_sigma_thr_8psk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_7_0                     0x1816B698
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_7_0_reg_addr             "0xB816B698"
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_7_0_reg                  0xB816B698
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_7_0_inst_addr            "0x05AF"
#define  set_ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_7_0_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_7_0_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_7_0_params_phase_inv_sigma_thr_qpsk_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_7_0_params_phase_inv_sigma_thr_qpsk_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_7_0_params_phase_inv_sigma_thr_qpsk_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_7_0_get_params_phase_inv_sigma_thr_qpsk_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_11_8                    0x1816B69C
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_11_8_reg_addr            "0xB816B69C"
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_11_8_reg                 0xB816B69C
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_11_8_inst_addr           "0x05B0"
#define  set_ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_11_8_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_11_8_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_11_8_params_phase_inv_sigma_thr_qpsk_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_11_8_params_phase_inv_sigma_thr_qpsk_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_11_8_params_phase_inv_sigma_thr_qpsk_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_QPSK_11_8_get_params_phase_inv_sigma_thr_qpsk_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_7_0            0x1816B6A0
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_7_0_reg_addr    "0xB816B6A0"
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_7_0_reg         0xB816B6A0
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_7_0_inst_addr   "0x05B1"
#define  set_ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_7_0_reg     (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_7_0_params_phase_inv_sigma_thr_s2x_modu_type_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_7_0_params_phase_inv_sigma_thr_s2x_modu_type_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_7_0_params_phase_inv_sigma_thr_s2x_modu_type_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_7_0_get_params_phase_inv_sigma_thr_s2x_modu_type_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_11_8           0x1816B6A4
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_11_8_reg_addr   "0xB816B6A4"
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_11_8_reg        0xB816B6A4
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_11_8_inst_addr  "0x05B2"
#define  set_ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_11_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_11_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_11_8_reg    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_11_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_11_8_params_phase_inv_sigma_thr_s2x_modu_type_11_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_11_8_params_phase_inv_sigma_thr_s2x_modu_type_11_8_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_11_8_params_phase_inv_sigma_thr_s2x_modu_type_11_8(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_INV_SIGMA_THR_S2X_MODU_TYPE_11_8_get_params_phase_inv_sigma_thr_s2x_modu_type_11_8(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG                   0x1816B6A8
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_reg_addr           "0xB816B6A8"
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_reg                0xB816B6A8
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_inst_addr          "0x05B3"
#define  set_ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_reg(data)      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_reg            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_params_phase_use_s2x_phase_noise_flag_shift (1)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_params_phase_eco_flag_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_params_phase_use_s2x_phase_noise_flag_mask (0x00000002)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_params_phase_eco_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_params_phase_use_s2x_phase_noise_flag(data) (0x00000002&((data)<<1))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_params_phase_eco_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_get_params_phase_use_s2x_phase_noise_flag(data) ((0x00000002&(data))>>1)
#define  ATB_DEMOD_FREQ_PARAMS_PHASE_USE_S2X_PHASE_NOISE_FLAG_get_params_phase_eco_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_QPSK_INI_VCO_DPFLL_LOCK_FLAG                     0x1816B6AC
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_INI_VCO_DPFLL_LOCK_FLAG_reg_addr             "0xB816B6AC"
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_INI_VCO_DPFLL_LOCK_FLAG_reg                  0xB816B6AC
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_INI_VCO_DPFLL_LOCK_FLAG_inst_addr            "0x05B4"
#define  set_ATB_DEMOD_FREQ_PARAMS_QPSK_INI_VCO_DPFLL_LOCK_FLAG_reg(data)        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_QPSK_INI_VCO_DPFLL_LOCK_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_QPSK_INI_VCO_DPFLL_LOCK_FLAG_reg              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_QPSK_INI_VCO_DPFLL_LOCK_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_INI_VCO_DPFLL_LOCK_FLAG_params_qpsk_ini_vco_dpfll_lock_flag_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_INI_VCO_DPFLL_LOCK_FLAG_params_qpsk_ini_vco_dpfll_lock_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_INI_VCO_DPFLL_LOCK_FLAG_params_qpsk_ini_vco_dpfll_lock_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_QPSK_INI_VCO_DPFLL_LOCK_FLAG_get_params_qpsk_ini_vco_dpfll_lock_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_PN_DPFLL_LOCK_FAIL_BLK_TH                        0x1816B6B0
#define  ATB_DEMOD_FREQ_PARAMS_PN_DPFLL_LOCK_FAIL_BLK_TH_reg_addr                "0xB816B6B0"
#define  ATB_DEMOD_FREQ_PARAMS_PN_DPFLL_LOCK_FAIL_BLK_TH_reg                     0xB816B6B0
#define  ATB_DEMOD_FREQ_PARAMS_PN_DPFLL_LOCK_FAIL_BLK_TH_inst_addr               "0x05B5"
#define  set_ATB_DEMOD_FREQ_PARAMS_PN_DPFLL_LOCK_FAIL_BLK_TH_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PN_DPFLL_LOCK_FAIL_BLK_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_PN_DPFLL_LOCK_FAIL_BLK_TH_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_PN_DPFLL_LOCK_FAIL_BLK_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_PN_DPFLL_LOCK_FAIL_BLK_TH_params_pn_dpfll_lock_fail_blk_th_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_PN_DPFLL_LOCK_FAIL_BLK_TH_params_pn_dpfll_lock_fail_blk_th_mask (0x0000000F)
#define  ATB_DEMOD_FREQ_PARAMS_PN_DPFLL_LOCK_FAIL_BLK_TH_params_pn_dpfll_lock_fail_blk_th(data) (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_PN_DPFLL_LOCK_FAIL_BLK_TH_get_params_pn_dpfll_lock_fail_blk_th(data) (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_7_0                               0x1816B6B4
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_7_0_reg_addr                       "0xB816B6B4"
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_7_0_reg                            0xB816B6B4
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_7_0_inst_addr                      "0x05B6"
#define  set_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_7_0_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_7_0_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_7_0_reg))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_7_0_params_alpha_pilot_reg_group_7_0_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_7_0_params_alpha_pilot_reg_group_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_7_0_params_alpha_pilot_reg_group_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_7_0_get_params_alpha_pilot_reg_group_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_15_8                              0x1816B6B8
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_15_8_reg_addr                      "0xB816B6B8"
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_15_8_reg                           0xB816B6B8
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_15_8_inst_addr                     "0x05B7"
#define  set_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_15_8_reg(data)                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_15_8_reg                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_15_8_reg))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_15_8_params_alpha_pilot_reg_group_15_8_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_15_8_params_alpha_pilot_reg_group_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_15_8_params_alpha_pilot_reg_group_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_15_8_get_params_alpha_pilot_reg_group_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_23_16                             0x1816B6BC
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_23_16_reg_addr                     "0xB816B6BC"
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_23_16_reg                          0xB816B6BC
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_23_16_inst_addr                    "0x05B8"
#define  set_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_23_16_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_23_16_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_23_16_reg))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_23_16_params_alpha_pilot_reg_group_23_16_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_23_16_params_alpha_pilot_reg_group_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_23_16_params_alpha_pilot_reg_group_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_23_16_get_params_alpha_pilot_reg_group_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_31_24                             0x1816B6C0
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_31_24_reg_addr                     "0xB816B6C0"
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_31_24_reg                          0xB816B6C0
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_31_24_inst_addr                    "0x05B9"
#define  set_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_31_24_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_31_24_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_31_24_reg))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_31_24_params_alpha_pilot_reg_group_31_24_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_31_24_params_alpha_pilot_reg_group_31_24_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_31_24_params_alpha_pilot_reg_group_31_24(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_31_24_get_params_alpha_pilot_reg_group_31_24(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_39_32                             0x1816B6C4
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_39_32_reg_addr                     "0xB816B6C4"
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_39_32_reg                          0xB816B6C4
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_39_32_inst_addr                    "0x05BA"
#define  set_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_39_32_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_39_32_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_39_32_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_39_32_reg))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_39_32_params_alpha_pilot_reg_group_39_32_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_39_32_params_alpha_pilot_reg_group_39_32_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_39_32_params_alpha_pilot_reg_group_39_32(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_39_32_get_params_alpha_pilot_reg_group_39_32(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_47_40                             0x1816B6C8
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_47_40_reg_addr                     "0xB816B6C8"
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_47_40_reg                          0xB816B6C8
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_47_40_inst_addr                    "0x05BB"
#define  set_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_47_40_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_47_40_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_47_40_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_47_40_reg))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_47_40_params_alpha_pilot_reg_group_47_40_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_47_40_params_alpha_pilot_reg_group_47_40_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_47_40_params_alpha_pilot_reg_group_47_40(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_47_40_get_params_alpha_pilot_reg_group_47_40(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_55_48                             0x1816B6CC
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_55_48_reg_addr                     "0xB816B6CC"
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_55_48_reg                          0xB816B6CC
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_55_48_inst_addr                    "0x05BC"
#define  set_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_55_48_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_55_48_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_55_48_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_55_48_reg))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_55_48_params_alpha_pilot_reg_group_55_48_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_55_48_params_alpha_pilot_reg_group_55_48_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_55_48_params_alpha_pilot_reg_group_55_48(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_55_48_get_params_alpha_pilot_reg_group_55_48(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_57_56                             0x1816B6D0
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_57_56_reg_addr                     "0xB816B6D0"
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_57_56_reg                          0xB816B6D0
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_57_56_inst_addr                    "0x05BD"
#define  set_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_57_56_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_57_56_reg)=data)
#define  get_ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_57_56_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_57_56_reg))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_57_56_params_alpha_pilot_reg_group_57_56_shift (0)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_57_56_params_alpha_pilot_reg_group_57_56_mask (0x00000003)
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_57_56_params_alpha_pilot_reg_group_57_56(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_ALPHA_PILOT_REG_GROUP_57_56_get_params_alpha_pilot_reg_group_57_56(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_7_0           0x1816B6F0
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_7_0_reg_addr   "0xB816B6F0"
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_7_0_reg        0xB816B6F0
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_7_0_inst_addr  "0x05BE"
#define  set_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_7_0_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_7_0_reg    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_7_0_reg))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_7_0_rate_decide_pilot_phase_flag_7_0_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_7_0_rate_decide_pilot_phase_flag_7_0_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_7_0_rate_decide_pilot_phase_flag_7_0(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_7_0_get_rate_decide_pilot_phase_flag_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_15_8          0x1816B6F4
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_15_8_reg_addr  "0xB816B6F4"
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_15_8_reg       0xB816B6F4
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_15_8_inst_addr "0x05BF"
#define  set_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_15_8_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_15_8_reg   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_15_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_15_8_rate_decide_pilot_phase_flag_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_15_8_rate_decide_pilot_phase_flag_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_15_8_rate_decide_pilot_phase_flag_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_15_8_get_rate_decide_pilot_phase_flag_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_23_16         0x1816B6F8
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_23_16_reg_addr "0xB816B6F8"
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_23_16_reg      0xB816B6F8
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_23_16_inst_addr "0x05C0"
#define  set_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_23_16_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_23_16_reg  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_23_16_reg))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_23_16_rate_decide_pilot_phase_flag_23_16_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_23_16_rate_decide_pilot_phase_flag_23_16_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_23_16_rate_decide_pilot_phase_flag_23_16(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_23_16_get_rate_decide_pilot_phase_flag_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_31_24         0x1816B6FC
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_31_24_reg_addr "0xB816B6FC"
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_31_24_reg      0xB816B6FC
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_31_24_inst_addr "0x05C1"
#define  set_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_31_24_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_31_24_reg  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_31_24_reg))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_31_24_rate_decide_pilot_phase_flag_31_24_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_31_24_rate_decide_pilot_phase_flag_31_24_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_31_24_rate_decide_pilot_phase_flag_31_24(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_31_24_get_rate_decide_pilot_phase_flag_31_24(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_39_32         0x1816B700
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_39_32_reg_addr "0xB816B700"
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_39_32_reg      0xB816B700
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_39_32_inst_addr "0x05C2"
#define  set_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_39_32_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_39_32_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_39_32_reg  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_39_32_reg))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_39_32_rate_decide_pilot_phase_flag_39_32_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_39_32_rate_decide_pilot_phase_flag_39_32_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_39_32_rate_decide_pilot_phase_flag_39_32(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_39_32_get_rate_decide_pilot_phase_flag_39_32(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_47_40         0x1816B704
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_47_40_reg_addr "0xB816B704"
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_47_40_reg      0xB816B704
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_47_40_inst_addr "0x05C3"
#define  set_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_47_40_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_47_40_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_47_40_reg  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_47_40_reg))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_47_40_rate_decide_pilot_phase_flag_47_40_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_47_40_rate_decide_pilot_phase_flag_47_40_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_47_40_rate_decide_pilot_phase_flag_47_40(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_47_40_get_rate_decide_pilot_phase_flag_47_40(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_55_48         0x1816B708
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_55_48_reg_addr "0xB816B708"
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_55_48_reg      0xB816B708
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_55_48_inst_addr "0x05C4"
#define  set_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_55_48_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_55_48_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_55_48_reg  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_55_48_reg))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_55_48_rate_decide_pilot_phase_flag_55_48_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_55_48_rate_decide_pilot_phase_flag_55_48_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_55_48_rate_decide_pilot_phase_flag_55_48(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_55_48_get_rate_decide_pilot_phase_flag_55_48(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_57_56         0x1816B70C
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_57_56_reg_addr "0xB816B70C"
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_57_56_reg      0xB816B70C
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_57_56_inst_addr "0x05C5"
#define  set_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_57_56_reg(data) (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_57_56_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_57_56_reg  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_57_56_reg))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_57_56_rate_decide_pilot_phase_flag_57_56_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_57_56_rate_decide_pilot_phase_flag_57_56_mask (0x00000003)
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_57_56_rate_decide_pilot_phase_flag_57_56(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_PARAMS_RATE_DECIDE_PILOT_PHASE_FLAG_GROUP_57_56_get_rate_decide_pilot_phase_flag_57_56(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_7_0                                     0x1816C400
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_7_0_reg_addr                             "0xB816C400"
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_7_0_reg                                  0xB816C400
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_7_0_inst_addr                            "0x05C6"
#define  set_ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_7_0_cr_ept_depth_s2_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_7_0_cr_ept_depth_s2_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_7_0_cr_ept_depth_s2_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_7_0_get_cr_ept_depth_s2_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_8                                       0x1816C404
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_8_reg_addr                               "0xB816C404"
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_8_reg                                    0xB816C404
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_8_inst_addr                              "0x05C7"
#define  set_ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_8_reg))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_8_cr_ept_depth_s2_8_shift                (0)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_8_cr_ept_depth_s2_8_mask                 (0x00000001)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_8_cr_ept_depth_s2_8(data)                (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_S2_8_get_cr_ept_depth_s2_8(data)            (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_7_0                                      0x1816C408
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_7_0_reg_addr                              "0xB816C408"
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_7_0_reg                                   0xB816C408
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_7_0_inst_addr                             "0x05C8"
#define  set_ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_7_0_cr_ept_depth_t_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_7_0_cr_ept_depth_t_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_7_0_cr_ept_depth_t_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_7_0_get_cr_ept_depth_t_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_8                                        0x1816C40C
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_8_reg_addr                                "0xB816C40C"
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_8_reg                                     0xB816C40C
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_8_inst_addr                               "0x05C9"
#define  set_ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_8_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_8_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_8_reg))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_8_cr_ept_depth_t_8_shift                  (0)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_8_cr_ept_depth_t_8_mask                   (0x00000001)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_8_cr_ept_depth_t_8(data)                  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T_8_get_cr_ept_depth_t_8(data)              (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_7_0                                     0x1816C410
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_7_0_reg_addr                             "0xB816C410"
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_7_0_reg                                  0xB816C410
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_7_0_inst_addr                            "0x05CA"
#define  set_ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_7_0_cr_ept_depth_t2_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_7_0_cr_ept_depth_t2_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_7_0_cr_ept_depth_t2_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_7_0_get_cr_ept_depth_t2_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_8                                       0x1816C414
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_8_reg_addr                               "0xB816C414"
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_8_reg                                    0xB816C414
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_8_inst_addr                              "0x05CB"
#define  set_ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_8_reg))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_8_cr_ept_depth_t2_8_shift                (0)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_8_cr_ept_depth_t2_8_mask                 (0x00000001)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_8_cr_ept_depth_t2_8(data)                (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_T2_8_get_cr_ept_depth_t2_8(data)            (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_7_0                                     0x1816C418
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_7_0_reg_addr                             "0xB816C418"
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_7_0_reg                                  0xB816C418
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_7_0_inst_addr                            "0x05CC"
#define  set_ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_7_0_cr_ful_depth_s2_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_7_0_cr_ful_depth_s2_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_7_0_cr_ful_depth_s2_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_7_0_get_cr_ful_depth_s2_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_13_8                                    0x1816C41C
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_13_8_reg_addr                            "0xB816C41C"
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_13_8_reg                                 0xB816C41C
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_13_8_inst_addr                           "0x05CD"
#define  set_ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_13_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_13_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_13_8_reg))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_13_8_cr_ful_depth_s2_13_8_shift          (0)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_13_8_cr_ful_depth_s2_13_8_mask           (0x0000003F)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_13_8_cr_ful_depth_s2_13_8(data)          (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_S2_13_8_get_cr_ful_depth_s2_13_8(data)      (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_7_0                                      0x1816C420
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_7_0_reg_addr                              "0xB816C420"
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_7_0_reg                                   0xB816C420
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_7_0_inst_addr                             "0x05CE"
#define  set_ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_7_0_cr_ful_depth_t_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_7_0_cr_ful_depth_t_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_7_0_cr_ful_depth_t_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_7_0_get_cr_ful_depth_t_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_12_8                                     0x1816C424
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_12_8_reg_addr                             "0xB816C424"
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_12_8_reg                                  0xB816C424
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_12_8_inst_addr                            "0x05CF"
#define  set_ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_12_8_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_12_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_12_8_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_12_8_reg))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_12_8_cr_ful_depth_t_12_8_shift            (0)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_12_8_cr_ful_depth_t_12_8_mask             (0x0000001F)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_12_8_cr_ful_depth_t_12_8(data)            (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T_12_8_get_cr_ful_depth_t_12_8(data)        (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_7_0                                     0x1816C428
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_7_0_reg_addr                             "0xB816C428"
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_7_0_reg                                  0xB816C428
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_7_0_inst_addr                            "0x05D0"
#define  set_ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_7_0_cr_ful_depth_t2_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_7_0_cr_ful_depth_t2_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_7_0_cr_ful_depth_t2_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_7_0_get_cr_ful_depth_t2_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_15_8                                    0x1816C42C
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_15_8_reg_addr                            "0xB816C42C"
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_15_8_reg                                 0xB816C42C
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_15_8_inst_addr                           "0x05D1"
#define  set_ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_15_8_cr_ful_depth_t2_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_15_8_cr_ful_depth_t2_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_15_8_cr_ful_depth_t2_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_T2_15_8_get_cr_ful_depth_t2_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_7_0                                    0x1816C430
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_7_0_reg_addr                            "0xB816C430"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_7_0_reg                                 0xB816C430
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_7_0_inst_addr                           "0x05D2"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_7_0_cr_pll_alpha1_s2_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_7_0_cr_pll_alpha1_s2_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_7_0_cr_pll_alpha1_s2_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_7_0_get_cr_pll_alpha1_s2_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_15_8                                   0x1816C434
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_15_8_reg_addr                           "0xB816C434"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_15_8_reg                                0xB816C434
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_15_8_inst_addr                          "0x05D3"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_15_8_cr_pll_alpha1_s2_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_15_8_cr_pll_alpha1_s2_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_15_8_cr_pll_alpha1_s2_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_S2_15_8_get_cr_pll_alpha1_s2_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_7_0                                    0x1816C438
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_7_0_reg_addr                            "0xB816C438"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_7_0_reg                                 0xB816C438
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_7_0_inst_addr                           "0x05D4"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_7_0_cr_pll_alpha1_sp_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_7_0_cr_pll_alpha1_sp_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_7_0_cr_pll_alpha1_sp_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_7_0_get_cr_pll_alpha1_sp_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_15_8                                   0x1816C43C
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_15_8_reg_addr                           "0xB816C43C"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_15_8_reg                                0xB816C43C
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_15_8_inst_addr                          "0x05D5"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_15_8_cr_pll_alpha1_sp_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_15_8_cr_pll_alpha1_sp_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_15_8_cr_pll_alpha1_sp_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_15_8_get_cr_pll_alpha1_sp_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_19_16                                  0x1816C440
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_19_16_reg_addr                          "0xB816C440"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_19_16_reg                               0xB816C440
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_19_16_inst_addr                         "0x05D6"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_19_16_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_19_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_19_16_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_19_16_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_19_16_cr_pll_alpha1_sp_19_16_shift      (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_19_16_cr_pll_alpha1_sp_19_16_mask       (0x0000000F)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_19_16_cr_pll_alpha1_sp_19_16(data)      (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_SP_19_16_get_cr_pll_alpha1_sp_19_16(data)  (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_7_0                                     0x1816C444
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_7_0_reg_addr                             "0xB816C444"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_7_0_reg                                  0xB816C444
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_7_0_inst_addr                            "0x05D7"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_7_0_cr_pll_alpha1_t_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_7_0_cr_pll_alpha1_t_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_7_0_cr_pll_alpha1_t_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_7_0_get_cr_pll_alpha1_t_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_15_8                                    0x1816C448
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_15_8_reg_addr                            "0xB816C448"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_15_8_reg                                 0xB816C448
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_15_8_inst_addr                           "0x05D8"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_15_8_cr_pll_alpha1_t_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_15_8_cr_pll_alpha1_t_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_15_8_cr_pll_alpha1_t_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T_15_8_get_cr_pll_alpha1_t_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_7_0                                    0x1816C44C
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_7_0_reg_addr                            "0xB816C44C"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_7_0_reg                                 0xB816C44C
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_7_0_inst_addr                           "0x05D9"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_7_0_cr_pll_alpha1_t2_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_7_0_cr_pll_alpha1_t2_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_7_0_cr_pll_alpha1_t2_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_7_0_get_cr_pll_alpha1_t2_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_15_8                                   0x1816C450
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_15_8_reg_addr                           "0xB816C450"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_15_8_reg                                0xB816C450
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_15_8_inst_addr                          "0x05DA"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_15_8_cr_pll_alpha1_t2_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_15_8_cr_pll_alpha1_t2_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_15_8_cr_pll_alpha1_t2_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_T2_15_8_get_cr_pll_alpha1_t2_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_7_0                                    0x1816C454
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_7_0_reg_addr                            "0xB816C454"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_7_0_reg                                 0xB816C454
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_7_0_inst_addr                           "0x05DB"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_7_0_cr_pll_alpha2_s2_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_7_0_cr_pll_alpha2_s2_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_7_0_cr_pll_alpha2_s2_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_7_0_get_cr_pll_alpha2_s2_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_15_8                                   0x1816C458
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_15_8_reg_addr                           "0xB816C458"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_15_8_reg                                0xB816C458
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_15_8_inst_addr                          "0x05DC"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_15_8_cr_pll_alpha2_s2_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_15_8_cr_pll_alpha2_s2_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_15_8_cr_pll_alpha2_s2_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_S2_15_8_get_cr_pll_alpha2_s2_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_7_0                                    0x1816C45C
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_7_0_reg_addr                            "0xB816C45C"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_7_0_reg                                 0xB816C45C
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_7_0_inst_addr                           "0x05DD"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_7_0_cr_pll_alpha2_sp_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_7_0_cr_pll_alpha2_sp_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_7_0_cr_pll_alpha2_sp_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_7_0_get_cr_pll_alpha2_sp_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_15_8                                   0x1816C460
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_15_8_reg_addr                           "0xB816C460"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_15_8_reg                                0xB816C460
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_15_8_inst_addr                          "0x05DE"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_15_8_cr_pll_alpha2_sp_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_15_8_cr_pll_alpha2_sp_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_15_8_cr_pll_alpha2_sp_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_15_8_get_cr_pll_alpha2_sp_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_19_16                                  0x1816C464
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_19_16_reg_addr                          "0xB816C464"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_19_16_reg                               0xB816C464
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_19_16_inst_addr                         "0x05DF"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_19_16_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_19_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_19_16_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_19_16_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_19_16_cr_pll_alpha2_sp_19_16_shift      (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_19_16_cr_pll_alpha2_sp_19_16_mask       (0x0000000F)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_19_16_cr_pll_alpha2_sp_19_16(data)      (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_SP_19_16_get_cr_pll_alpha2_sp_19_16(data)  (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_7_0                                     0x1816C468
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_7_0_reg_addr                             "0xB816C468"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_7_0_reg                                  0xB816C468
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_7_0_inst_addr                            "0x05E0"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_7_0_cr_pll_alpha2_t_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_7_0_cr_pll_alpha2_t_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_7_0_cr_pll_alpha2_t_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_7_0_get_cr_pll_alpha2_t_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_15_8                                    0x1816C46C
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_15_8_reg_addr                            "0xB816C46C"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_15_8_reg                                 0xB816C46C
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_15_8_inst_addr                           "0x05E1"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_15_8_cr_pll_alpha2_t_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_15_8_cr_pll_alpha2_t_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_15_8_cr_pll_alpha2_t_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T_15_8_get_cr_pll_alpha2_t_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_7_0                                    0x1816C470
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_7_0_reg_addr                            "0xB816C470"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_7_0_reg                                 0xB816C470
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_7_0_inst_addr                           "0x05E2"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_7_0_cr_pll_alpha2_t2_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_7_0_cr_pll_alpha2_t2_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_7_0_cr_pll_alpha2_t2_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_7_0_get_cr_pll_alpha2_t2_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_15_8                                   0x1816C474
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_15_8_reg_addr                           "0xB816C474"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_15_8_reg                                0xB816C474
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_15_8_inst_addr                          "0x05E3"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_15_8_cr_pll_alpha2_t2_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_15_8_cr_pll_alpha2_t2_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_15_8_cr_pll_alpha2_t2_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_T2_15_8_get_cr_pll_alpha2_t2_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_S2                                           0x1816C478
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_S2_reg_addr                                   "0xB816C478"
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_S2_reg                                        0xB816C478
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_S2_inst_addr                                  "0x05E4"
#define  set_ATB_DEMOD_FREQ_CR_PLL_CLZ_S2_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_CLZ_S2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_CLZ_S2_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_CLZ_S2_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_S2_cr_pll_clz_s2_shift                        (0)
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_S2_cr_pll_clz_s2_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_S2_cr_pll_clz_s2(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_S2_get_cr_pll_clz_s2(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T                                            0x1816C47C
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T_reg_addr                                    "0xB816C47C"
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T_reg                                         0xB816C47C
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T_inst_addr                                   "0x05E5"
#define  set_ATB_DEMOD_FREQ_CR_PLL_CLZ_T_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_CLZ_T_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_CLZ_T_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_CLZ_T_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T_cr_pll_clz_t_shift                          (0)
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T_cr_pll_clz_t_mask                           (0x00000001)
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T_cr_pll_clz_t(data)                          (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T_get_cr_pll_clz_t(data)                      (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T2                                           0x1816C480
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T2_reg_addr                                   "0xB816C480"
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T2_reg                                        0xB816C480
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T2_inst_addr                                  "0x05E6"
#define  set_ATB_DEMOD_FREQ_CR_PLL_CLZ_T2_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_CLZ_T2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_CLZ_T2_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_CLZ_T2_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T2_cr_pll_clz_t2_shift                        (0)
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T2_cr_pll_clz_t2_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T2_cr_pll_clz_t2(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_T2_get_cr_pll_clz_t2(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T2                                       0x1816C484
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T2_reg_addr                               "0xB816C484"
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T2_reg                                    0xB816C484
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T2_inst_addr                              "0x05E7"
#define  set_ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T2_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T2_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T2_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T2_cr_pll_samp_en_t2_shift                (0)
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T2_cr_pll_samp_en_t2_mask                 (0x00000001)
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T2_cr_pll_samp_en_t2(data)                (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T2_get_cr_pll_samp_en_t2(data)            (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_SF_RST_EN_T                                          0x1816C488
#define  ATB_DEMOD_FREQ_CR_SF_RST_EN_T_reg_addr                                  "0xB816C488"
#define  ATB_DEMOD_FREQ_CR_SF_RST_EN_T_reg                                       0xB816C488
#define  ATB_DEMOD_FREQ_CR_SF_RST_EN_T_inst_addr                                 "0x05E8"
#define  set_ATB_DEMOD_FREQ_CR_SF_RST_EN_T_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_SF_RST_EN_T_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_SF_RST_EN_T_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_SF_RST_EN_T_reg))
#define  ATB_DEMOD_FREQ_CR_SF_RST_EN_T_cr_sf_rst_en_t_shift                      (0)
#define  ATB_DEMOD_FREQ_CR_SF_RST_EN_T_cr_sf_rst_en_t_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_CR_SF_RST_EN_T_cr_sf_rst_en_t(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_SF_RST_EN_T_get_cr_sf_rst_en_t(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_7_0                                   0x1816C48C
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_7_0_reg_addr                           "0xB816C48C"
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_7_0_reg                                0xB816C48C
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_7_0_inst_addr                          "0x05E9"
#define  set_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_7_0_cr_target_depth_t_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_7_0_cr_target_depth_t_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_7_0_cr_target_depth_t_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_7_0_get_cr_target_depth_t_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_12_8                                  0x1816C490
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_12_8_reg_addr                          "0xB816C490"
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_12_8_reg                               0xB816C490
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_12_8_inst_addr                         "0x05EA"
#define  set_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_12_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_12_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_12_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_12_8_reg))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_12_8_cr_target_depth_t_12_8_shift      (0)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_12_8_cr_target_depth_t_12_8_mask       (0x0000001F)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_12_8_cr_target_depth_t_12_8(data)      (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T_12_8_get_cr_target_depth_t_12_8(data)  (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_CR_SFB_EN                                               0x1816C494
#define  ATB_DEMOD_FREQ_CR_SFB_EN_reg_addr                                       "0xB816C494"
#define  ATB_DEMOD_FREQ_CR_SFB_EN_reg                                            0xB816C494
#define  ATB_DEMOD_FREQ_CR_SFB_EN_inst_addr                                      "0x05EB"
#define  set_ATB_DEMOD_FREQ_CR_SFB_EN_reg(data)                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_SFB_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_SFB_EN_reg                                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_SFB_EN_reg))
#define  ATB_DEMOD_FREQ_CR_SFB_EN_cr_sfb_en_shift                                (0)
#define  ATB_DEMOD_FREQ_CR_SFB_EN_cr_sfb_en_mask                                 (0x00000001)
#define  ATB_DEMOD_FREQ_CR_SFB_EN_cr_sfb_en(data)                                (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_SFB_EN_get_cr_sfb_en(data)                            (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SP_7_0                                       0x1816C498
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SP_7_0_reg_addr                               "0xB816C498"
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SP_7_0_reg                                    0xB816C498
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SP_7_0_inst_addr                              "0x05EC"
#define  set_ATB_DEMOD_FREQ_CR_LOCK_TH_SP_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_LOCK_TH_SP_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_LOCK_TH_SP_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_LOCK_TH_SP_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SP_7_0_cr_lock_th_sp_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SP_7_0_cr_lock_th_sp_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SP_7_0_cr_lock_th_sp_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SP_7_0_get_cr_lock_th_sp_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SP_7_0                                      0x1816C49C
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SP_7_0_reg_addr                              "0xB816C49C"
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SP_7_0_reg                                   0xB816C49C
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SP_7_0_inst_addr                             "0x05ED"
#define  set_ATB_DEMOD_FREQ_CR_LOCK_NUM_SP_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_LOCK_NUM_SP_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_LOCK_NUM_SP_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_LOCK_NUM_SP_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SP_7_0_cr_lock_num_sp_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SP_7_0_cr_lock_num_sp_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SP_7_0_cr_lock_num_sp_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SP_7_0_get_cr_lock_num_sp_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SFB_7_0                                      0x1816C4A0
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SFB_7_0_reg_addr                              "0xB816C4A0"
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SFB_7_0_reg                                   0xB816C4A0
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SFB_7_0_inst_addr                             "0x05EE"
#define  set_ATB_DEMOD_FREQ_CR_LOCK_TH_SFB_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_LOCK_TH_SFB_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_LOCK_TH_SFB_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_LOCK_TH_SFB_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SFB_7_0_cr_lock_th_sfb_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SFB_7_0_cr_lock_th_sfb_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SFB_7_0_cr_lock_th_sfb_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_LOCK_TH_SFB_7_0_get_cr_lock_th_sfb_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SFB_7_0                                     0x1816C4A4
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SFB_7_0_reg_addr                             "0xB816C4A4"
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SFB_7_0_reg                                  0xB816C4A4
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SFB_7_0_inst_addr                            "0x05EF"
#define  set_ATB_DEMOD_FREQ_CR_LOCK_NUM_SFB_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_LOCK_NUM_SFB_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_LOCK_NUM_SFB_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_LOCK_NUM_SFB_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SFB_7_0_cr_lock_num_sfb_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SFB_7_0_cr_lock_num_sfb_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SFB_7_0_cr_lock_num_sfb_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_LOCK_NUM_SFB_7_0_get_cr_lock_num_sfb_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SP                                          0x1816C4A8
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SP_reg_addr                                  "0xB816C4A8"
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SP_reg                                       0xB816C4A8
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SP_inst_addr                                 "0x05F0"
#define  set_ATB_DEMOD_FREQ_RO_PLL_LOCK_SP_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_LOCK_SP_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PLL_LOCK_SP_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_LOCK_SP_reg))
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SP_ro_pll_lock_sp_shift                      (0)
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SP_ro_pll_lock_sp_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SP_ro_pll_lock_sp(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SP_get_ro_pll_lock_sp(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SFB                                         0x1816C4AC
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SFB_reg_addr                                 "0xB816C4AC"
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SFB_reg                                      0xB816C4AC
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SFB_inst_addr                                "0x05F1"
#define  set_ATB_DEMOD_FREQ_RO_PLL_LOCK_SFB_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_LOCK_SFB_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_PLL_LOCK_SFB_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_PLL_LOCK_SFB_reg))
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SFB_ro_pll_lock_sfb_shift                    (0)
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SFB_ro_pll_lock_sfb_mask                     (0x00000001)
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SFB_ro_pll_lock_sfb(data)                    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_RO_PLL_LOCK_SFB_get_ro_pll_lock_sfb(data)                (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_7_0                                  0x1816C4B0
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_7_0_reg_addr                          "0xB816C4B0"
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_7_0_reg                               0xB816C4B0
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_7_0_inst_addr                         "0x05F2"
#define  set_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_7_0_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_7_0_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_7_0_cr_target_depth_s2_7_0_shift      (0)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_7_0_cr_target_depth_s2_7_0_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_7_0_cr_target_depth_s2_7_0(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_7_0_get_cr_target_depth_s2_7_0(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_13_8                                 0x1816C4B4
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_13_8_reg_addr                         "0xB816C4B4"
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_13_8_reg                              0xB816C4B4
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_13_8_inst_addr                        "0x05F3"
#define  set_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_13_8_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_13_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_13_8_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_13_8_reg))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_13_8_cr_target_depth_s2_13_8_shift    (0)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_13_8_cr_target_depth_s2_13_8_mask     (0x0000003F)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_13_8_cr_target_depth_s2_13_8(data)    (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_S2_13_8_get_cr_target_depth_s2_13_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_7_0                                  0x1816C4B8
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_7_0_reg_addr                          "0xB816C4B8"
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_7_0_reg                               0xB816C4B8
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_7_0_inst_addr                         "0x05F4"
#define  set_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_7_0_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_7_0_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_7_0_cr_target_depth_t2_7_0_shift      (0)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_7_0_cr_target_depth_t2_7_0_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_7_0_cr_target_depth_t2_7_0(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_7_0_get_cr_target_depth_t2_7_0(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_15_8                                 0x1816C4BC
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_15_8_reg_addr                         "0xB816C4BC"
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_15_8_reg                              0xB816C4BC
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_15_8_inst_addr                        "0x05F5"
#define  set_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_15_8_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_15_8_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_15_8_cr_target_depth_t2_15_8_shift    (0)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_15_8_cr_target_depth_t2_15_8_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_15_8_cr_target_depth_t2_15_8(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_T2_15_8_get_cr_target_depth_t2_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_DELAY_CMP_NUM_7_0                                    0x1816C4C0
#define  ATB_DEMOD_FREQ_CR_DELAY_CMP_NUM_7_0_reg_addr                            "0xB816C4C0"
#define  ATB_DEMOD_FREQ_CR_DELAY_CMP_NUM_7_0_reg                                 0xB816C4C0
#define  ATB_DEMOD_FREQ_CR_DELAY_CMP_NUM_7_0_inst_addr                           "0x05F6"
#define  set_ATB_DEMOD_FREQ_CR_DELAY_CMP_NUM_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_DELAY_CMP_NUM_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_DELAY_CMP_NUM_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_DELAY_CMP_NUM_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_DELAY_CMP_NUM_7_0_cr_delay_cmp_num_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_CR_DELAY_CMP_NUM_7_0_cr_delay_cmp_num_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_DELAY_CMP_NUM_7_0_cr_delay_cmp_num_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_DELAY_CMP_NUM_7_0_get_cr_delay_cmp_num_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_FRM_SYNC_EN                                          0x1816C4C4
#define  ATB_DEMOD_FREQ_CR_FRM_SYNC_EN_reg_addr                                  "0xB816C4C4"
#define  ATB_DEMOD_FREQ_CR_FRM_SYNC_EN_reg                                       0xB816C4C4
#define  ATB_DEMOD_FREQ_CR_FRM_SYNC_EN_inst_addr                                 "0x05F7"
#define  set_ATB_DEMOD_FREQ_CR_FRM_SYNC_EN_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FRM_SYNC_EN_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_FRM_SYNC_EN_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FRM_SYNC_EN_reg))
#define  ATB_DEMOD_FREQ_CR_FRM_SYNC_EN_cr_frm_sync_en_shift                      (0)
#define  ATB_DEMOD_FREQ_CR_FRM_SYNC_EN_cr_frm_sync_en_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_CR_FRM_SYNC_EN_cr_frm_sync_en(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_FRM_SYNC_EN_get_cr_frm_sync_en(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_ERR_DET_TH_7_0                                       0x1816C4C8
#define  ATB_DEMOD_FREQ_CR_ERR_DET_TH_7_0_reg_addr                               "0xB816C4C8"
#define  ATB_DEMOD_FREQ_CR_ERR_DET_TH_7_0_reg                                    0xB816C4C8
#define  ATB_DEMOD_FREQ_CR_ERR_DET_TH_7_0_inst_addr                              "0x05F8"
#define  set_ATB_DEMOD_FREQ_CR_ERR_DET_TH_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_ERR_DET_TH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_ERR_DET_TH_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_ERR_DET_TH_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_ERR_DET_TH_7_0_cr_err_det_th_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_CR_ERR_DET_TH_7_0_cr_err_det_th_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_ERR_DET_TH_7_0_cr_err_det_th_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_ERR_DET_TH_7_0_get_cr_err_det_th_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T2_7_0                                     0x1816C4CC
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T2_7_0_reg_addr                             "0xB816C4CC"
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T2_7_0_reg                                  0xB816C4CC
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T2_7_0_inst_addr                            "0x05F9"
#define  set_ATB_DEMOD_FREQ_CR_FRM_ALPHA_T2_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FRM_ALPHA_T2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_FRM_ALPHA_T2_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FRM_ALPHA_T2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T2_7_0_cr_frm_alpha_t2_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T2_7_0_cr_frm_alpha_t2_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T2_7_0_cr_frm_alpha_t2_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T2_7_0_get_cr_frm_alpha_t2_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_S2_7_0                                     0x1816C4D0
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_S2_7_0_reg_addr                             "0xB816C4D0"
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_S2_7_0_reg                                  0xB816C4D0
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_S2_7_0_inst_addr                            "0x05FA"
#define  set_ATB_DEMOD_FREQ_CR_FRM_ALPHA_S2_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FRM_ALPHA_S2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_FRM_ALPHA_S2_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FRM_ALPHA_S2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_S2_7_0_cr_frm_alpha_s2_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_S2_7_0_cr_frm_alpha_s2_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_S2_7_0_cr_frm_alpha_s2_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_S2_7_0_get_cr_frm_alpha_s2_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T_7_0                                      0x1816C4D4
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T_7_0_reg_addr                              "0xB816C4D4"
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T_7_0_reg                                   0xB816C4D4
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T_7_0_inst_addr                             "0x05FB"
#define  set_ATB_DEMOD_FREQ_CR_FRM_ALPHA_T_7_0_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FRM_ALPHA_T_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_FRM_ALPHA_T_7_0_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FRM_ALPHA_T_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T_7_0_cr_frm_alpha_t_7_0_shift              (0)
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T_7_0_cr_frm_alpha_t_7_0_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T_7_0_cr_frm_alpha_t_7_0(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_T_7_0_get_cr_frm_alpha_t_7_0(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_SFB_EN_T                                             0x1816C4D8
#define  ATB_DEMOD_FREQ_CR_SFB_EN_T_reg_addr                                     "0xB816C4D8"
#define  ATB_DEMOD_FREQ_CR_SFB_EN_T_reg                                          0xB816C4D8
#define  ATB_DEMOD_FREQ_CR_SFB_EN_T_inst_addr                                    "0x05FC"
#define  set_ATB_DEMOD_FREQ_CR_SFB_EN_T_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_SFB_EN_T_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_SFB_EN_T_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_SFB_EN_T_reg))
#define  ATB_DEMOD_FREQ_CR_SFB_EN_T_cr_sfb_en_t_shift                            (0)
#define  ATB_DEMOD_FREQ_CR_SFB_EN_T_cr_sfb_en_t_mask                             (0x00000001)
#define  ATB_DEMOD_FREQ_CR_SFB_EN_T_cr_sfb_en_t(data)                            (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_SFB_EN_T_get_cr_sfb_en_t(data)                        (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_SFB_EN_S2                                            0x1816C4DC
#define  ATB_DEMOD_FREQ_CR_SFB_EN_S2_reg_addr                                    "0xB816C4DC"
#define  ATB_DEMOD_FREQ_CR_SFB_EN_S2_reg                                         0xB816C4DC
#define  ATB_DEMOD_FREQ_CR_SFB_EN_S2_inst_addr                                   "0x05FD"
#define  set_ATB_DEMOD_FREQ_CR_SFB_EN_S2_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_SFB_EN_S2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_SFB_EN_S2_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_SFB_EN_S2_reg))
#define  ATB_DEMOD_FREQ_CR_SFB_EN_S2_cr_sfb_en_s2_shift                          (0)
#define  ATB_DEMOD_FREQ_CR_SFB_EN_S2_cr_sfb_en_s2_mask                           (0x00000001)
#define  ATB_DEMOD_FREQ_CR_SFB_EN_S2_cr_sfb_en_s2(data)                          (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_SFB_EN_S2_get_cr_sfb_en_s2(data)                      (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T2                                       0x1816C4E0
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T2_reg_addr                               "0xB816C4E0"
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T2_reg                                    0xB816C4E0
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T2_inst_addr                              "0x05FE"
#define  set_ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T2_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T2_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T2_reg))
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T2_cr_use_sync_en_t2_shift                (0)
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T2_cr_use_sync_en_t2_mask                 (0x00000001)
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T2_cr_use_sync_en_t2(data)                (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T2_get_cr_use_sync_en_t2(data)            (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T                                        0x1816C4E4
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T_reg_addr                                "0xB816C4E4"
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T_reg                                     0xB816C4E4
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T_inst_addr                               "0x05FF"
#define  set_ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T_cr_pll_samp_en_t_shift                  (0)
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T_cr_pll_samp_en_t_mask                   (0x00000001)
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T_cr_pll_samp_en_t(data)                  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_T_get_cr_pll_samp_en_t(data)              (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_S2                                       0x1816C4E8
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_S2_reg_addr                               "0xB816C4E8"
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_S2_reg                                    0xB816C4E8
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_S2_inst_addr                              "0x0600"
#define  set_ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_S2_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_S2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_S2_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_S2_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_S2_cr_pll_samp_en_s2_shift                (0)
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_S2_cr_pll_samp_en_s2_mask                 (0x00000001)
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_S2_cr_pll_samp_en_s2(data)                (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_S2_get_cr_pll_samp_en_s2(data)            (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T2                                  0x1816C4EC
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T2_reg_addr                          "0xB816C4EC"
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T2_reg                               0xB816C4EC
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T2_inst_addr                         "0x0601"
#define  set_ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T2_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T2_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T2_reg))
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T2_cr_byte_per_samp_en_t2_shift      (0)
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T2_cr_byte_per_samp_en_t2_mask       (0x00000001)
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T2_cr_byte_per_samp_en_t2(data)      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T2_get_cr_byte_per_samp_en_t2(data)  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T                                   0x1816C4F0
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T_reg_addr                           "0xB816C4F0"
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T_reg                                0xB816C4F0
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T_inst_addr                          "0x0602"
#define  set_ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T_reg))
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T_cr_byte_per_samp_en_t_shift        (0)
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T_cr_byte_per_samp_en_t_mask         (0x00000001)
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T_cr_byte_per_samp_en_t(data)        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_T_get_cr_byte_per_samp_en_t(data)    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_S2                                  0x1816C4F4
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_S2_reg_addr                          "0xB816C4F4"
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_S2_reg                               0xB816C4F4
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_S2_inst_addr                         "0x0603"
#define  set_ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_S2_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_S2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_S2_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_S2_reg))
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_S2_cr_byte_per_samp_en_s2_shift      (0)
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_S2_cr_byte_per_samp_en_s2_mask       (0x00000001)
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_S2_cr_byte_per_samp_en_s2(data)      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_S2_get_cr_byte_per_samp_en_s2(data)  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T2                                          0x1816C4F8
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T2_reg_addr                                  "0xB816C4F8"
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T2_reg                                       0xB816C4F8
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T2_inst_addr                                 "0x0604"
#define  set_ATB_DEMOD_FREQ_CR_NCO_IMAG_T2_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_NCO_IMAG_T2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_NCO_IMAG_T2_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_NCO_IMAG_T2_reg))
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T2_cr_nco_imag_t2_shift                      (0)
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T2_cr_nco_imag_t2_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T2_cr_nco_imag_t2(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T2_get_cr_nco_imag_t2(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T                                           0x1816C4FC
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T_reg_addr                                   "0xB816C4FC"
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T_reg                                        0xB816C4FC
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T_inst_addr                                  "0x0605"
#define  set_ATB_DEMOD_FREQ_CR_NCO_IMAG_T_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_NCO_IMAG_T_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_NCO_IMAG_T_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_NCO_IMAG_T_reg))
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T_cr_nco_imag_t_shift                        (0)
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T_cr_nco_imag_t_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T_cr_nco_imag_t(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_T_get_cr_nco_imag_t(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_S2                                          0x1816C500
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_S2_reg_addr                                  "0xB816C500"
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_S2_reg                                       0xB816C500
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_S2_inst_addr                                 "0x0606"
#define  set_ATB_DEMOD_FREQ_CR_NCO_IMAG_S2_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_NCO_IMAG_S2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_NCO_IMAG_S2_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_NCO_IMAG_S2_reg))
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_S2_cr_nco_imag_s2_shift                      (0)
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_S2_cr_nco_imag_s2_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_S2_cr_nco_imag_s2(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_S2_get_cr_nco_imag_s2(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T                                        0x1816C504
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T_reg_addr                                "0xB816C504"
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T_reg                                     0xB816C504
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T_inst_addr                               "0x0607"
#define  set_ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T_reg))
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T_cr_use_sync_en_t_shift                  (0)
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T_cr_use_sync_en_t_mask                   (0x00000001)
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T_cr_use_sync_en_t(data)                  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_T_get_cr_use_sync_en_t(data)              (0x00000001&(data))

#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_7_0                                    0x1816C508
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_7_0_reg_addr                            "0xB816C508"
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_7_0_reg                                 0xB816C508
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_7_0_inst_addr                           "0x0608"
#define  set_ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_7_0_ro_sfb_djb_depth_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_7_0_ro_sfb_djb_depth_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_7_0_ro_sfb_djb_depth_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_7_0_get_ro_sfb_djb_depth_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_15_8                                   0x1816C50C
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_15_8_reg_addr                           "0xB816C50C"
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_15_8_reg                                0xB816C50C
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_15_8_inst_addr                          "0x0609"
#define  set_ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_15_8_ro_sfb_djb_depth_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_15_8_ro_sfb_djb_depth_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_15_8_ro_sfb_djb_depth_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_SFB_DJB_DEPTH_15_8_get_ro_sfb_djb_depth_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_7_0                                    0x1816C510
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_7_0_reg_addr                            "0xB816C510"
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_7_0_reg                                 0xB816C510
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_7_0_inst_addr                           "0x060A"
#define  set_ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_7_0_ro_dat_djb_depth_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_7_0_ro_dat_djb_depth_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_7_0_ro_dat_djb_depth_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_7_0_get_ro_dat_djb_depth_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_15_8                                   0x1816C514
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_15_8_reg_addr                           "0xB816C514"
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_15_8_reg                                0xB816C514
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_15_8_inst_addr                          "0x060B"
#define  set_ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_15_8_ro_dat_djb_depth_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_15_8_ro_dat_djb_depth_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_15_8_ro_dat_djb_depth_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_DAT_DJB_DEPTH_15_8_get_ro_dat_djb_depth_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_7_0                                    0x1816C518
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_7_0_reg_addr                            "0xB816C518"
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_7_0_reg                                 0xB816C518
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_7_0_inst_addr                           "0x060C"
#define  set_ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_7_0_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_7_0_ro_cmm_djb_depth_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_7_0_ro_cmm_djb_depth_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_7_0_ro_cmm_djb_depth_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_7_0_get_ro_cmm_djb_depth_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_15_8                                   0x1816C51C
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_15_8_reg_addr                           "0xB816C51C"
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_15_8_reg                                0xB816C51C
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_15_8_inst_addr                          "0x060D"
#define  set_ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_15_8_reg))
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_15_8_ro_cmm_djb_depth_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_15_8_ro_cmm_djb_depth_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_15_8_ro_cmm_djb_depth_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RO_CMM_DJB_DEPTH_15_8_get_ro_cmm_djb_depth_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_7_0                                       0x1816C520
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_7_0_reg_addr                               "0xB816C520"
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_7_0_reg                                    0xB816C520
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_7_0_inst_addr                              "0x060E"
#define  set_ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_7_0_cr_dj_buf_mgn_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_7_0_cr_dj_buf_mgn_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_7_0_cr_dj_buf_mgn_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_7_0_get_cr_dj_buf_mgn_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_15_8                                      0x1816C524
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_15_8_reg_addr                              "0xB816C524"
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_15_8_reg                                   0xB816C524
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_15_8_inst_addr                             "0x060F"
#define  set_ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_15_8_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_15_8_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_15_8_cr_dj_buf_mgn_15_8_shift              (0)
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_15_8_cr_dj_buf_mgn_15_8_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_15_8_cr_dj_buf_mgn_15_8(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_DJ_BUF_MGN_15_8_get_cr_dj_buf_mgn_15_8(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_C2                                          0x1816C528
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_C2_reg_addr                                  "0xB816C528"
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_C2_reg                                       0xB816C528
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_C2_inst_addr                                 "0x0610"
#define  set_ATB_DEMOD_FREQ_CR_NCO_IMAG_C2_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_NCO_IMAG_C2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_NCO_IMAG_C2_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_NCO_IMAG_C2_reg))
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_C2_cr_nco_imag_c2_shift                      (0)
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_C2_cr_nco_imag_c2_mask                       (0x00000001)
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_C2_cr_nco_imag_c2(data)                      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_NCO_IMAG_C2_get_cr_nco_imag_c2(data)                  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_C2                                           0x1816C52C
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_C2_reg_addr                                   "0xB816C52C"
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_C2_reg                                        0xB816C52C
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_C2_inst_addr                                  "0x0611"
#define  set_ATB_DEMOD_FREQ_CR_PLL_CLZ_C2_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_CLZ_C2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_CLZ_C2_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_CLZ_C2_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_C2_cr_pll_clz_c2_shift                        (0)
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_C2_cr_pll_clz_c2_mask                         (0x00000001)
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_C2_cr_pll_clz_c2(data)                        (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_CLZ_C2_get_cr_pll_clz_c2(data)                    (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_7_0                                    0x1816C530
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_7_0_reg_addr                            "0xB816C530"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_7_0_reg                                 0xB816C530
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_7_0_inst_addr                           "0x0612"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_7_0_cr_pll_alpha1_c2_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_7_0_cr_pll_alpha1_c2_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_7_0_cr_pll_alpha1_c2_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_7_0_get_cr_pll_alpha1_c2_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_15_8                                   0x1816C534
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_15_8_reg_addr                           "0xB816C534"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_15_8_reg                                0xB816C534
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_15_8_inst_addr                          "0x0613"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_15_8_cr_pll_alpha1_c2_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_15_8_cr_pll_alpha1_c2_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_15_8_cr_pll_alpha1_c2_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA1_C2_15_8_get_cr_pll_alpha1_c2_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_7_0                                    0x1816C538
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_7_0_reg_addr                            "0xB816C538"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_7_0_reg                                 0xB816C538
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_7_0_inst_addr                           "0x0614"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_7_0_cr_pll_alpha2_c2_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_7_0_cr_pll_alpha2_c2_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_7_0_cr_pll_alpha2_c2_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_7_0_get_cr_pll_alpha2_c2_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_15_8                                   0x1816C53C
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_15_8_reg_addr                           "0xB816C53C"
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_15_8_reg                                0xB816C53C
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_15_8_inst_addr                          "0x0615"
#define  set_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_15_8_cr_pll_alpha2_c2_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_15_8_cr_pll_alpha2_c2_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_15_8_cr_pll_alpha2_c2_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_ALPHA2_C2_15_8_get_cr_pll_alpha2_c2_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_7_0                                     0x1816C540
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_7_0_reg_addr                             "0xB816C540"
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_7_0_reg                                  0xB816C540
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_7_0_inst_addr                            "0x0616"
#define  set_ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_7_0_cr_ful_depth_c2_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_7_0_cr_ful_depth_c2_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_7_0_cr_ful_depth_c2_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_7_0_get_cr_ful_depth_c2_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_15_8                                    0x1816C544
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_15_8_reg_addr                            "0xB816C544"
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_15_8_reg                                 0xB816C544
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_15_8_inst_addr                           "0x0617"
#define  set_ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_15_8_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_15_8_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_15_8_cr_ful_depth_c2_15_8_shift          (0)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_15_8_cr_ful_depth_c2_15_8_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_15_8_cr_ful_depth_c2_15_8(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_FUL_DEPTH_C2_15_8_get_cr_ful_depth_c2_15_8(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_7_0                                     0x1816C548
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_7_0_reg_addr                             "0xB816C548"
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_7_0_reg                                  0xB816C548
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_7_0_inst_addr                            "0x0618"
#define  set_ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_7_0_cr_ept_depth_c2_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_7_0_cr_ept_depth_c2_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_7_0_cr_ept_depth_c2_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_7_0_get_cr_ept_depth_c2_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_8                                       0x1816C54C
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_8_reg_addr                               "0xB816C54C"
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_8_reg                                    0xB816C54C
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_8_inst_addr                              "0x0619"
#define  set_ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_8_reg))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_8_cr_ept_depth_c2_8_shift                (0)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_8_cr_ept_depth_c2_8_mask                 (0x00000001)
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_8_cr_ept_depth_c2_8(data)                (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_EPT_DEPTH_C2_8_get_cr_ept_depth_c2_8(data)            (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_7_0                                  0x1816C550
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_7_0_reg_addr                          "0xB816C550"
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_7_0_reg                               0xB816C550
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_7_0_inst_addr                         "0x061A"
#define  set_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_7_0_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_7_0_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_7_0_cr_target_depth_c2_7_0_shift      (0)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_7_0_cr_target_depth_c2_7_0_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_7_0_cr_target_depth_c2_7_0(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_7_0_get_cr_target_depth_c2_7_0(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_15_8                                 0x1816C554
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_15_8_reg_addr                         "0xB816C554"
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_15_8_reg                              0xB816C554
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_15_8_inst_addr                        "0x061B"
#define  set_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_15_8_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_15_8_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_15_8_reg))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_15_8_cr_target_depth_c2_15_8_shift    (0)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_15_8_cr_target_depth_c2_15_8_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_15_8_cr_target_depth_c2_15_8(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_TARGET_DEPTH_C2_15_8_get_cr_target_depth_c2_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_C2                                       0x1816C558
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_C2_reg_addr                               "0xB816C558"
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_C2_reg                                    0xB816C558
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_C2_inst_addr                              "0x061C"
#define  set_ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_C2_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_C2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_C2_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_C2_reg))
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_C2_cr_pll_samp_en_c2_shift                (0)
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_C2_cr_pll_samp_en_c2_mask                 (0x00000001)
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_C2_cr_pll_samp_en_c2(data)                (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_PLL_SAMP_EN_C2_get_cr_pll_samp_en_c2(data)            (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_C2                                  0x1816C55C
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_C2_reg_addr                          "0xB816C55C"
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_C2_reg                               0xB816C55C
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_C2_inst_addr                         "0x061D"
#define  set_ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_C2_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_C2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_C2_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_C2_reg))
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_C2_cr_byte_per_samp_en_c2_shift      (0)
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_C2_cr_byte_per_samp_en_c2_mask       (0x00000001)
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_C2_cr_byte_per_samp_en_c2(data)      (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_BYTE_PER_SAMP_EN_C2_get_cr_byte_per_samp_en_c2(data)  (0x00000001&(data))

#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_C2_7_0                                     0x1816C560
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_C2_7_0_reg_addr                             "0xB816C560"
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_C2_7_0_reg                                  0xB816C560
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_C2_7_0_inst_addr                            "0x061E"
#define  set_ATB_DEMOD_FREQ_CR_FRM_ALPHA_C2_7_0_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FRM_ALPHA_C2_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_FRM_ALPHA_C2_7_0_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_FRM_ALPHA_C2_7_0_reg))
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_C2_7_0_cr_frm_alpha_c2_7_0_shift            (0)
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_C2_7_0_cr_frm_alpha_c2_7_0_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_C2_7_0_cr_frm_alpha_c2_7_0(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_CR_FRM_ALPHA_C2_7_0_get_cr_frm_alpha_c2_7_0(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_C2                                       0x1816C564
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_C2_reg_addr                               "0xB816C564"
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_C2_reg                                    0xB816C564
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_C2_inst_addr                              "0x061F"
#define  set_ATB_DEMOD_FREQ_CR_USE_SYNC_EN_C2_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_USE_SYNC_EN_C2_reg)=data)
#define  get_ATB_DEMOD_FREQ_CR_USE_SYNC_EN_C2_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_CR_USE_SYNC_EN_C2_reg))
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_C2_cr_use_sync_en_c2_shift                (0)
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_C2_cr_use_sync_en_c2_mask                 (0x00000001)
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_C2_cr_use_sync_en_c2(data)                (0x00000001&(data))
#define  ATB_DEMOD_FREQ_CR_USE_SYNC_EN_C2_get_cr_use_sync_en_c2(data)            (0x00000001&(data))

#define  ATB_DEMOD_FREQ_DVBT_AUTO_SRCH_HEAD                                     0x1816E460
#define  ATB_DEMOD_FREQ_DVBT_AUTO_SRCH_HEAD_reg_addr                             "0xB816E460"
#define  ATB_DEMOD_FREQ_DVBT_AUTO_SRCH_HEAD_reg                                  0xB816E460
#define  ATB_DEMOD_FREQ_DVBT_AUTO_SRCH_HEAD_inst_addr                            "0x0620"
#define  set_ATB_DEMOD_FREQ_DVBT_AUTO_SRCH_HEAD_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBT_AUTO_SRCH_HEAD_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBT_AUTO_SRCH_HEAD_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBT_AUTO_SRCH_HEAD_reg))
#define  ATB_DEMOD_FREQ_DVBT_AUTO_SRCH_HEAD_dvbt_auto_srch_head_shift            (0)
#define  ATB_DEMOD_FREQ_DVBT_AUTO_SRCH_HEAD_dvbt_auto_srch_head_mask             (0x00000001)
#define  ATB_DEMOD_FREQ_DVBT_AUTO_SRCH_HEAD_dvbt_auto_srch_head(data)            (0x00000001&(data))
#define  ATB_DEMOD_FREQ_DVBT_AUTO_SRCH_HEAD_get_dvbt_auto_srch_head(data)        (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH                                          0x1816E464
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_reg_addr                                  "0xB816E464"
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_reg                                       0xB816E464
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_inst_addr                                 "0x0621"
#define  set_ATB_DEMOD_FREQ_PACKET_SYNC_TH_reg(data)                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PACKET_SYNC_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PACKET_SYNC_TH_reg                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PACKET_SYNC_TH_reg))
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_packet_sync_th_shift                      (0)
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_packet_sync_th_mask                       (0x0000007F)
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_packet_sync_th(data)                      (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_get_packet_sync_th(data)                  (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_PH2                                      0x1816E468
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_PH2_reg_addr                              "0xB816E468"
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_PH2_reg                                   0xB816E468
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_PH2_inst_addr                             "0x0622"
#define  set_ATB_DEMOD_FREQ_PACKET_SYNC_TH_PH2_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PACKET_SYNC_TH_PH2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PACKET_SYNC_TH_PH2_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PACKET_SYNC_TH_PH2_reg))
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_PH2_packet_sync_th_ph2_shift              (0)
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_PH2_packet_sync_th_ph2_mask               (0x0000007F)
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_PH2_packet_sync_th_ph2(data)              (0x0000007F&(data))
#define  ATB_DEMOD_FREQ_PACKET_SYNC_TH_PH2_get_packet_sync_th_ph2(data)          (0x0000007F&(data))

#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_7_0                                    0x1816E480
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_7_0_reg_addr                            "0xB816E480"
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_7_0_reg                                 0xB816E480
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_7_0_inst_addr                           "0x0623"
#define  set_ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_7_0_reg))
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_7_0_pkt_error_window_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_7_0_pkt_error_window_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_7_0_pkt_error_window_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_7_0_get_pkt_error_window_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_15_8                                   0x1816E484
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_15_8_reg_addr                           "0xB816E484"
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_15_8_reg                                0xB816E484
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_15_8_inst_addr                          "0x0624"
#define  set_ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_15_8_reg))
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_15_8_pkt_error_window_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_15_8_pkt_error_window_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_15_8_pkt_error_window_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_15_8_get_pkt_error_window_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_CORR_BITS_7_0                                        0x1816E488
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_7_0_reg_addr                                "0xB816E488"
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_7_0_reg                                     0xB816E488
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_7_0_inst_addr                               "0x0625"
#define  set_ATB_DEMOD_FREQ_RS_CORR_BITS_7_0_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BITS_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_CORR_BITS_7_0_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BITS_7_0_reg))
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_7_0_rs_corr_bits_7_0_shift                  (0)
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_7_0_rs_corr_bits_7_0_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_7_0_rs_corr_bits_7_0(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_7_0_get_rs_corr_bits_7_0(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_CORR_BITS_15_8                                       0x1816E48C
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_15_8_reg_addr                               "0xB816E48C"
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_15_8_reg                                    0xB816E48C
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_15_8_inst_addr                              "0x0626"
#define  set_ATB_DEMOD_FREQ_RS_CORR_BITS_15_8_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BITS_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_CORR_BITS_15_8_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BITS_15_8_reg))
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_15_8_rs_corr_bits_15_8_shift                (0)
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_15_8_rs_corr_bits_15_8_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_15_8_rs_corr_bits_15_8(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_15_8_get_rs_corr_bits_15_8(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_7_0                                       0x1816E490
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_7_0_reg_addr                               "0xB816E490"
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_7_0_reg                                    0xB816E490
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_7_0_inst_addr                              "0x0627"
#define  set_ATB_DEMOD_FREQ_RS_CORR_BYTES_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BYTES_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_CORR_BYTES_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BYTES_7_0_reg))
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_7_0_rs_corr_bytes_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_7_0_rs_corr_bytes_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_7_0_rs_corr_bytes_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_7_0_get_rs_corr_bytes_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_15_8                                      0x1816E494
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_15_8_reg_addr                              "0xB816E494"
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_15_8_reg                                   0xB816E494
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_15_8_inst_addr                             "0x0628"
#define  set_ATB_DEMOD_FREQ_RS_CORR_BYTES_15_8_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BYTES_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_CORR_BYTES_15_8_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BYTES_15_8_reg))
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_15_8_rs_corr_bytes_15_8_shift              (0)
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_15_8_rs_corr_bytes_15_8_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_15_8_rs_corr_bytes_15_8(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_15_8_get_rs_corr_bytes_15_8(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_7_0                                       0x1816E498
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_7_0_reg_addr                               "0xB816E498"
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_7_0_reg                                    0xB816E498
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_7_0_inst_addr                              "0x0629"
#define  set_ATB_DEMOD_FREQ_RS_PKT_ERRORS_7_0_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_PKT_ERRORS_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_PKT_ERRORS_7_0_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_PKT_ERRORS_7_0_reg))
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_7_0_rs_pkt_errors_7_0_shift                (0)
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_7_0_rs_pkt_errors_7_0_mask                 (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_7_0_rs_pkt_errors_7_0(data)                (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_7_0_get_rs_pkt_errors_7_0(data)            (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_15_8                                      0x1816E49C
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_15_8_reg_addr                              "0xB816E49C"
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_15_8_reg                                   0xB816E49C
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_15_8_inst_addr                             "0x062A"
#define  set_ATB_DEMOD_FREQ_RS_PKT_ERRORS_15_8_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_PKT_ERRORS_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_PKT_ERRORS_15_8_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_PKT_ERRORS_15_8_reg))
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_15_8_rs_pkt_errors_15_8_shift              (0)
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_15_8_rs_pkt_errors_15_8_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_15_8_rs_pkt_errors_15_8(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_15_8_get_rs_pkt_errors_15_8(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_BER_ACTIVE                                              0x1816E4A0
#define  ATB_DEMOD_FREQ_BER_ACTIVE_reg_addr                                      "0xB816E4A0"
#define  ATB_DEMOD_FREQ_BER_ACTIVE_reg                                           0xB816E4A0
#define  ATB_DEMOD_FREQ_BER_ACTIVE_inst_addr                                     "0x062B"
#define  set_ATB_DEMOD_FREQ_BER_ACTIVE_reg(data)                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_BER_ACTIVE_reg)=data)
#define  get_ATB_DEMOD_FREQ_BER_ACTIVE_reg                                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_BER_ACTIVE_reg))
#define  ATB_DEMOD_FREQ_BER_ACTIVE_ber_active_shift                              (0)
#define  ATB_DEMOD_FREQ_BER_ACTIVE_ber_active_mask                               (0x00000001)
#define  ATB_DEMOD_FREQ_BER_ACTIVE_ber_active(data)                              (0x00000001&(data))
#define  ATB_DEMOD_FREQ_BER_ACTIVE_get_ber_active(data)                          (0x00000001&(data))

#define  ATB_DEMOD_FREQ_FEC_LOCK_FRMS                                           0x1816E4A8
#define  ATB_DEMOD_FREQ_FEC_LOCK_FRMS_reg_addr                                   "0xB816E4A8"
#define  ATB_DEMOD_FREQ_FEC_LOCK_FRMS_reg                                        0xB816E4A8
#define  ATB_DEMOD_FREQ_FEC_LOCK_FRMS_inst_addr                                  "0x062C"
#define  set_ATB_DEMOD_FREQ_FEC_LOCK_FRMS_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEC_LOCK_FRMS_reg)=data)
#define  get_ATB_DEMOD_FREQ_FEC_LOCK_FRMS_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEC_LOCK_FRMS_reg))
#define  ATB_DEMOD_FREQ_FEC_LOCK_FRMS_fec_lock_frms_shift                        (0)
#define  ATB_DEMOD_FREQ_FEC_LOCK_FRMS_fec_lock_frms_mask                         (0x000000FF)
#define  ATB_DEMOD_FREQ_FEC_LOCK_FRMS_fec_lock_frms(data)                        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_FEC_LOCK_FRMS_get_fec_lock_frms(data)                    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DEC_ITE_MAX                                             0x1816E4B4
#define  ATB_DEMOD_FREQ_DEC_ITE_MAX_reg_addr                                     "0xB816E4B4"
#define  ATB_DEMOD_FREQ_DEC_ITE_MAX_reg                                          0xB816E4B4
#define  ATB_DEMOD_FREQ_DEC_ITE_MAX_inst_addr                                    "0x062D"
#define  set_ATB_DEMOD_FREQ_DEC_ITE_MAX_reg(data)                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_DEC_ITE_MAX_reg)=data)
#define  get_ATB_DEMOD_FREQ_DEC_ITE_MAX_reg                                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_DEC_ITE_MAX_reg))
#define  ATB_DEMOD_FREQ_DEC_ITE_MAX_dec_ite_max_shift                            (0)
#define  ATB_DEMOD_FREQ_DEC_ITE_MAX_dec_ite_max_mask                             (0x00000007)
#define  ATB_DEMOD_FREQ_DEC_ITE_MAX_dec_ite_max(data)                            (0x00000007&(data))
#define  ATB_DEMOD_FREQ_DEC_ITE_MAX_get_dec_ite_max(data)                        (0x00000007&(data))

#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_7_0                                   0x1816E4BC
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_7_0_reg_addr                           "0xB816E4BC"
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_7_0_reg                                0xB816E4BC
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_7_0_inst_addr                          "0x062E"
#define  set_ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_7_0_reg))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_7_0_dvbc_long_err_wnd_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_7_0_dvbc_long_err_wnd_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_7_0_dvbc_long_err_wnd_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_7_0_get_dvbc_long_err_wnd_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_15_8                                  0x1816E4C0
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_15_8_reg_addr                          "0xB816E4C0"
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_15_8_reg                               0xB816E4C0
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_15_8_inst_addr                         "0x062F"
#define  set_ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_15_8_reg))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_15_8_dvbc_long_err_wnd_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_15_8_dvbc_long_err_wnd_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_15_8_dvbc_long_err_wnd_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_15_8_get_dvbc_long_err_wnd_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_23_16                                 0x1816E4C4
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_23_16_reg_addr                         "0xB816E4C4"
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_23_16_reg                              0xB816E4C4
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_23_16_inst_addr                        "0x0630"
#define  set_ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_23_16_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_23_16_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_23_16_reg))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_23_16_dvbc_long_err_wnd_23_16_shift    (0)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_23_16_dvbc_long_err_wnd_23_16_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_23_16_dvbc_long_err_wnd_23_16(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_23_16_get_dvbc_long_err_wnd_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_31_24                                 0x1816E4C8
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_31_24_reg_addr                         "0xB816E4C8"
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_31_24_reg                              0xB816E4C8
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_31_24_inst_addr                        "0x0631"
#define  set_ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_31_24_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_31_24_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_31_24_reg))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_31_24_dvbc_long_err_wnd_31_24_shift    (0)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_31_24_dvbc_long_err_wnd_31_24_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_31_24_dvbc_long_err_wnd_31_24(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_WND_31_24_get_dvbc_long_err_wnd_31_24(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_7_0                                   0x1816E4CC
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_7_0_reg_addr                           "0xB816E4CC"
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_7_0_reg                                0xB816E4CC
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_7_0_inst_addr                          "0x0632"
#define  set_ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_7_0_reg))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_7_0_dvbc_long_err_cnt_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_7_0_dvbc_long_err_cnt_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_7_0_dvbc_long_err_cnt_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_7_0_get_dvbc_long_err_cnt_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_15_8                                  0x1816E4D0
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_15_8_reg_addr                          "0xB816E4D0"
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_15_8_reg                               0xB816E4D0
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_15_8_inst_addr                         "0x0633"
#define  set_ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_15_8_reg))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_15_8_dvbc_long_err_cnt_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_15_8_dvbc_long_err_cnt_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_15_8_dvbc_long_err_cnt_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_15_8_get_dvbc_long_err_cnt_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_23_16                                 0x1816E4D4
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_23_16_reg_addr                         "0xB816E4D4"
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_23_16_reg                              0xB816E4D4
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_23_16_inst_addr                        "0x0634"
#define  set_ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_23_16_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_23_16_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_23_16_reg))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_23_16_dvbc_long_err_cnt_23_16_shift    (0)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_23_16_dvbc_long_err_cnt_23_16_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_23_16_dvbc_long_err_cnt_23_16(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_23_16_get_dvbc_long_err_cnt_23_16(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_31_24                                 0x1816E4D8
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_31_24_reg_addr                         "0xB816E4D8"
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_31_24_reg                              0xB816E4D8
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_31_24_inst_addr                        "0x0635"
#define  set_ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_31_24_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_31_24_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_31_24_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_31_24_reg))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_31_24_dvbc_long_err_cnt_31_24_shift    (0)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_31_24_dvbc_long_err_cnt_31_24_mask     (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_31_24_dvbc_long_err_cnt_31_24(data)    (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBC_LONG_ERR_CNT_31_24_get_dvbc_long_err_cnt_31_24(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_FEC_LOCK                                                0x1816E4DC
#define  ATB_DEMOD_FREQ_FEC_LOCK_reg_addr                                        "0xB816E4DC"
#define  ATB_DEMOD_FREQ_FEC_LOCK_reg                                             0xB816E4DC
#define  ATB_DEMOD_FREQ_FEC_LOCK_inst_addr                                       "0x0636"
#define  set_ATB_DEMOD_FREQ_FEC_LOCK_reg(data)                                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEC_LOCK_reg)=data)
#define  get_ATB_DEMOD_FREQ_FEC_LOCK_reg                                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_FEC_LOCK_reg))
#define  ATB_DEMOD_FREQ_FEC_LOCK_fec_lock_shift                                  (0)
#define  ATB_DEMOD_FREQ_FEC_LOCK_fec_lock_mask                                   (0x00000001)
#define  ATB_DEMOD_FREQ_FEC_LOCK_fec_lock(data)                                  (0x00000001&(data))
#define  ATB_DEMOD_FREQ_FEC_LOCK_get_fec_lock(data)                              (0x00000001&(data))

#define  ATB_DEMOD_FREQ_DVBT_NOFEC_RST_THR                                      0x1816E4E0
#define  ATB_DEMOD_FREQ_DVBT_NOFEC_RST_THR_reg_addr                              "0xB816E4E0"
#define  ATB_DEMOD_FREQ_DVBT_NOFEC_RST_THR_reg                                   0xB816E4E0
#define  ATB_DEMOD_FREQ_DVBT_NOFEC_RST_THR_inst_addr                             "0x0637"
#define  set_ATB_DEMOD_FREQ_DVBT_NOFEC_RST_THR_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBT_NOFEC_RST_THR_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBT_NOFEC_RST_THR_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBT_NOFEC_RST_THR_reg))
#define  ATB_DEMOD_FREQ_DVBT_NOFEC_RST_THR_dvbt_nofec_rst_thr_shift              (0)
#define  ATB_DEMOD_FREQ_DVBT_NOFEC_RST_THR_dvbt_nofec_rst_thr_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBT_NOFEC_RST_THR_dvbt_nofec_rst_thr(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBT_NOFEC_RST_THR_get_dvbt_nofec_rst_thr(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_DVBC_WDOG_THR                                           0x1816E4E4
#define  ATB_DEMOD_FREQ_DVBC_WDOG_THR_reg_addr                                   "0xB816E4E4"
#define  ATB_DEMOD_FREQ_DVBC_WDOG_THR_reg                                        0xB816E4E4
#define  ATB_DEMOD_FREQ_DVBC_WDOG_THR_inst_addr                                  "0x0638"
#define  set_ATB_DEMOD_FREQ_DVBC_WDOG_THR_reg(data)                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_WDOG_THR_reg)=data)
#define  get_ATB_DEMOD_FREQ_DVBC_WDOG_THR_reg                                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_DVBC_WDOG_THR_reg))
#define  ATB_DEMOD_FREQ_DVBC_WDOG_THR_dvbc_wdog_thr_shift                        (0)
#define  ATB_DEMOD_FREQ_DVBC_WDOG_THR_dvbc_wdog_thr_mask                         (0x000000FF)
#define  ATB_DEMOD_FREQ_DVBC_WDOG_THR_dvbc_wdog_thr(data)                        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_DVBC_WDOG_THR_get_dvbc_wdog_thr(data)                    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM1_2                               0x1816E504
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM1_2_reg_addr                       "0xB816E504"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM1_2_reg                            0xB816E504
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM1_2_inst_addr                      "0x0639"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM1_2_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM1_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM1_2_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM1_2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM1_2_params_llr_scale_16qam1_2_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM1_2_params_llr_scale_16qam1_2_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM1_2_params_llr_scale_16qam1_2(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM1_2_get_params_llr_scale_16qam1_2(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM2_3                               0x1816E508
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM2_3_reg_addr                       "0xB816E508"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM2_3_reg                            0xB816E508
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM2_3_inst_addr                      "0x063A"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM2_3_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM2_3_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM2_3_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM2_3_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM2_3_params_llr_scale_16qam2_3_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM2_3_params_llr_scale_16qam2_3_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM2_3_params_llr_scale_16qam2_3(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM2_3_get_params_llr_scale_16qam2_3(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM3_4                               0x1816E50C
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM3_4_reg_addr                       "0xB816E50C"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM3_4_reg                            0xB816E50C
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM3_4_inst_addr                      "0x063B"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM3_4_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM3_4_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM3_4_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM3_4_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM3_4_params_llr_scale_16qam3_4_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM3_4_params_llr_scale_16qam3_4_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM3_4_params_llr_scale_16qam3_4(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM3_4_get_params_llr_scale_16qam3_4(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM5_6                               0x1816E510
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM5_6_reg_addr                       "0xB816E510"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM5_6_reg                            0xB816E510
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM5_6_inst_addr                      "0x063C"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM5_6_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM5_6_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM5_6_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM5_6_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM5_6_params_llr_scale_16qam5_6_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM5_6_params_llr_scale_16qam5_6_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM5_6_params_llr_scale_16qam5_6(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM5_6_get_params_llr_scale_16qam5_6(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM7_8                               0x1816E514
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM7_8_reg_addr                       "0xB816E514"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM7_8_reg                            0xB816E514
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM7_8_inst_addr                      "0x063D"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM7_8_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM7_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM7_8_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM7_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM7_8_params_llr_scale_16qam7_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM7_8_params_llr_scale_16qam7_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM7_8_params_llr_scale_16qam7_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_16QAM7_8_get_params_llr_scale_16qam7_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM1_2                               0x1816E518
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM1_2_reg_addr                       "0xB816E518"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM1_2_reg                            0xB816E518
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM1_2_inst_addr                      "0x063E"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM1_2_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM1_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM1_2_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM1_2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM1_2_params_llr_scale_64qam1_2_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM1_2_params_llr_scale_64qam1_2_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM1_2_params_llr_scale_64qam1_2(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM1_2_get_params_llr_scale_64qam1_2(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM2_3                               0x1816E51C
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM2_3_reg_addr                       "0xB816E51C"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM2_3_reg                            0xB816E51C
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM2_3_inst_addr                      "0x063F"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM2_3_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM2_3_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM2_3_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM2_3_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM2_3_params_llr_scale_64qam2_3_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM2_3_params_llr_scale_64qam2_3_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM2_3_params_llr_scale_64qam2_3(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM2_3_get_params_llr_scale_64qam2_3(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM3_4                               0x1816E520
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM3_4_reg_addr                       "0xB816E520"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM3_4_reg                            0xB816E520
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM3_4_inst_addr                      "0x0640"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM3_4_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM3_4_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM3_4_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM3_4_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM3_4_params_llr_scale_64qam3_4_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM3_4_params_llr_scale_64qam3_4_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM3_4_params_llr_scale_64qam3_4(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM3_4_get_params_llr_scale_64qam3_4(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM5_6                               0x1816E524
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM5_6_reg_addr                       "0xB816E524"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM5_6_reg                            0xB816E524
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM5_6_inst_addr                      "0x0641"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM5_6_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM5_6_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM5_6_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM5_6_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM5_6_params_llr_scale_64qam5_6_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM5_6_params_llr_scale_64qam5_6_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM5_6_params_llr_scale_64qam5_6(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM5_6_get_params_llr_scale_64qam5_6(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM7_8                               0x1816E528
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM7_8_reg_addr                       "0xB816E528"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM7_8_reg                            0xB816E528
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM7_8_inst_addr                      "0x0642"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM7_8_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM7_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM7_8_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM7_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM7_8_params_llr_scale_64qam7_8_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM7_8_params_llr_scale_64qam7_8_mask (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM7_8_params_llr_scale_64qam7_8(data) (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_64QAM7_8_get_params_llr_scale_64qam7_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK1_2                                0x1816E52C
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK1_2_reg_addr                        "0xB816E52C"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK1_2_reg                             0xB816E52C
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK1_2_inst_addr                       "0x0643"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK1_2_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK1_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK1_2_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK1_2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK1_2_params_llr_scale_qpsk1_2_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK1_2_params_llr_scale_qpsk1_2_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK1_2_params_llr_scale_qpsk1_2(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK1_2_get_params_llr_scale_qpsk1_2(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK2_3                                0x1816E530
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK2_3_reg_addr                        "0xB816E530"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK2_3_reg                             0xB816E530
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK2_3_inst_addr                       "0x0644"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK2_3_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK2_3_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK2_3_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK2_3_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK2_3_params_llr_scale_qpsk2_3_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK2_3_params_llr_scale_qpsk2_3_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK2_3_params_llr_scale_qpsk2_3(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK2_3_get_params_llr_scale_qpsk2_3(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK3_4                                0x1816E534
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK3_4_reg_addr                        "0xB816E534"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK3_4_reg                             0xB816E534
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK3_4_inst_addr                       "0x0645"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK3_4_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK3_4_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK3_4_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK3_4_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK3_4_params_llr_scale_qpsk3_4_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK3_4_params_llr_scale_qpsk3_4_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK3_4_params_llr_scale_qpsk3_4(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK3_4_get_params_llr_scale_qpsk3_4(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK5_6                                0x1816E538
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK5_6_reg_addr                        "0xB816E538"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK5_6_reg                             0xB816E538
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK5_6_inst_addr                       "0x0646"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK5_6_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK5_6_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK5_6_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK5_6_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK5_6_params_llr_scale_qpsk5_6_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK5_6_params_llr_scale_qpsk5_6_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK5_6_params_llr_scale_qpsk5_6(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK5_6_get_params_llr_scale_qpsk5_6(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK7_8                                0x1816E53C
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK7_8_reg_addr                        "0xB816E53C"
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK7_8_reg                             0xB816E53C
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK7_8_inst_addr                       "0x0647"
#define  set_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK7_8_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK7_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK7_8_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK7_8_reg))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK7_8_params_llr_scale_qpsk7_8_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK7_8_params_llr_scale_qpsk7_8_mask   (0x0000003F)
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK7_8_params_llr_scale_qpsk7_8(data)  (0x0000003F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_LLR_SCALE_QPSK7_8_get_params_llr_scale_qpsk7_8(data) (0x0000003F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH                                0x1816E540
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_reg_addr                        "0xB816E540"
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_reg                             0xB816E540
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_inst_addr                       "0x0648"
#define  set_ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_reg))
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_params_right_byte_num_th_shift  (0)
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_params_right_byte_num_th_mask   (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_params_right_byte_num_th(data)  (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_get_params_right_byte_num_th(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_02                             0x1816E544
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_02_reg_addr                     "0xB816E544"
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_02_reg                          0xB816E544
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_02_inst_addr                    "0x0649"
#define  set_ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_02_reg(data)                (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_02_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_02_reg                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_02_reg))
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_02_params_right_byte_num_th_02_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_02_params_right_byte_num_th_02_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_02_params_right_byte_num_th_02(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_RIGHT_BYTE_NUM_TH_02_get_params_right_byte_num_th_02(data) (0x0000001F&(data))

#define  ATB_DEMOD_FREQ_VIT2_FIFO_FULL_RO                                       0x1816E548
#define  ATB_DEMOD_FREQ_VIT2_FIFO_FULL_RO_reg_addr                               "0xB816E548"
#define  ATB_DEMOD_FREQ_VIT2_FIFO_FULL_RO_reg                                    0xB816E548
#define  ATB_DEMOD_FREQ_VIT2_FIFO_FULL_RO_inst_addr                              "0x064A"
#define  set_ATB_DEMOD_FREQ_VIT2_FIFO_FULL_RO_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_VIT2_FIFO_FULL_RO_reg)=data)
#define  get_ATB_DEMOD_FREQ_VIT2_FIFO_FULL_RO_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_VIT2_FIFO_FULL_RO_reg))
#define  ATB_DEMOD_FREQ_VIT2_FIFO_FULL_RO_vit2_fifo_full_ro_shift                (0)
#define  ATB_DEMOD_FREQ_VIT2_FIFO_FULL_RO_vit2_fifo_full_ro_mask                 (0x0000000F)
#define  ATB_DEMOD_FREQ_VIT2_FIFO_FULL_RO_vit2_fifo_full_ro(data)                (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_VIT2_FIFO_FULL_RO_get_vit2_fifo_full_ro(data)            (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_VIT3_FIFO_FULL_RO                                       0x1816E54C
#define  ATB_DEMOD_FREQ_VIT3_FIFO_FULL_RO_reg_addr                               "0xB816E54C"
#define  ATB_DEMOD_FREQ_VIT3_FIFO_FULL_RO_reg                                    0xB816E54C
#define  ATB_DEMOD_FREQ_VIT3_FIFO_FULL_RO_inst_addr                              "0x064B"
#define  set_ATB_DEMOD_FREQ_VIT3_FIFO_FULL_RO_reg(data)                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_VIT3_FIFO_FULL_RO_reg)=data)
#define  get_ATB_DEMOD_FREQ_VIT3_FIFO_FULL_RO_reg                                (*((volatile unsigned int*)ATB_DEMOD_FREQ_VIT3_FIFO_FULL_RO_reg))
#define  ATB_DEMOD_FREQ_VIT3_FIFO_FULL_RO_vit3_fifo_full_ro_shift                (0)
#define  ATB_DEMOD_FREQ_VIT3_FIFO_FULL_RO_vit3_fifo_full_ro_mask                 (0x0000000F)
#define  ATB_DEMOD_FREQ_VIT3_FIFO_FULL_RO_vit3_fifo_full_ro(data)                (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_VIT3_FIFO_FULL_RO_get_vit3_fifo_full_ro(data)            (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_VIT_FIFOFULL                                            0x1816E550
#define  ATB_DEMOD_FREQ_VIT_FIFOFULL_reg_addr                                    "0xB816E550"
#define  ATB_DEMOD_FREQ_VIT_FIFOFULL_reg                                         0xB816E550
#define  ATB_DEMOD_FREQ_VIT_FIFOFULL_inst_addr                                   "0x064C"
#define  set_ATB_DEMOD_FREQ_VIT_FIFOFULL_reg(data)                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_VIT_FIFOFULL_reg)=data)
#define  get_ATB_DEMOD_FREQ_VIT_FIFOFULL_reg                                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_VIT_FIFOFULL_reg))
#define  ATB_DEMOD_FREQ_VIT_FIFOFULL_vit_fifofull_shift                          (0)
#define  ATB_DEMOD_FREQ_VIT_FIFOFULL_vit_fifofull_mask                           (0x00000001)
#define  ATB_DEMOD_FREQ_VIT_FIFOFULL_vit_fifofull(data)                          (0x00000001&(data))
#define  ATB_DEMOD_FREQ_VIT_FIFOFULL_get_vit_fifofull(data)                      (0x00000001&(data))

#define  ATB_DEMOD_FREQ_VIT_ITER_FEC_IMPROVE                                    0x1816E5A8
#define  ATB_DEMOD_FREQ_VIT_ITER_FEC_IMPROVE_reg_addr                            "0xB816E5A8"
#define  ATB_DEMOD_FREQ_VIT_ITER_FEC_IMPROVE_reg                                 0xB816E5A8
#define  ATB_DEMOD_FREQ_VIT_ITER_FEC_IMPROVE_inst_addr                           "0x064D"
#define  set_ATB_DEMOD_FREQ_VIT_ITER_FEC_IMPROVE_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_VIT_ITER_FEC_IMPROVE_reg)=data)
#define  get_ATB_DEMOD_FREQ_VIT_ITER_FEC_IMPROVE_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_VIT_ITER_FEC_IMPROVE_reg))
#define  ATB_DEMOD_FREQ_VIT_ITER_FEC_IMPROVE_iter_improve_fec_en_shift           (0)
#define  ATB_DEMOD_FREQ_VIT_ITER_FEC_IMPROVE_iter_improve_fec_en_mask            (0x00000001)
#define  ATB_DEMOD_FREQ_VIT_ITER_FEC_IMPROVE_iter_improve_fec_en(data)           (0x00000001&(data))
#define  ATB_DEMOD_FREQ_VIT_ITER_FEC_IMPROVE_get_iter_improve_fec_en(data)       (0x00000001&(data))

#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1                    0x1816E554
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_reg_addr            "0xB816E554"
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_reg                 0xB816E554
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_inst_addr           "0x064E"
#define  set_ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_reg)=data)
#define  get_ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_reg))
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_right_b8_th_shift   (6)
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_too_much_b8_th_shift (4)
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_local_and_receive_sync_byte_diff_th2_shift (2)
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_local_and_receive_sync_byte_diff_th1_shift (0)
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_right_b8_th_mask    (0x000000C0)
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_too_much_b8_th_mask (0x00000030)
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_local_and_receive_sync_byte_diff_th2_mask (0x0000000C)
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_local_and_receive_sync_byte_diff_th1_mask (0x00000003)
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_right_b8_th(data)   (0x000000C0&((data)<<6))
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_too_much_b8_th(data) (0x00000030&((data)<<4))
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_local_and_receive_sync_byte_diff_th2(data) (0x0000000C&((data)<<2))
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_local_and_receive_sync_byte_diff_th1(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_get_right_b8_th(data) ((0x000000C0&(data))>>6)
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_get_too_much_b8_th(data) ((0x00000030&(data))>>4)
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_get_local_and_receive_sync_byte_diff_th2(data) ((0x0000000C&(data))>>2)
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH1_get_local_and_receive_sync_byte_diff_th1(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH                                         0x1816E558
#define  ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_reg_addr                                 "0xB816E558"
#define  ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_reg                                      0xB816E558
#define  ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_inst_addr                                "0x064F"
#define  set_ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_reg(data)                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_reg)=data)
#define  get_ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_reg                                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_reg))
#define  ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_sync_num_add_inv_sync_num_th_shift       (4)
#define  ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_not_sync_num_th_shift                    (0)
#define  ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_sync_num_add_inv_sync_num_th_mask        (0x000000F0)
#define  ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_not_sync_num_th_mask                     (0x0000000F)
#define  ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_sync_num_add_inv_sync_num_th(data)       (0x000000F0&((data)<<4))
#define  ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_not_sync_num_th(data)                    (0x0000000F&(data))
#define  ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_get_sync_num_add_inv_sync_num_th(data)   ((0x000000F0&(data))>>4)
#define  ATB_DEMOD_FREQ_NOT_SYNC_NUM_TH_get_not_sync_num_th(data)                (0x0000000F&(data))

#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH0                    0x1816E55C
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH0_reg_addr            "0xB816E55C"
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH0_reg                 0xB816E55C
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH0_inst_addr           "0x0650"
#define  set_ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH0_reg(data)       (*((volatile unsigned int*)ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH0_reg)=data)
#define  get_ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH0_reg             (*((volatile unsigned int*)ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH0_reg))
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH0_local_and_receive_sync_byte_diff_th0_shift (0)
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH0_local_and_receive_sync_byte_diff_th0_mask (0x00000003)
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH0_local_and_receive_sync_byte_diff_th0(data) (0x00000003&(data))
#define  ATB_DEMOD_FREQ_LOCAL_AND_RECEIVE_SYNC_BYTE_DIFF_TH0_get_local_and_receive_sync_byte_diff_th0(data) (0x00000003&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ADD_TEI_FLAG                                     0x1816E560
#define  ATB_DEMOD_FREQ_PARAMS_ADD_TEI_FLAG_reg_addr                             "0xB816E560"
#define  ATB_DEMOD_FREQ_PARAMS_ADD_TEI_FLAG_reg                                  0xB816E560
#define  ATB_DEMOD_FREQ_PARAMS_ADD_TEI_FLAG_inst_addr                            "0x0651"
#define  set_ATB_DEMOD_FREQ_PARAMS_ADD_TEI_FLAG_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ADD_TEI_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ADD_TEI_FLAG_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ADD_TEI_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ADD_TEI_FLAG_params_add_tei_flag_shift            (0)
#define  ATB_DEMOD_FREQ_PARAMS_ADD_TEI_FLAG_params_add_tei_flag_mask             (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_ADD_TEI_FLAG_params_add_tei_flag(data)            (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ADD_TEI_FLAG_get_params_add_tei_flag(data)        (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_7_0                                0x1816E580
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_7_0_reg_addr                        "0xB816E580"
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_7_0_reg                             0xB816E580
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_7_0_inst_addr                       "0x0652"
#define  set_ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_7_0_reg(data)                   (*((volatile unsigned int*)ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_7_0_reg                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_7_0_reg))
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_7_0_pkt_error_window_1st_7_0_shift  (0)
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_7_0_pkt_error_window_1st_7_0_mask   (0x000000FF)
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_7_0_pkt_error_window_1st_7_0(data)  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_7_0_get_pkt_error_window_1st_7_0(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_15_8                               0x1816E584
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_15_8_reg_addr                       "0xB816E584"
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_15_8_reg                            0xB816E584
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_15_8_inst_addr                      "0x0653"
#define  set_ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_15_8_reg(data)                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_15_8_reg                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_15_8_reg))
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_15_8_pkt_error_window_1st_15_8_shift (0)
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_15_8_pkt_error_window_1st_15_8_mask (0x000000FF)
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_15_8_pkt_error_window_1st_15_8(data) (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PKT_ERROR_WINDOW_1ST_15_8_get_pkt_error_window_1st_15_8(data) (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_7_0                                    0x1816E588
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_7_0_reg_addr                            "0xB816E588"
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_7_0_reg                                 0xB816E588
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_7_0_inst_addr                           "0x0654"
#define  set_ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_7_0_reg(data)                       (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_7_0_reg                             (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_7_0_reg))
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_7_0_rs_corr_bits_1st_7_0_shift          (0)
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_7_0_rs_corr_bits_1st_7_0_mask           (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_7_0_rs_corr_bits_1st_7_0(data)          (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_7_0_get_rs_corr_bits_1st_7_0(data)      (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_15_8                                   0x1816E58C
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_15_8_reg_addr                           "0xB816E58C"
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_15_8_reg                                0xB816E58C
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_15_8_inst_addr                          "0x0655"
#define  set_ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_15_8_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_15_8_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_15_8_reg))
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_15_8_rs_corr_bits_1st_15_8_shift        (0)
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_15_8_rs_corr_bits_1st_15_8_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_15_8_rs_corr_bits_1st_15_8(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_15_8_get_rs_corr_bits_1st_15_8(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_23_16                                  0x1816E590
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_23_16_reg_addr                          "0xB816E590"
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_23_16_reg                               0xB816E590
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_23_16_inst_addr                         "0x0656"
#define  set_ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_23_16_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_23_16_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_23_16_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_23_16_reg))
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_23_16_rs_corr_bits_1st_23_16_shift      (0)
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_23_16_rs_corr_bits_1st_23_16_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_23_16_rs_corr_bits_1st_23_16(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_1ST_23_16_get_rs_corr_bits_1st_23_16(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_7_0                                   0x1816E594
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_7_0_reg_addr                           "0xB816E594"
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_7_0_reg                                0xB816E594
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_7_0_inst_addr                          "0x0657"
#define  set_ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_7_0_reg))
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_7_0_rs_corr_bytes_1st_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_7_0_rs_corr_bytes_1st_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_7_0_rs_corr_bytes_1st_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_7_0_get_rs_corr_bytes_1st_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_15_8                                  0x1816E598
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_15_8_reg_addr                          "0xB816E598"
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_15_8_reg                               0xB816E598
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_15_8_inst_addr                         "0x0658"
#define  set_ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_15_8_reg))
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_15_8_rs_corr_bytes_1st_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_15_8_rs_corr_bytes_1st_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_15_8_rs_corr_bytes_1st_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_CORR_BYTES_1ST_15_8_get_rs_corr_bytes_1st_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_7_0                                   0x1816E59C
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_7_0_reg_addr                           "0xB816E59C"
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_7_0_reg                                0xB816E59C
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_7_0_inst_addr                          "0x0659"
#define  set_ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_7_0_reg))
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_7_0_rs_pkt_errors_1st_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_7_0_rs_pkt_errors_1st_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_7_0_rs_pkt_errors_1st_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_7_0_get_rs_pkt_errors_1st_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_15_8                                  0x1816E5A0
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_15_8_reg_addr                          "0xB816E5A0"
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_15_8_reg                               0xB816E5A0
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_15_8_inst_addr                         "0x065A"
#define  set_ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_15_8_reg(data)                     (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_15_8_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_15_8_reg                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_15_8_reg))
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_15_8_rs_pkt_errors_1st_15_8_shift      (0)
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_15_8_rs_pkt_errors_1st_15_8_mask       (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_15_8_rs_pkt_errors_1st_15_8(data)      (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_PKT_ERRORS_1ST_15_8_get_rs_pkt_errors_1st_15_8(data)  (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_RS_CORR_BITS_HIGH_7_0                                   0x1816E5A4
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_HIGH_7_0_reg_addr                           "0xB816E5A4"
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_HIGH_7_0_reg                                0xB816E5A4
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_HIGH_7_0_inst_addr                          "0x065B"
#define  set_ATB_DEMOD_FREQ_RS_CORR_BITS_HIGH_7_0_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BITS_HIGH_7_0_reg)=data)
#define  get_ATB_DEMOD_FREQ_RS_CORR_BITS_HIGH_7_0_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_RS_CORR_BITS_HIGH_7_0_reg))
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_HIGH_7_0_rs_corr_bits_high_7_0_shift        (0)
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_HIGH_7_0_rs_corr_bits_high_7_0_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_HIGH_7_0_rs_corr_bits_high_7_0(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_RS_CORR_BITS_HIGH_7_0_get_rs_corr_bits_high_7_0(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_IS_TWO_PART_DECISION_FLAG                        0x1816CC00
#define  ATB_DEMOD_FREQ_PARAMS_IS_TWO_PART_DECISION_FLAG_reg_addr                "0xB816CC00"
#define  ATB_DEMOD_FREQ_PARAMS_IS_TWO_PART_DECISION_FLAG_reg                     0xB816CC00
#define  ATB_DEMOD_FREQ_PARAMS_IS_TWO_PART_DECISION_FLAG_inst_addr               "0x065C"
#define  set_ATB_DEMOD_FREQ_PARAMS_IS_TWO_PART_DECISION_FLAG_reg(data)           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_IS_TWO_PART_DECISION_FLAG_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_IS_TWO_PART_DECISION_FLAG_reg                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_IS_TWO_PART_DECISION_FLAG_reg))
#define  ATB_DEMOD_FREQ_PARAMS_IS_TWO_PART_DECISION_FLAG_params_is_two_part_decision_flag_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_IS_TWO_PART_DECISION_FLAG_params_is_two_part_decision_flag_mask (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_IS_TWO_PART_DECISION_FLAG_params_is_two_part_decision_flag(data) (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_IS_TWO_PART_DECISION_FLAG_get_params_is_two_part_decision_flag(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_USE_L1PLP_BYPASS                                 0x1816CC04
#define  ATB_DEMOD_FREQ_PARAMS_USE_L1PLP_BYPASS_reg_addr                         "0xB816CC04"
#define  ATB_DEMOD_FREQ_PARAMS_USE_L1PLP_BYPASS_reg                              0xB816CC04
#define  ATB_DEMOD_FREQ_PARAMS_USE_L1PLP_BYPASS_inst_addr                        "0x065D"
#define  set_ATB_DEMOD_FREQ_PARAMS_USE_L1PLP_BYPASS_reg(data)                    (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_L1PLP_BYPASS_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_USE_L1PLP_BYPASS_reg                          (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_USE_L1PLP_BYPASS_reg))
#define  ATB_DEMOD_FREQ_PARAMS_USE_L1PLP_BYPASS_params_use_l1plp_bypass_shift    (0)
#define  ATB_DEMOD_FREQ_PARAMS_USE_L1PLP_BYPASS_params_use_l1plp_bypass_mask     (0x00000001)
#define  ATB_DEMOD_FREQ_PARAMS_USE_L1PLP_BYPASS_params_use_l1plp_bypass(data)    (0x00000001&(data))
#define  ATB_DEMOD_FREQ_PARAMS_USE_L1PLP_BYPASS_get_params_use_l1plp_bypass(data) (0x00000001&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH1                                   0x1816CC08
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH1_reg_addr                           "0xB816CC08"
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH1_reg                                0xB816CC08
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH1_inst_addr                          "0x065E"
#define  set_ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH1_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH1_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH1_params_robust_dec_th1_shift        (0)
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH1_params_robust_dec_th1_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH1_params_robust_dec_th1(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH1_get_params_robust_dec_th1(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH2                                   0x1816CC0C
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH2_reg_addr                           "0xB816CC0C"
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH2_reg                                0xB816CC0C
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH2_inst_addr                          "0x065F"
#define  set_ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH2_reg(data)                      (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH2_reg                            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH2_params_robust_dec_th2_shift        (0)
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH2_params_robust_dec_th2_mask         (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH2_params_robust_dec_th2(data)        (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_DEC_TH2_get_params_robust_dec_th2(data)    (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_1                                     0x1816CC10
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_1_reg_addr                             "0xB816CC10"
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_1_reg                                  0xB816CC10
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_1_inst_addr                            "0x0660"
#define  set_ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_1_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_1_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_1_params_robust_th1_1_shift            (0)
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_1_params_robust_th1_1_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_1_params_robust_th1_1(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_1_get_params_robust_th1_1(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_2                                     0x1816CC14
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_2_reg_addr                             "0xB816CC14"
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_2_reg                                  0xB816CC14
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_2_inst_addr                            "0x0661"
#define  set_ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_2_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_2_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_2_params_robust_th1_2_shift            (0)
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_2_params_robust_th1_2_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_2_params_robust_th1_2(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH1_2_get_params_robust_th1_2(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_1                                     0x1816CC18
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_1_reg_addr                             "0xB816CC18"
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_1_reg                                  0xB816CC18
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_1_inst_addr                            "0x0662"
#define  set_ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_1_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_1_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_1_params_robust_th2_1_shift            (0)
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_1_params_robust_th2_1_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_1_params_robust_th2_1(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_1_get_params_robust_th2_1(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_2                                     0x1816CC1C
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_2_reg_addr                             "0xB816CC1C"
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_2_reg                                  0xB816CC1C
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_2_inst_addr                            "0x0663"
#define  set_ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_2_reg(data)                        (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_2_reg                              (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_2_params_robust_th2_2_shift            (0)
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_2_params_robust_th2_2_mask             (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_2_params_robust_th2_2(data)            (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_ROBUST_TH2_2_get_params_robust_th2_2(data)        (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH1                                      0x1816CC20
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH1_reg_addr                              "0xB816CC20"
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH1_reg                                   0xB816CC20
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH1_inst_addr                             "0x0664"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH1_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH1_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH1_params_hem_dec_th1_shift              (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH1_params_hem_dec_th1_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH1_params_hem_dec_th1(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH1_get_params_hem_dec_th1(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH2                                      0x1816CC24
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH2_reg_addr                              "0xB816CC24"
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH2_reg                                   0xB816CC24
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH2_inst_addr                             "0x0665"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH2_reg(data)                         (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH2_reg                               (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH2_params_hem_dec_th2_shift              (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH2_params_hem_dec_th2_mask               (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH2_params_hem_dec_th2(data)              (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEM_DEC_TH2_get_params_hem_dec_th2(data)          (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_1                                        0x1816CC28
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_1_reg_addr                                "0xB816CC28"
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_1_reg                                     0xB816CC28
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_1_inst_addr                               "0x0666"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEM_TH1_1_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEM_TH1_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEM_TH1_1_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEM_TH1_1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_1_params_hem_th1_1_shift                  (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_1_params_hem_th1_1_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_1_params_hem_th1_1(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_1_get_params_hem_th1_1(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_2                                        0x1816CC2C
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_2_reg_addr                                "0xB816CC2C"
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_2_reg                                     0xB816CC2C
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_2_inst_addr                               "0x0667"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEM_TH1_2_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEM_TH1_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEM_TH1_2_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEM_TH1_2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_2_params_hem_th1_2_shift                  (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_2_params_hem_th1_2_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_2_params_hem_th1_2(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH1_2_get_params_hem_th1_2(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_1                                        0x1816CC30
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_1_reg_addr                                "0xB816CC30"
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_1_reg                                     0xB816CC30
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_1_inst_addr                               "0x0668"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEM_TH2_1_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEM_TH2_1_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEM_TH2_1_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEM_TH2_1_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_1_params_hem_th2_1_shift                  (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_1_params_hem_th2_1_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_1_params_hem_th2_1(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_1_get_params_hem_th2_1(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_2                                        0x1816CC34
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_2_reg_addr                                "0xB816CC34"
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_2_reg                                     0xB816CC34
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_2_inst_addr                               "0x0669"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEM_TH2_2_reg(data)                           (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEM_TH2_2_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEM_TH2_2_reg                                 (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEM_TH2_2_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_2_params_hem_th2_2_shift                  (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_2_params_hem_th2_2_mask                   (0x000000FF)
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_2_params_hem_th2_2(data)                  (0x000000FF&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEM_TH2_2_get_params_hem_th2_2(data)              (0x000000FF&(data))

#define  ATB_DEMOD_FREQ_PARAMS_HEADERNOTDETECTION_TIMES                         0x1816CC38
#define  ATB_DEMOD_FREQ_PARAMS_HEADERNOTDETECTION_TIMES_reg_addr                 "0xB816CC38"
#define  ATB_DEMOD_FREQ_PARAMS_HEADERNOTDETECTION_TIMES_reg                      0xB816CC38
#define  ATB_DEMOD_FREQ_PARAMS_HEADERNOTDETECTION_TIMES_inst_addr                "0x066A"
#define  set_ATB_DEMOD_FREQ_PARAMS_HEADERNOTDETECTION_TIMES_reg(data)            (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADERNOTDETECTION_TIMES_reg)=data)
#define  get_ATB_DEMOD_FREQ_PARAMS_HEADERNOTDETECTION_TIMES_reg                  (*((volatile unsigned int*)ATB_DEMOD_FREQ_PARAMS_HEADERNOTDETECTION_TIMES_reg))
#define  ATB_DEMOD_FREQ_PARAMS_HEADERNOTDETECTION_TIMES_params_headernotdetection_times_shift (0)
#define  ATB_DEMOD_FREQ_PARAMS_HEADERNOTDETECTION_TIMES_params_headernotdetection_times_mask (0x0000001F)
#define  ATB_DEMOD_FREQ_PARAMS_HEADERNOTDETECTION_TIMES_params_headernotdetection_times(data) (0x0000001F&(data))
#define  ATB_DEMOD_FREQ_PARAMS_HEADERNOTDETECTION_TIMES_get_params_headernotdetection_times(data) (0x0000001F&(data))

#ifndef LITTLE_ENDIAN //apply BIG_ENDIAN

//======ATB_DEMOD_FREQ register structure define==========

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_cycle_en_7_0:8;
    };
}atb_demod_freq_ldpc_cycle_en_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_test_mode_7_0:8;
    };
}atb_demod_freq_ldpc_test_mode_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ldpc_monitor_clr:1;
    };
}atb_demod_freq_ldpc_monitor_clr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_frm_err_wnd_7_0:8;
    };
}atb_demod_freq_ldpc_frm_err_wnd_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_frm_err_wnd_15_8:8;
    };
}atb_demod_freq_ldpc_frm_err_wnd_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_frm_err_wnd_23_16:8;
    };
}atb_demod_freq_ldpc_frm_err_wnd_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_frm_err_wnd_31_24:8;
    };
}atb_demod_freq_ldpc_frm_err_wnd_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  ldpc_iter_num_5_0:6;
    };
}atb_demod_freq_ldpc_iter_num_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_frm_err_cnt_7_0:8;
    };
}atb_demod_freq_ldpc_frm_err_cnt_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_frm_err_cnt_15_8:8;
    };
}atb_demod_freq_ldpc_frm_err_cnt_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_frm_err_cnt_23_16:8;
    };
}atb_demod_freq_ldpc_frm_err_cnt_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_frm_err_cnt_31_24:8;
    };
}atb_demod_freq_ldpc_frm_err_cnt_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ber_err_cnt_7_0:8;
    };
}atb_demod_freq_ber_err_cnt_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ber_err_cnt_15_8:8;
    };
}atb_demod_freq_ber_err_cnt_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ber_err_cnt_23_16:8;
    };
}atb_demod_freq_ber_err_cnt_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ber_err_cnt_31_24:8;
    };
}atb_demod_freq_ber_err_cnt_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_cfg_addr_7_0:8;
    };
}atb_demod_freq_ldpc_cfg_addr_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_cfg_dat_7_0:8;
    };
}atb_demod_freq_ldpc_cfg_dat_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ldpc_cfg_en_0:1;
    };
}atb_demod_freq_ldpc_cfg_en_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_cycle_long_7_0:8;
    };
}atb_demod_freq_ldpc_cycle_long_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ldpc_cycle_short_7_0:8;
    };
}atb_demod_freq_ldpc_cycle_short_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ldpc_offset_2_0:3;
    };
}atb_demod_freq_ldpc_offset_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_ber_tuning_bypass_bch:1;
    };
}atb_demod_freq_params_ber_tuning_bypass_bch_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_ldpc_ber_tuning_en:1;
    };
}atb_demod_freq_params_ldpc_ber_tuning_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_ldpc_ber_tuning_alpha_5_0:6;
    };
}atb_demod_freq_params_ldpc_ber_tuning_alpha_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_ber_tuning_stable_time_7_0:8;
    };
}atb_demod_freq_params_ber_tuning_stable_time_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_00_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_01_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_02_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_03_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_03_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_04_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_04_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_05_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_05_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_06_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_06_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_07_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_07_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_08_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_08_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_09_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_09_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_10_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_10_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_11_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_11_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_12_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_13_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_14_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_14_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_iter_num_thr_15_7_0:8;
    };
}atb_demod_freq_params_iter_num_thr_15_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_00_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_00_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_00_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_00_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_01_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_01_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_01_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_01_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_02_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_02_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_02_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_02_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_02_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_03_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_03_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_03_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_03_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_03_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_03_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_04_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_04_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_04_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_04_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_04_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_04_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_05_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_05_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_05_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_05_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_05_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_05_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_06_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_06_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_06_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_06_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_06_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_06_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_07_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_07_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_07_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_07_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_07_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_07_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_08_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_08_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_08_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_08_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_08_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_08_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_09_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_09_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_09_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_09_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_09_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_09_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_10_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_10_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_10_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_10_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_10_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_10_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_11_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_11_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_11_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_11_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_11_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_11_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_12_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_12_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_12_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_12_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_12_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_13_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_13_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_13_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_13_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_13_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_14_7_0:8;
    };
}atb_demod_freq_params_inv_ber_table_14_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_14_15_8:8;
    };
}atb_demod_freq_params_inv_ber_table_14_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_inv_ber_table_14_23_16:8;
    };
}atb_demod_freq_params_inv_ber_table_14_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  s2x_ldpc_config_flag:1;
    };
}atb_demod_freq_s2x_ldpc_config_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  s2x_ldpc_config_iter_5_0:6;
    };
}atb_demod_freq_s2x_ldpc_config_iter_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2x_ldpc_config_cycle_7_0:8;
    };
}atb_demod_freq_s2x_ldpc_config_cycle_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2x_iter_num_max_5_0:6;
    };
}atb_demod_freq_params_s2x_iter_num_max_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_ldpc_45m_coef_5_0:6;
    };
}atb_demod_freq_params_ldpc_45m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_ldpc_40m_coef_5_0:6;
    };
}atb_demod_freq_params_ldpc_40m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_ldpc_35m_coef_5_0:6;
    };
}atb_demod_freq_params_ldpc_35m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_ldpc_30m_coef_5_0:6;
    };
}atb_demod_freq_params_ldpc_30m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_ldpc_25m_coef_5_0:6;
    };
}atb_demod_freq_params_ldpc_25m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_ldpc_20m_coef_5_0:6;
    };
}atb_demod_freq_params_ldpc_20m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_ldpc_15m_coef_5_0:6;
    };
}atb_demod_freq_params_ldpc_15m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_ldpc_10m_coef_5_0:6;
    };
}atb_demod_freq_params_ldpc_10m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_ldpc_05m_coef_5_0:6;
    };
}atb_demod_freq_params_ldpc_05m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_iter_num_mode:1;
    };
}atb_demod_freq_params_iter_num_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_ldpc_cycle_qpsk:8;
    };
}atb_demod_freq_params_ldpc_cycle_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_ldpc_cycle_8psk:8;
    };
}atb_demod_freq_params_ldpc_cycle_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_ldpc_cycle_16apsk:8;
    };
}atb_demod_freq_params_ldpc_cycle_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_ldpc_cycle_32apsk:8;
    };
}atb_demod_freq_params_ldpc_cycle_32apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_ldpc_iter_win_7_0:8;
    };
}atb_demod_freq_params_ldpc_iter_win_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_ldpc_iter_win_15_8:8;
    };
}atb_demod_freq_params_ldpc_iter_win_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_ldpc_iter_num_sum_7_0:8;
    };
}atb_demod_freq_ro_ldpc_iter_num_sum_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_ldpc_iter_num_sum_15_8:8;
    };
}atb_demod_freq_ro_ldpc_iter_num_sum_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  ro_ldpc_iter_num_sum_21_16:6;
    };
}atb_demod_freq_ro_ldpc_iter_num_sum_21_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_iter_num_new_mode:1;
        RBus_UInt32  params_iter_num_vcm_mode:1;
    };
}atb_demod_freq_params_iter_num_vcm_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_l1_mod_vcm_ro_3_0:4;
    };
}atb_demod_freq_params_l1_mod_vcm_ro_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_ldpc_rate_vcm_ro_5_0:6;
    };
}atb_demod_freq_params_ldpc_rate_vcm_ro_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_bbp_mod_acq_thr_7_0:8;
    };
}atb_demod_freq_par_cmm_bbp_mod_acq_thr_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_bbp_mod_acq_thr_7_0:8;
    };
}atb_demod_freq_par_dat_bbp_mod_acq_thr_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_bypass_bbf_scramb:1;
    };
}atb_demod_freq_par_bypass_bbf_scramb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_bypass_bch:1;
    };
}atb_demod_freq_par_bypass_bch_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_mod_acq_right_thr:8;
    };
}atb_demod_freq_par_cmm_mod_acq_right_thr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_mod_acq_right_thr:8;
    };
}atb_demod_freq_par_dat_mod_acq_right_thr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_bbp_hdp:8;
    };
}atb_demod_freq_par_cmm_bbp_hdp_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_bbp_mod_acq:8;
    };
}atb_demod_freq_par_cmm_bbp_mod_acq_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_bbp_pro:8;
    };
}atb_demod_freq_par_cmm_bbp_pro_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_bbp_pro2:8;
    };
}atb_demod_freq_par_cmm_bbp_pro2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_bbp_pro3:8;
    };
}atb_demod_freq_par_cmm_bbp_pro3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_bbp_tei:8;
    };
}atb_demod_freq_par_cmm_bbp_tei_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_bbp_tei1:8;
    };
}atb_demod_freq_par_cmm_bbp_tei1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_bbp_hdp:8;
    };
}atb_demod_freq_par_dat_bbp_hdp_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_bbp_mod_acq:8;
    };
}atb_demod_freq_par_dat_bbp_mod_acq_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_bbp_pro:8;
    };
}atb_demod_freq_par_dat_bbp_pro_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_bbp_pro2:8;
    };
}atb_demod_freq_par_dat_bbp_pro2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_bbp_pro3:8;
    };
}atb_demod_freq_par_dat_bbp_pro3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_bbp_tei:8;
    };
}atb_demod_freq_par_dat_bbp_tei_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_bbp_tei1:8;
    };
}atb_demod_freq_par_dat_bbp_tei1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_bbp_err_clr:8;
    };
}atb_demod_freq_par_cmm_bbp_err_clr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_bbp_err_enb:8;
    };
}atb_demod_freq_par_cmm_bbp_err_enb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_bbp_tsr:8;
    };
}atb_demod_freq_par_cmm_bbp_tsr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_bbp_err_clr:8;
    };
}atb_demod_freq_par_dat_bbp_err_clr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_bbp_err_enb:8;
    };
}atb_demod_freq_par_dat_bbp_err_enb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_bbp_tsr:8;
    };
}atb_demod_freq_par_dat_bbp_tsr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_inband:8;
    };
}atb_demod_freq_par_dat_inband_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_inband:8;
    };
}atb_demod_freq_par_cmm_inband_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_issy_exist:8;
    };
}atb_demod_freq_par_issy_exist_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_add_tim_frc_en:1;
    };
}atb_demod_freq_par_add_tim_frc_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_clk_rate_smp_7_0:8;
    };
}atb_demod_freq_par_clk_rate_smp_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_clk_rate_smp_15_8:8;
    };
}atb_demod_freq_par_clk_rate_smp_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  par_clk_rate_smp_21_16:6;
    };
}atb_demod_freq_par_clk_rate_smp_21_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_cmm_djbuf_ful_fstout_en:1;
    };
}atb_demod_freq_par_cmm_djbuf_ful_fstout_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_djbuf_fulout_pktnum_7_0:8;
    };
}atb_demod_freq_par_cmm_djbuf_fulout_pktnum_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_djbuf_fulout_pktnum_15_8:8;
    };
}atb_demod_freq_par_cmm_djbuf_fulout_pktnum_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_cmm_inband_mod_en:1;
    };
}atb_demod_freq_par_cmm_inband_mod_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_init_pkt_num_min_7_0:8;
    };
}atb_demod_freq_par_cmm_init_pkt_num_min_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_init_pkt_num_min_15_8:8;
    };
}atb_demod_freq_par_cmm_init_pkt_num_min_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_cmm_init_src_min_en:1;
    };
}atb_demod_freq_par_cmm_init_src_min_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_cmm_pll_cmps_atbufept_en:1;
    };
}atb_demod_freq_par_cmm_pll_cmps_atbufept_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_cmm_pll_cmps_atbufful_en:1;
    };
}atb_demod_freq_par_cmm_pll_cmps_atbufful_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_updt_pkt_num_min_7_0:8;
    };
}atb_demod_freq_par_cmm_updt_pkt_num_min_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_updt_pkt_num_min_15_8:8;
    };
}atb_demod_freq_par_cmm_updt_pkt_num_min_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_cmm_updt_src_min_en:1;
    };
}atb_demod_freq_par_cmm_updt_src_min_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_dat_djbuf_ful_fstout_en:1;
    };
}atb_demod_freq_par_dat_djbuf_ful_fstout_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_djbuf_fulout_pktnum_7_0:8;
    };
}atb_demod_freq_par_dat_djbuf_fulout_pktnum_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_djbuf_fulout_pktnum_15_8:8;
    };
}atb_demod_freq_par_dat_djbuf_fulout_pktnum_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_dat_inband_mod_en:1;
    };
}atb_demod_freq_par_dat_inband_mod_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_init_pkt_num_min_7_0:8;
    };
}atb_demod_freq_par_dat_init_pkt_num_min_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_init_pkt_num_min_15_8:8;
    };
}atb_demod_freq_par_dat_init_pkt_num_min_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_dat_init_src_min_en:1;
    };
}atb_demod_freq_par_dat_init_src_min_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_dat_pll_cmps_atbufept_en:1;
    };
}atb_demod_freq_par_dat_pll_cmps_atbufept_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_dat_pll_cmps_atbufful_en:1;
    };
}atb_demod_freq_par_dat_pll_cmps_atbufful_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_updt_pkt_num_min_7_0:8;
    };
}atb_demod_freq_par_dat_updt_pkt_num_min_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_updt_pkt_num_min_15_8:8;
    };
}atb_demod_freq_par_dat_updt_pkt_num_min_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_dat_updt_src_min_en:1;
    };
}atb_demod_freq_par_dat_updt_src_min_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_frc_wat_cmm_inband:1;
    };
}atb_demod_freq_par_frc_wat_cmm_inband_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_frc_wat_dat_inband:1;
    };
}atb_demod_freq_par_frc_wat_dat_inband_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_fst_out_en:1;
    };
}atb_demod_freq_par_fst_out_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_fst_out_intv_7_0:8;
    };
}atb_demod_freq_par_fst_out_intv_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_fst_out_intv_15_8:8;
    };
}atb_demod_freq_par_fst_out_intv_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_int_stage_pkt_num_7_0:8;
    };
}atb_demod_freq_par_int_stage_pkt_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_int_stage_pkt_num_15_8:8;
    };
}atb_demod_freq_par_int_stage_pkt_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_cov_alp1_7_0:8;
    };
}atb_demod_freq_par_iscr_pll_cov_alp1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_cov_alp1_15_8:8;
    };
}atb_demod_freq_par_iscr_pll_cov_alp1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_cov_alp2_7_0:8;
    };
}atb_demod_freq_par_iscr_pll_cov_alp2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_cov_alp2_15_8:8;
    };
}atb_demod_freq_par_iscr_pll_cov_alp2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_err_rst_dif_mgn_7_0:8;
    };
}atb_demod_freq_par_iscr_pll_err_rst_dif_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_err_rst_dif_mgn_15_8:8;
    };
}atb_demod_freq_par_iscr_pll_err_rst_dif_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_err_rst_num_mgn_7_0:8;
    };
}atb_demod_freq_par_iscr_pll_err_rst_num_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_err_rst_num_mgn_15_8:8;
    };
}atb_demod_freq_par_iscr_pll_err_rst_num_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_int_alp1_7_0:8;
    };
}atb_demod_freq_par_iscr_pll_int_alp1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_int_alp1_15_8:8;
    };
}atb_demod_freq_par_iscr_pll_int_alp1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_int_alp2_7_0:8;
    };
}atb_demod_freq_par_iscr_pll_int_alp2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_int_alp2_15_8:8;
    };
}atb_demod_freq_par_iscr_pll_int_alp2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_intv_max_val_7_0:8;
    };
}atb_demod_freq_par_iscr_pll_intv_max_val_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_intv_max_val_15_8:8;
    };
}atb_demod_freq_par_iscr_pll_intv_max_val_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  par_iscr_pll_intv_max_val_19_16:4;
    };
}atb_demod_freq_par_iscr_pll_intv_max_val_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_iscr_pll_intv_max_val_en:1;
    };
}atb_demod_freq_par_iscr_pll_intv_max_val_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_intv_min_val_mgn_7_0:8;
    };
}atb_demod_freq_par_iscr_pll_intv_min_val_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_intv_min_val_mgn_15_8:8;
    };
}atb_demod_freq_par_iscr_pll_intv_min_val_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_mid_alp1_7_0:8;
    };
}atb_demod_freq_par_iscr_pll_mid_alp1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_mid_alp1_15_8:8;
    };
}atb_demod_freq_par_iscr_pll_mid_alp1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_mid_alp2_7_0:8;
    };
}atb_demod_freq_par_iscr_pll_mid_alp2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_pll_mid_alp2_15_8:8;
    };
}atb_demod_freq_par_iscr_pll_mid_alp2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  par_iscr_src_sel:2;
    };
}atb_demod_freq_par_iscr_src_sel_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_mid_stage_pkt_num_7_0:8;
    };
}atb_demod_freq_par_mid_stage_pkt_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_mid_stage_pkt_num_15_8:8;
    };
}atb_demod_freq_par_mid_stage_pkt_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_self_intv_set_en:1;
    };
}atb_demod_freq_par_self_intv_set_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_self_intv_set_val_7_0:8;
    };
}atb_demod_freq_par_self_intv_set_val_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_self_intv_set_val_15_8:8;
    };
}atb_demod_freq_par_self_intv_set_val_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_sys_ts_rto_7_0:8;
    };
}atb_demod_freq_par_sys_ts_rto_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  par_sys_ts_rto_14_8:7;
    };
}atb_demod_freq_par_sys_ts_rto_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_tsfifo_ctrl_bufrd:1;
    };
}atb_demod_freq_par_tsfifo_ctrl_bufrd_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_tto_dif_mgn_7_0:8;
    };
}atb_demod_freq_par_tto_dif_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_tto_dif_mgn_15_8:8;
    };
}atb_demod_freq_par_tto_dif_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_tto_rnd_gap_7_0:8;
    };
}atb_demod_freq_par_tto_rnd_gap_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_tto_rnd_gap_15_8:8;
    };
}atb_demod_freq_par_tto_rnd_gap_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  par_wait_time_cmps_en:1;
    };
}atb_demod_freq_par_wait_time_cmps_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_cmm_bbf_mod:1;
    };
}atb_demod_freq_ro_cmm_bbf_mod_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_bbp_err_cod_7_0:8;
    };
}atb_demod_freq_ro_cmm_bbp_err_cod_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_cmm_bbp_state:1;
    };
}atb_demod_freq_ro_cmm_bbp_state_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_dfl_7_0:8;
    };
}atb_demod_freq_ro_cmm_dfl_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_dfl_15_8:8;
    };
}atb_demod_freq_ro_cmm_dfl_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_dfl_first_7_0:8;
    };
}atb_demod_freq_ro_cmm_dfl_first_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_dfl_first_15_8:8;
    };
}atb_demod_freq_ro_cmm_dfl_first_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_dfl_use_7_0:8;
    };
}atb_demod_freq_ro_cmm_dfl_use_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_dfl_use_15_8:8;
    };
}atb_demod_freq_ro_cmm_dfl_use_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_cmm_issy_3:1;
    };
}atb_demod_freq_ro_cmm_issy_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_cmm_issyi:1;
    };
}atb_demod_freq_ro_cmm_issyi_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_mattype_7_0:8;
    };
}atb_demod_freq_ro_cmm_mattype_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_mattype_15_8:8;
    };
}atb_demod_freq_ro_cmm_mattype_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_cmm_npd:1;
    };
}atb_demod_freq_ro_cmm_npd_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_sync_bit7:1;
        RBus_UInt32  ro_c2_fec_type:1;
        RBus_UInt32  ro_c2_modu_type_2_0:3;
        RBus_UInt32  ro_c2_code_rate_2_0:3;
    };
}atb_demod_freq_ro_c2_code_rate_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_syncd_7_0:8;
    };
}atb_demod_freq_ro_cmm_syncd_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_syncd_15_8:8;
    };
}atb_demod_freq_ro_cmm_syncd_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_upl_7_0:8;
    };
}atb_demod_freq_ro_cmm_upl_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_upl_15_8:8;
    };
}atb_demod_freq_ro_cmm_upl_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_dat_bbf_mod:1;
    };
}atb_demod_freq_ro_dat_bbf_mod_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_bbp_err_cod_7_0:8;
    };
}atb_demod_freq_ro_dat_bbp_err_cod_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_dat_bbp_state:1;
    };
}atb_demod_freq_ro_dat_bbp_state_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_dfl_7_0:8;
    };
}atb_demod_freq_ro_dat_dfl_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_dfl_15_8:8;
    };
}atb_demod_freq_ro_dat_dfl_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_dfl_first_7_0:8;
    };
}atb_demod_freq_ro_dat_dfl_first_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_dfl_first_15_8:8;
    };
}atb_demod_freq_ro_dat_dfl_first_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_dfl_use_7_0:8;
    };
}atb_demod_freq_ro_dat_dfl_use_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_dfl_use_15_8:8;
    };
}atb_demod_freq_ro_dat_dfl_use_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_dat_issy_3:1;
    };
}atb_demod_freq_ro_dat_issy_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_dat_issyi:1;
    };
}atb_demod_freq_ro_dat_issyi_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_mattype_7_0:8;
    };
}atb_demod_freq_ro_dat_mattype_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_mattype_15_8:8;
    };
}atb_demod_freq_ro_dat_mattype_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_dat_npd:1;
    };
}atb_demod_freq_ro_dat_npd_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_sync_7_0:8;
    };
}atb_demod_freq_ro_dat_sync_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_syncd_7_0:8;
    };
}atb_demod_freq_ro_dat_syncd_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_syncd_15_8:8;
    };
}atb_demod_freq_ro_dat_syncd_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_upl_7_0:8;
    };
}atb_demod_freq_ro_dat_upl_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_upl_15_8:8;
    };
}atb_demod_freq_ro_dat_upl_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  buf_empty_err_rst:1;
    };
}atb_demod_freq_buf_empty_err_rst_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  iscr_pll_err_rst:1;
    };
}atb_demod_freq_iscr_pll_err_rst_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  tto_dif_big_err_rst:1;
    };
}atb_demod_freq_tto_dif_big_err_rst_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  iscr_pll_updt_val_7_0:8;
    };
}atb_demod_freq_iscr_pll_updt_val_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  iscr_pll_updt_val_15_8:8;
    };
}atb_demod_freq_iscr_pll_updt_val_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  iscr_pll_updt_val_23_16:8;
    };
}atb_demod_freq_iscr_pll_updt_val_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c_bufs_r_7_0:8;
    };
}atb_demod_freq_c_bufs_r_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c_bufs_r_15_8:8;
    };
}atb_demod_freq_c_bufs_r_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  c_bufs_r_22_16:7;
    };
}atb_demod_freq_c_bufs_r_22_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  d_bufs_r_7_0:8;
    };
}atb_demod_freq_d_bufs_r_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  d_bufs_r_15_8:8;
    };
}atb_demod_freq_d_bufs_r_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  d_bufs_r_22_16:7;
    };
}atb_demod_freq_d_bufs_r_22_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_ldpc_pre_cnt_range_7_0:8;
    };
}atb_demod_freq_par_ldpc_pre_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_ldpc_pre_cnt_range_15_8:8;
    };
}atb_demod_freq_par_ldpc_pre_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_ldpc_pst_cnt_range_7_0:8;
    };
}atb_demod_freq_par_ldpc_pst_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_ldpc_pst_cnt_range_15_8:8;
    };
}atb_demod_freq_par_ldpc_pst_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_ldpc_dat_cnt_range_7_0:8;
    };
}atb_demod_freq_par_ldpc_dat_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_ldpc_dat_cnt_range_15_8:8;
    };
}atb_demod_freq_par_ldpc_dat_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_ldpc_cmm_cnt_range_7_0:8;
    };
}atb_demod_freq_par_ldpc_cmm_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_ldpc_cmm_cnt_range_15_8:8;
    };
}atb_demod_freq_par_ldpc_cmm_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_frame_pkt_frc_7_0:8;
    };
}atb_demod_freq_par_frame_pkt_frc_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_frame_pkt_frc_15_8:8;
    };
}atb_demod_freq_par_frame_pkt_frc_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_frame_pkt_int_7_0:8;
    };
}atb_demod_freq_par_frame_pkt_int_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_frame_pkt_int_15_8:8;
    };
}atb_demod_freq_par_frame_pkt_int_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pkt_sym_frc:8;
    };
}atb_demod_freq_par_pkt_sym_frc_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pkt_sym_int_7_0:8;
    };
}atb_demod_freq_par_pkt_sym_int_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pkt_sym_int_15_8:8;
    };
}atb_demod_freq_par_pkt_sym_int_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  par_self_comp_max:4;
    };
}atb_demod_freq_par_self_comp_max_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  par_self_comp_min:4;
    };
}atb_demod_freq_par_self_comp_min_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_fifo_empty_num:8;
    };
}atb_demod_freq_ts_fifo_empty_num_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_fifo_rd_begin_num:8;
    };
}atb_demod_freq_ts_fifo_rd_begin_num_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  tso_ssi_sync_hold_en:1;
    };
}atb_demod_freq_tso_ssi_sync_hold_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  short_tto_delta_7_0:8;
    };
}atb_demod_freq_short_tto_delta_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  short_tto_delta_15_8:8;
    };
}atb_demod_freq_short_tto_delta_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  short_tto_delta_23_16:8;
    };
}atb_demod_freq_short_tto_delta_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  short_tto_delta_31_24:8;
    };
}atb_demod_freq_short_tto_delta_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  long_tto_delta_7_0:8;
    };
}atb_demod_freq_long_tto_delta_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  long_tto_delta_15_8:8;
    };
}atb_demod_freq_long_tto_delta_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  long_tto_delta_23_16:8;
    };
}atb_demod_freq_long_tto_delta_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  long_tto_delta_31_24:8;
    };
}atb_demod_freq_long_tto_delta_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cmm_bbp_err:1;
    };
}atb_demod_freq_cmm_bbp_err_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  dat_bbp_err:1;
    };
}atb_demod_freq_dat_bbp_err_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  mac_rst_enb:8;
    };
}atb_demod_freq_mac_rst_enb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  mac_wch_enb:8;
    };
}atb_demod_freq_mac_wch_enb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  mac_rst_tab:8;
    };
}atb_demod_freq_mac_rst_tab_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  mac_rst_tab_cln:1;
    };
}atb_demod_freq_mac_rst_tab_cln_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pre_cnt_range_7_0:8;
    };
}atb_demod_freq_par_pre_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pre_cnt_range_15_8:8;
    };
}atb_demod_freq_par_pre_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pst_cnt_range_7_0:8;
    };
}atb_demod_freq_par_pst_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pst_cnt_range_15_8:8;
    };
}atb_demod_freq_par_pst_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_cnt_range_7_0:8;
    };
}atb_demod_freq_par_dat_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_cnt_range_15_8:8;
    };
}atb_demod_freq_par_dat_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_cnt_range_7_0:8;
    };
}atb_demod_freq_par_cmm_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_cnt_range_15_8:8;
    };
}atb_demod_freq_par_cmm_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pre_conerr_rst_num_7_0:8;
    };
}atb_demod_freq_par_pre_conerr_rst_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pre_conerr_rst_num_15_8:8;
    };
}atb_demod_freq_par_pre_conerr_rst_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pst_conerr_rst_num_7_0:8;
    };
}atb_demod_freq_par_pst_conerr_rst_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pst_conerr_rst_num_15_8:8;
    };
}atb_demod_freq_par_pst_conerr_rst_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_conerr_rst_num_7_0:8;
    };
}atb_demod_freq_par_dat_conerr_rst_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_conerr_rst_num_15_8:8;
    };
}atb_demod_freq_par_dat_conerr_rst_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_conerr_rst_num_7_0:8;
    };
}atb_demod_freq_par_cmm_conerr_rst_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_conerr_rst_num_15_8:8;
    };
}atb_demod_freq_par_cmm_conerr_rst_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pre_bch_err_num_7_0:8;
    };
}atb_demod_freq_pre_bch_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pre_bch_err_num_15_8:8;
    };
}atb_demod_freq_pre_bch_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pst_bch_err_num_7_0:8;
    };
}atb_demod_freq_pst_bch_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pst_bch_err_num_15_8:8;
    };
}atb_demod_freq_pst_bch_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dat_bch_err_num_7_0:8;
    };
}atb_demod_freq_dat_bch_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dat_bch_err_num_15_8:8;
    };
}atb_demod_freq_dat_bch_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cmm_bch_err_num_7_0:8;
    };
}atb_demod_freq_cmm_bch_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cmm_bch_err_num_15_8:8;
    };
}atb_demod_freq_cmm_bch_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_wdg_th_7_0:8;
    };
}atb_demod_freq_ts_wdg_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_wdg_th_15_8:8;
    };
}atb_demod_freq_ts_wdg_th_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  mac_rst_enb2:8;
    };
}atb_demod_freq_mac_rst_enb2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  mac_wch_enb2:8;
    };
}atb_demod_freq_mac_wch_enb2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pre_allerr_rst_th_7_0:8;
    };
}atb_demod_freq_par_pre_allerr_rst_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pre_allerr_rst_th_15_8:8;
    };
}atb_demod_freq_par_pre_allerr_rst_th_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pst_allerr_rst_th_7_0:8;
    };
}atb_demod_freq_par_pst_allerr_rst_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pst_allerr_rst_th_15_8:8;
    };
}atb_demod_freq_par_pst_allerr_rst_th_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_allerr_rst_th_7_0:8;
    };
}atb_demod_freq_par_dat_allerr_rst_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_allerr_rst_th_15_8:8;
    };
}atb_demod_freq_par_dat_allerr_rst_th_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_allerr_rst_th_7_0:8;
    };
}atb_demod_freq_par_cmm_allerr_rst_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_allerr_rst_th_15_8:8;
    };
}atb_demod_freq_par_cmm_allerr_rst_th_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pre_allerr_cnt_range_7_0:8;
    };
}atb_demod_freq_par_pre_allerr_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pre_allerr_cnt_range_15_8:8;
    };
}atb_demod_freq_par_pre_allerr_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pst_allerr_cnt_range_7_0:8;
    };
}atb_demod_freq_par_pst_allerr_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_pst_allerr_cnt_range_15_8:8;
    };
}atb_demod_freq_par_pst_allerr_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_allerr_cnt_range_7_0:8;
    };
}atb_demod_freq_par_dat_allerr_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_allerr_cnt_range_15_8:8;
    };
}atb_demod_freq_par_dat_allerr_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_allerr_cnt_range_7_0:8;
    };
}atb_demod_freq_par_cmm_allerr_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_allerr_cnt_range_15_8:8;
    };
}atb_demod_freq_par_cmm_allerr_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ber_rst_cnt:8;
    };
}atb_demod_freq_ber_rst_cnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  ro_dat_bch_error:1;
        RBus_UInt32  ro_dat_bch_right:1;
    };
}atb_demod_freq_ro_dat_bch_right_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  ro_cmm_bch_error:1;
        RBus_UInt32  ro_cmm_bch_right:1;
    };
}atb_demod_freq_ro_cmm_bch_right_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pre_ldpc_err_num_7_0:8;
    };
}atb_demod_freq_pre_ldpc_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pre_ldpc_err_num_15_8:8;
    };
}atb_demod_freq_pre_ldpc_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pst_ldpc_err_num_7_0:8;
    };
}atb_demod_freq_pst_ldpc_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pst_ldpc_err_num_15_8:8;
    };
}atb_demod_freq_pst_ldpc_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dat_ldpc_err_num_7_0:8;
    };
}atb_demod_freq_dat_ldpc_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dat_ldpc_err_num_15_8:8;
    };
}atb_demod_freq_dat_ldpc_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cmm_ldpc_err_num_7_0:8;
    };
}atb_demod_freq_cmm_ldpc_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cmm_ldpc_err_num_15_8:8;
    };
}atb_demod_freq_cmm_ldpc_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  mac_rst_tab2:8;
    };
}atb_demod_freq_mac_rst_tab2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_first_tto_ctrl:8;
    };
}atb_demod_freq_par_first_tto_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_head_rst_th:8;
    };
}atb_demod_freq_ts_head_rst_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  bbh_crc_rst_enb:8;
    };
}atb_demod_freq_bbh_crc_rst_enb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  crc_right_cnt_th:8;
    };
}atb_demod_freq_crc_right_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_bch_sram_depth_7_0:8;
    };
}atb_demod_freq_ro_bch_sram_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  ro_bch_sram_depth_9_8:2;
    };
}atb_demod_freq_ro_bch_sram_depth_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_bbp_mod_acq2_7_0:8;
    };
}atb_demod_freq_par_bbp_mod_acq2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_bbp_tsr2_7_0:8;
    };
}atb_demod_freq_par_bbp_tsr2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_drop2_7_0:8;
    };
}atb_demod_freq_par_cmm_drop2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  tso_ssi_en:1;
    };
}atb_demod_freq_tso_ssi_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  tso_edge_mode:1;
    };
}atb_demod_freq_tso_edge_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  tso_constclk_en:1;
    };
}atb_demod_freq_tso_constclk_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  tso_loc_inv_en:1;
    };
}atb_demod_freq_tso_loc_inv_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  tso_ssi_lsb_fst:1;
    };
}atb_demod_freq_tso_ssi_lsb_fst_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  tso_chg_head_en:1;
    };
}atb_demod_freq_tso_chg_head_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  tso_out_atsync:8;
    };
}atb_demod_freq_tso_out_atsync_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_null_ts_cont:8;
    };
}atb_demod_freq_par_null_ts_cont_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ts_lock:1;
    };
}atb_demod_freq_ts_lock_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_ber_range_s2_7_0:8;
    };
}atb_demod_freq_par_ber_range_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_ber_range_s2_15_8:8;
    };
}atb_demod_freq_par_ber_range_s2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  par_ber_range_s2_19_16:4;
    };
}atb_demod_freq_par_ber_range_s2_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_ber_range_7_0:8;
    };
}atb_demod_freq_par_cmm_ber_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cmm_ber_range_15_8:8;
    };
}atb_demod_freq_par_cmm_ber_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  par_cmm_ber_range_19_16:4;
    };
}atb_demod_freq_par_cmm_ber_range_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_ber_range_7_0:8;
    };
}atb_demod_freq_par_dat_ber_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_dat_ber_range_15_8:8;
    };
}atb_demod_freq_par_dat_ber_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  par_dat_ber_range_19_16:4;
    };
}atb_demod_freq_par_dat_ber_range_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_bit_err_num_s2_7_0:8;
    };
}atb_demod_freq_ro_bit_err_num_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_bit_err_num_s2_15_8:8;
    };
}atb_demod_freq_ro_bit_err_num_s2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_bit_err_num_s2_23_16:8;
    };
}atb_demod_freq_ro_bit_err_num_s2_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_bit_err_num_7_0:8;
    };
}atb_demod_freq_ro_cmm_bit_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_bit_err_num_15_8:8;
    };
}atb_demod_freq_ro_cmm_bit_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_bit_err_num_23_16:8;
    };
}atb_demod_freq_ro_cmm_bit_err_num_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_bit_err_num_7_0:8;
    };
}atb_demod_freq_ro_dat_bit_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_bit_err_num_15_8:8;
    };
}atb_demod_freq_ro_dat_bit_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_bit_err_num_23_16:8;
    };
}atb_demod_freq_ro_dat_bit_err_num_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_mac_err_rst_num_s2_7_0:8;
    };
}atb_demod_freq_cr_mac_err_rst_num_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_bch_lock_max_7_0:8;
    };
}atb_demod_freq_par_bch_lock_max_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_bch_lock_th_7_0:8;
    };
}atb_demod_freq_par_bch_lock_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_bch_unlock_step_7_0:8;
    };
}atb_demod_freq_par_bch_unlock_step_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_bch_lock:1;
    };
}atb_demod_freq_ro_bch_lock_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_ts_lock_max_7_0:8;
    };
}atb_demod_freq_par_ts_lock_max_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_ts_lock_th_7_0:8;
    };
}atb_demod_freq_par_ts_lock_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_ts_unlock_step_7_0:8;
    };
}atb_demod_freq_par_ts_unlock_step_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_ts_lock:1;
    };
}atb_demod_freq_ro_ts_lock_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_mac_out_th_s2_7_0:8;
    };
}atb_demod_freq_cr_mac_out_th_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  par_pcr_wnd_len_4_0:5;
    };
}atb_demod_freq_par_pcr_wnd_len_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  par_pcr_k_3_0:4;
    };
}atb_demod_freq_par_pcr_k_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pcr_7_0:8;
    };
}atb_demod_freq_ro_pcr_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pcr_15_8:8;
    };
}atb_demod_freq_ro_pcr_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_clk_dly_en:1;
    };
}atb_demod_freq_cr_clk_dly_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_sync_dly_en:1;
    };
}atb_demod_freq_cr_sync_dly_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_vld_dly_en:1;
    };
}atb_demod_freq_cr_vld_dly_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_wdg_th_2m_7_0:8;
    };
}atb_demod_freq_ts_wdg_th_2m_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_wdg_th_2m_15_8:8;
    };
}atb_demod_freq_ts_wdg_th_2m_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_wdg_th_5m_7_0:8;
    };
}atb_demod_freq_ts_wdg_th_5m_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_wdg_th_5m_15_8:8;
    };
}atb_demod_freq_ts_wdg_th_5m_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_wdg_th_l10m_7_0:8;
    };
}atb_demod_freq_ts_wdg_th_l10m_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_wdg_th_l10m_15_8:8;
    };
}atb_demod_freq_ts_wdg_th_l10m_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_wdg_th_s10m_7_0:8;
    };
}atb_demod_freq_ts_wdg_th_s10m_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_wdg_th_s10m_15_8:8;
    };
}atb_demod_freq_ts_wdg_th_s10m_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  cr_tto_dif_mgn_shft_4_0:5;
    };
}atb_demod_freq_cr_tto_dif_mgn_shft_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_tto_dif_mgn_7_0:8;
    };
}atb_demod_freq_ro_tto_dif_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_tto_dif_mgn_15_8:8;
    };
}atb_demod_freq_ro_tto_dif_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_tto_val_7_0:8;
    };
}atb_demod_freq_ro_dat_tto_val_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_tto_val_15_8:8;
    };
}atb_demod_freq_ro_dat_tto_val_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_tto_val_23_16:8;
    };
}atb_demod_freq_ro_dat_tto_val_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_tto_val_31_24:8;
    };
}atb_demod_freq_ro_dat_tto_val_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_tto_val_39_32:8;
    };
}atb_demod_freq_ro_dat_tto_val_39_32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_tto_val_7_0:8;
    };
}atb_demod_freq_ro_cmm_tto_val_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_tto_val_15_8:8;
    };
}atb_demod_freq_ro_cmm_tto_val_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_tto_val_23_16:8;
    };
}atb_demod_freq_ro_cmm_tto_val_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_tto_val_31_24:8;
    };
}atb_demod_freq_ro_cmm_tto_val_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_tto_val_39_32:8;
    };
}atb_demod_freq_ro_cmm_tto_val_39_32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_dj_ept_rst_duration_7_0:8;
    };
}atb_demod_freq_cr_dj_ept_rst_duration_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_dj_ept_rst_duration_15_8:8;
    };
}atb_demod_freq_cr_dj_ept_rst_duration_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_dj_ept_rst_times_7_0:8;
    };
}atb_demod_freq_cr_dj_ept_rst_times_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pcr_st_num_7_0:8;
    };
}atb_demod_freq_cr_pcr_st_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_random_ts_en:1;
    };
}atb_demod_freq_cr_random_ts_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_random_ts_rate_7_0:8;
    };
}atb_demod_freq_cr_random_ts_rate_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_random_ts_rate_15_8:8;
    };
}atb_demod_freq_cr_random_ts_rate_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  mac_rst_enb3_7_0:8;
    };
}atb_demod_freq_mac_rst_enb3_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  mac_wch_enb3_7_0:8;
    };
}atb_demod_freq_mac_wch_enb3_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  mac_rst_tab3_7_0:8;
    };
}atb_demod_freq_mac_rst_tab3_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dj_depth_7_0:8;
    };
}atb_demod_freq_ro_dj_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dj_depth_15_8:8;
    };
}atb_demod_freq_ro_dj_depth_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pcr_max_7_0:8;
    };
}atb_demod_freq_ro_pcr_max_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pcr_max_15_8:8;
    };
}atb_demod_freq_ro_pcr_max_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pcr_min_7_0:8;
    };
}atb_demod_freq_ro_pcr_min_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pcr_min_15_8:8;
    };
}atb_demod_freq_ro_pcr_min_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_tto_rst_th_7_0:8;
    };
}atb_demod_freq_cr_tto_rst_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_dj1_ovflow:1;
    };
}atb_demod_freq_ro_dj1_ovflow_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dj1_depth_7_0:8;
    };
}atb_demod_freq_ro_dj1_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dj1_depth_15_8:8;
    };
}atb_demod_freq_ro_dj1_depth_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_dj2_ovflow:1;
    };
}atb_demod_freq_ro_dj2_ovflow_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dj2_depth_7_0:8;
    };
}atb_demod_freq_ro_dj2_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dj2_depth_15_8:8;
    };
}atb_demod_freq_ro_dj2_depth_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_allerr_rst_mode:1;
    };
}atb_demod_freq_cr_allerr_rst_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_iscr_comp_en:1;
    };
}atb_demod_freq_cr_iscr_comp_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  cr_iscr_dif_mgn_shft_4_0:5;
    };
}atb_demod_freq_cr_iscr_dif_mgn_shft_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_dif_mgn_7_0:8;
    };
}atb_demod_freq_par_iscr_dif_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_dif_mgn_15_8:8;
    };
}atb_demod_freq_par_iscr_dif_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  cr_iscr_rst_mgn_shft_4_0:5;
    };
}atb_demod_freq_cr_iscr_rst_mgn_shft_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_rst_mgn_7_0:8;
    };
}atb_demod_freq_par_iscr_rst_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_iscr_rst_mgn_15_8:8;
    };
}atb_demod_freq_par_iscr_rst_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_iscr_rst_num_7_0:8;
    };
}atb_demod_freq_cr_iscr_rst_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  reg_pid_for_check_7_0:8;
    };
}atb_demod_freq_reg_pid_for_check_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  reg_pid_for_check_12_8:5;
    };
}atb_demod_freq_reg_pid_for_check_12_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  ro_continuity_check_1_0:2;
    };
}atb_demod_freq_ro_continuity_check_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_tto_rst_th_mode:1;
    };
}atb_demod_freq_cr_tto_rst_th_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_tto_rst_long_mgn_7_0:8;
    };
}atb_demod_freq_cr_tto_rst_long_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_tto_rst_long_mgn_15_8:8;
    };
}atb_demod_freq_cr_tto_rst_long_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_tto_rst_short_mgn_7_0:8;
    };
}atb_demod_freq_cr_tto_rst_short_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_tto_rst_short_mgn_15_8:8;
    };
}atb_demod_freq_cr_tto_rst_short_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_fifo_rd_begin_num_dvbs:8;
    };
}atb_demod_freq_ts_fifo_rd_begin_num_dvbs_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_c2_buf_drop:8;
    };
}atb_demod_freq_par_c2_buf_drop_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  bufs_force_vld:1;
    };
}atb_demod_freq_bufs_force_vld_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  bufs_force_dat:8;
    };
}atb_demod_freq_bufs_force_dat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  bufs_force_cmm:8;
    };
}atb_demod_freq_bufs_force_cmm_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  djb_sd_depth_7_0:8;
    };
}atb_demod_freq_djb_sd_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  djb_sd_depth_9_8:2;
    };
}atb_demod_freq_djb_sd_depth_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  par_cds_pack_lim:8;
    };
}atb_demod_freq_par_cds_pack_lim_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2_isi_0:8;
    };
}atb_demod_freq_s2_isi_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2_isi_1:8;
    };
}atb_demod_freq_s2_isi_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2_isi_2:8;
    };
}atb_demod_freq_s2_isi_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2_isi_3:8;
    };
}atb_demod_freq_s2_isi_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2_isi_4:8;
    };
}atb_demod_freq_s2_isi_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2_isi_5:8;
    };
}atb_demod_freq_s2_isi_5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2_isi_6:8;
    };
}atb_demod_freq_s2_isi_6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2_isi_7:8;
    };
}atb_demod_freq_s2_isi_7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2_isi_num:8;
    };
}atb_demod_freq_s2_isi_num_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2_isi_idx:8;
    };
}atb_demod_freq_s2_isi_idx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  s2_isi_idx_en:1;
    };
}atb_demod_freq_s2_isi_idx_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2_isi_id:8;
    };
}atb_demod_freq_s2_isi_id_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  s2_isi_id_en:1;
    };
}atb_demod_freq_s2_isi_id_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_cal_win:8;
    };
}atb_demod_freq_ts_cal_win_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_cal_res_7_0:8;
    };
}atb_demod_freq_ts_cal_res_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_cal_res_15_8:8;
    };
}atb_demod_freq_ts_cal_res_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  ts_cal_res_19_16:4;
    };
}atb_demod_freq_ts_cal_res_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  per_cal_win:8;
    };
}atb_demod_freq_per_cal_win_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  per_cal_res_7_0:8;
    };
}atb_demod_freq_per_cal_res_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  per_cal_res_15_8:8;
    };
}atb_demod_freq_per_cal_res_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  per_cal_res_19_16:4;
    };
}atb_demod_freq_per_cal_res_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  per_cal_err_7_0:8;
    };
}atb_demod_freq_per_cal_err_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  per_cal_err_15_8:8;
    };
}atb_demod_freq_per_cal_err_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  per_cal_err_19_16:4;
    };
}atb_demod_freq_per_cal_err_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  mac_cntrl_1_7_0:8;
    };
}atb_demod_freq_mac_cntrl_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  mac_cntrl_2_7_0:8;
    };
}atb_demod_freq_mac_cntrl_2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  mac_cntrl_3_7_0:8;
    };
}atb_demod_freq_mac_cntrl_3_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  clear_persistent_error_cnt:1;
    };
}atb_demod_freq_clear_persistent_error_cnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_persistent_error_cnt_7_0:8;
    };
}atb_demod_freq_ro_persistent_error_cnt_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_persistent_error_cnt_15_8:8;
    };
}atb_demod_freq_ro_persistent_error_cnt_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_symbol_rate_t_t2_c2_7_0:8;
    };
}atb_demod_freq_params_symbol_rate_t_t2_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_symbol_rate_t_t2_c2_9_8:2;
    };
}atb_demod_freq_params_symbol_rate_t_t2_c2_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_ts_n_fb:7;
    };
}atb_demod_freq_params_ts_n_fb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_ts_m_fb:5;
    };
}atb_demod_freq_params_ts_m_fb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pll_fp_avalb_reg_7_0:8;
    };
}atb_demod_freq_pll_fp_avalb_reg_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pll_fp_avalb_reg_15_8:8;
    };
}atb_demod_freq_pll_fp_avalb_reg_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pll_fp_avalb_reg_23_16:8;
    };
}atb_demod_freq_pll_fp_avalb_reg_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pll_fp_avalb_reg_31_24:8;
    };
}atb_demod_freq_pll_fp_avalb_reg_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  ts_clk_self_cnt_force:1;
        RBus_UInt32  ts_clk_self_cnt_en:1;
    };
}atb_demod_freq_ts_clk_self_cnt_force_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  disable_ts_drop_for_cnt_mode:1;
    };
}atb_demod_freq_disable_ts_drop_for_cnt_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  pll_cfg_reg_rdy:1;
        RBus_UInt32  pll_cfg_reg:5;
    };
}atb_demod_freq_pll_cfg_reg_rdy_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dbg_sel_spi:8;
    };
}atb_demod_freq_dbg_sel_spi_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dbg_sel_ldpc:8;
    };
}atb_demod_freq_dbg_sel_ldpc_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dbg_sel_bch:8;
    };
}atb_demod_freq_dbg_sel_bch_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dbg_sel_mac:8;
    };
}atb_demod_freq_dbg_sel_mac_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dbg_bus_fpga2_sel:8;
    };
}atb_demod_freq_dbg_bus_fpga2_sel_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dbg_sel_dvbs:8;
    };
}atb_demod_freq_dbg_sel_dvbs_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dbg_sel_i2c_slv:8;
    };
}atb_demod_freq_dbg_sel_i2c_slv_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dbg_sel_fpga2:8;
    };
}atb_demod_freq_dbg_sel_fpga2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_16qam_12_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_16qam_12_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_12_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_16qam_23_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_16qam_23_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_23_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_16qam_34_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_16qam_34_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_34_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_16qam_35_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_16qam_35_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_35_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_16qam_45_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_16qam_45_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_45_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_16qam_56_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_16qam_56_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_56_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_256qam_12_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_256qam_12_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_12_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_256qam_23_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_256qam_23_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_23_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_256qam_34_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_256qam_34_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_34_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_256qam_35_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_256qam_35_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_35_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_256qam_45_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_256qam_45_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_45_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_256qam_56_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_256qam_56_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_56_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_64qam_12_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_64qam_12_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_12_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_64qam_23_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_64qam_23_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_23_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_64qam_34_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_64qam_34_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_34_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_64qam_35_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_64qam_35_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_35_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_64qam_45_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_64qam_45_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_45_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_64qam_56_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_64qam_56_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_56_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_qpsk_12_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_qpsk_12_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_12_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_qpsk_23_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_qpsk_23_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_23_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_qpsk_34_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_qpsk_34_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_34_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_qpsk_35_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_qpsk_35_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_35_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_qpsk_45_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_qpsk_45_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_45_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_qpsk_56_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_qpsk_56_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_56_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_16qam_12_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_16qam_12_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_12_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_16qam_23_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_16qam_23_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_23_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_16qam_34_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_16qam_34_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_34_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_16qam_35_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_16qam_35_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_35_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_16qam_45_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_16qam_45_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_45_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_16qam_56_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_16qam_56_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_56_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_256qam_12_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_256qam_12_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_12_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_256qam_23_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_256qam_23_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_23_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_256qam_34_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_256qam_34_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_34_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_256qam_35_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_256qam_35_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_35_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_256qam_45_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_256qam_45_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_45_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_256qam_56_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_256qam_56_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_56_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_64qam_12_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_64qam_12_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_12_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_64qam_23_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_64qam_23_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_23_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_64qam_34_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_64qam_34_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_34_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_64qam_35_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_64qam_35_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_35_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_64qam_45_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_64qam_45_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_45_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_64qam_56_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_64qam_56_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_56_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_qpsk_12_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_qpsk_12_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_12_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_qpsk_23_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_qpsk_23_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_23_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_qpsk_34_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_qpsk_34_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_34_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_qpsk_35_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_qpsk_35_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_35_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_qpsk_45_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_qpsk_45_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_45_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_qpsk_56_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_qpsk_56_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_56_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_16qam_13_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_16qam_13_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_13_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_16qam_25_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_16qam_25_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_25_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_256qam_13_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_256qam_13_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_13_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_256qam_25_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_256qam_25_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_25_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_64qam_13_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_64qam_13_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_13_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_64qam_25_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_64qam_25_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_25_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_qpsk_13_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_qpsk_13_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_13_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_data_eq_scl_qpsk_25_7_0:8;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  inv_data_eq_scl_qpsk_25_11_8:4;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_25_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_16qam_13_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_16qam_13_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_13_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_16qam_25_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_16qam_25_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_25_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_256qam_13_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_256qam_13_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_13_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_256qam_25_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_256qam_25_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_25_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_64qam_13_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_64qam_13_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_13_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_64qam_25_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_64qam_25_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_25_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_qpsk_13_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_qpsk_13_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_13_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  inv_h_sgma_scl_qpsk_25_7_0:8;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  inv_h_sgma_scl_qpsk_25_13_8:6;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_25_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_target_idx:1;
    };
}atb_demod_freq_params_target_idx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_l1_pre_llr_hard_dec_sel:1;
    };
}atb_demod_freq_params_l1_pre_llr_hard_dec_sel_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  l1_data_i_7_0:8;
    };
}atb_demod_freq_l1_data_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  l1_data_q_7_0:8;
    };
}atb_demod_freq_l1_data_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  l1_data_q_9_8:2;
        RBus_UInt32  res2:2;
        RBus_UInt32  l1_data_i_9_8:2;
    };
}atb_demod_freq_l1_data_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_llr_data_i_7_0:8;
    };
}atb_demod_freq_c2_l1_data_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_llr_data_q_7_0:8;
    };
}atb_demod_freq_c2_l1_data_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_llr_data_q_11_8:4;
        RBus_UInt32  c2_llr_data_i_11_8:4;
    };
}atb_demod_freq_c2_l1_data_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  llr_data_latch:1;
    };
}atb_demod_freq_llr_data_latch_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  bist_done_fpga2:1;
    };
}atb_demod_freq_bist_done_fpga2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  bist_fail_fpga2:1;
    };
}atb_demod_freq_bist_fail_fpga2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fail2_reg0:8;
    };
}atb_demod_freq_fail2_reg0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fail2_reg1:8;
    };
}atb_demod_freq_fail2_reg1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fail2_reg2:8;
    };
}atb_demod_freq_fail2_reg2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fail2_reg3:8;
    };
}atb_demod_freq_fail2_reg3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fail2_reg4:8;
    };
}atb_demod_freq_fail2_reg4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fail2_reg5:8;
    };
}atb_demod_freq_fail2_reg5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fail2_reg6:8;
    };
}atb_demod_freq_fail2_reg6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fail2_reg7:8;
    };
}atb_demod_freq_fail2_reg7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fail2_reg8:8;
    };
}atb_demod_freq_fail2_reg8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fail2_reg9:8;
    };
}atb_demod_freq_fail2_reg9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fail2_reg10:8;
    };
}atb_demod_freq_fail2_reg10_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fail2_reg11:8;
    };
}atb_demod_freq_fail2_reg11_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ts_sr_mode:1;
        RBus_UInt32  ts_strength_mode:2;
    };
}atb_demod_freq_ts_sr_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ts_data_oe_reg:8;
    };
}atb_demod_freq_ts_data_oe_reg_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ts_sync_oe_reg:3;
    };
}atb_demod_freq_ts_sync_oe_reg_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c_dly_num:4;
        RBus_UInt32  d_dly_num:4;
    };
}atb_demod_freq_d_dly_num_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s_dly_num:4;
        RBus_UInt32  v_dly_num:4;
    };
}atb_demod_freq_v_dly_num_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  ts_cdly_bypass:1;
        RBus_UInt32  ts_dly_bypass:1;
    };
}atb_demod_freq_ts_dly_bypass_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_llr_out_scale_7_0:8;
    };
}atb_demod_freq_params_llr_out_scale_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_llr_out_scale_9_8:2;
    };
}atb_demod_freq_params_llr_out_scale_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pll_ctrl_t0:8;
    };
}atb_demod_freq_params_pll_ctrl_t0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pll_ctrl_t1:8;
    };
}atb_demod_freq_params_pll_ctrl_t1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pll_ctrl_t2:8;
    };
}atb_demod_freq_params_pll_ctrl_t2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pll_lock_blk_len_7_0:8;
    };
}atb_demod_freq_params_pll_lock_blk_len_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_pll_lock_blk_len_14_8:7;
    };
}atb_demod_freq_params_pll_lock_blk_len_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pll_lock_blk_ratio_len_7_0:8;
    };
}atb_demod_freq_params_pll_lock_blk_ratio_len_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_pll_lock_blk_ratio_len_14_8:7;
    };
}atb_demod_freq_params_pll_lock_blk_ratio_len_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_pll_lose_lock_det_flag:1;
        RBus_UInt32  params_pll_lock_fail_blk_th:6;
    };
}atb_demod_freq_params_pll_lock_fail_blk_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_pll_lock_success_blk_th:6;
    };
}atb_demod_freq_params_pll_lock_success_blk_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pll_reset_cnt_th:8;
    };
}atb_demod_freq_params_pll_reset_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_frame_sync_time_out_th_7_0:8;
    };
}atb_demod_freq_params_frame_sync_time_out_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_frame_sync_time_out_th_15_8:8;
    };
}atb_demod_freq_params_frame_sync_time_out_th_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s_use_t_llr_mode:1;
    };
}atb_demod_freq_params_s_use_t_llr_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pll_start_run_time_7_0:8;
    };
}atb_demod_freq_params_pll_start_run_time_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pll_start_run_time_15_8:8;
    };
}atb_demod_freq_params_pll_start_run_time_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  dvbs2_nodly_dec:1;
        RBus_UInt32  dvbs_mac_rst_en:1;
        RBus_UInt32  dvbs_same_rst_time:1;
        RBus_UInt32  dvbs_rst_en_mode:1;
    };
}atb_demod_freq_dvbs2_nodly_dec_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbs_rst_en_thr:8;
    };
}atb_demod_freq_dvbs_rst_en_thr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbs_nolock_rst_thr:8;
    };
}atb_demod_freq_dvbs_nolock_rst_thr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbs_delay_dec_num:8;
    };
}atb_demod_freq_dvbs_delay_dec_num_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbs_delay_dec_num_nop:8;
    };
}atb_demod_freq_dvbs_delay_dec_num_nop_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  en_dvbs2_dpfll_reset:1;
        RBus_UInt32  en_head_err_reset:1;
        RBus_UInt32  en_dvbs2_pll_reset:1;
        RBus_UInt32  en_dvbs_pll_reset:1;
    };
}atb_demod_freq_en_dvbs_pll_reset_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbs2_dpfll_reset_th:8;
    };
}atb_demod_freq_dvbs2_dpfll_reset_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_c1_pll_0:4;
    };
}atb_demod_freq_params_c1_pll_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_c2_pll_0:4;
    };
}atb_demod_freq_params_c2_pll_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_c1_pll_1:4;
    };
}atb_demod_freq_params_c1_pll_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_c2_pll_1:4;
    };
}atb_demod_freq_params_c2_pll_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_large_c1_pll_1:4;
    };
}atb_demod_freq_params_large_c1_pll_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_large_c2_pll_1:4;
    };
}atb_demod_freq_params_large_c2_pll_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_c1_pll_2:4;
    };
}atb_demod_freq_params_c1_pll_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_c2_pll_2:4;
    };
}atb_demod_freq_params_c2_pll_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_large_c1_pll_2:4;
    };
}atb_demod_freq_params_large_c1_pll_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_large_c2_pll_2:4;
    };
}atb_demod_freq_params_large_c2_pll_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_angle_limit_range1:8;
    };
}atb_demod_freq_params_angle_limit_range1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_angle_limit_range2:8;
    };
}atb_demod_freq_params_angle_limit_range2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_c1_pll_0_fft_cfo:4;
    };
}atb_demod_freq_params_c1_pll_0_fft_cfo_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_c2_pll_0_fft_cfo:4;
    };
}atb_demod_freq_params_c2_pll_0_fft_cfo_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pn_start_win_cnt_th:8;
    };
}atb_demod_freq_params_pn_start_win_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_feed_f_tap_n:5;
    };
}atb_demod_freq_params_feed_f_tap_n_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_feed_b_tap_n:4;
    };
}atb_demod_freq_params_feed_b_tap_n_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_main_path_index:5;
    };
}atb_demod_freq_params_main_path_index_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_dvbs_eq_delta:3;
    };
}atb_demod_freq_params_dvbs_eq_delta_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_feed_f_alpha:3;
    };
}atb_demod_freq_params_feed_f_alpha_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_feed_b_alpha:3;
    };
}atb_demod_freq_params_feed_b_alpha_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_byta_1_7_0:8;
    };
}atb_demod_freq_params_byta_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_byta_1_11_8:4;
    };
}atb_demod_freq_params_byta_1_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_dvbs_eq_mode_force:1;
        RBus_UInt32  params_dvbs_eq_mode:2;
    };
}atb_demod_freq_params_dvbs_eq_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_equ_mode_change_time_7_0:8;
    };
}atb_demod_freq_params_equ_mode_change_time_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_equ_mode_change_time_15_8:8;
    };
}atb_demod_freq_params_equ_mode_change_time_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_equ_mode_change_inv_sigma_th_7_0:8;
    };
}atb_demod_freq_params_equ_mode_change_inv_sigma_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_equ_mode_change_inv_sigma_th_11_8:4;
    };
}atb_demod_freq_params_equ_mode_change_inv_sigma_th_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_alpha_lock:4;
    };
}atb_demod_freq_params_alpha_lock_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_data_lock_after_alpha_th:8;
    };
}atb_demod_freq_params_data_lock_after_alpha_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_scale_alpha_7_0:8;
    };
}atb_demod_freq_params_scale_alpha_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_scale_alpha_9_8:2;
    };
}atb_demod_freq_params_scale_alpha_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_scale_len_7_0:8;
    };
}atb_demod_freq_params_scale_len_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_scale_len_11_8:4;
    };
}atb_demod_freq_params_scale_len_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_snr_est_delay_7_0:8;
    };
}atb_demod_freq_params_snr_est_delay_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_snr_est_delay_14_8:7;
    };
}atb_demod_freq_params_snr_est_delay_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_snr_est_len:3;
    };
}atb_demod_freq_params_snr_est_len_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_alpha_snr:2;
    };
}atb_demod_freq_params_alpha_snr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_cfo_correct_switch_th:7;
    };
}atb_demod_freq_params_cfo_correct_switch_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_cfo_correct_switch_delay1:8;
    };
}atb_demod_freq_params_cfo_correct_switch_delay1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_cfo_correct_switch_delay2_7_0:8;
    };
}atb_demod_freq_params_cfo_correct_switch_delay2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_cfo_correct_switch_delay2_12_8:5;
    };
}atb_demod_freq_params_cfo_correct_switch_delay2_12_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pll_lock_blk_len_s0_7_0:8;
    };
}atb_demod_freq_params_pll_lock_blk_len_s0_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_pll_lock_blk_len_s0_14_8:7;
    };
}atb_demod_freq_params_pll_lock_blk_len_s0_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pll_lock_blk_ratio_len_s0_7_0:8;
    };
}atb_demod_freq_params_pll_lock_blk_ratio_len_s0_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_pll_lock_blk_ratio_len_s0_14_8:7;
    };
}atb_demod_freq_params_pll_lock_blk_ratio_len_s0_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_pll_lock_success_blk_th_s0:6;
    };
}atb_demod_freq_params_pll_lock_success_blk_th_s0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s_s2_modify_flag:1;
    };
}atb_demod_freq_params_s_s2_modify_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_qpsk_7_0:8;
    };
}atb_demod_freq_fll_enable_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_qpsk_15_8:8;
    };
}atb_demod_freq_fll_enable_qpsk_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_8psk_7_0:8;
    };
}atb_demod_freq_fll_enable_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_8psk_15_8:8;
    };
}atb_demod_freq_fll_enable_8psk_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_8_8apsk:8;
    };
}atb_demod_freq_fll_enable_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_4_12apsk_7_0:8;
    };
}atb_demod_freq_fll_enable_4_12apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_4_12apsk_15_8:8;
    };
}atb_demod_freq_fll_enable_4_12apsk_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_4_12_16apsk:8;
    };
}atb_demod_freq_fll_enable_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_2_4_2apsk:8;
    };
}atb_demod_freq_fll_enable_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_4_12_16rbapsk:8;
    };
}atb_demod_freq_fll_enable_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_4_8_4_16apsk:8;
    };
}atb_demod_freq_fll_enable_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_16_16_16_16apsk:8;
    };
}atb_demod_freq_fll_enable_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_4_12_20_28apsk:8;
    };
}atb_demod_freq_fll_enable_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fll_enable_8_16_20_20apsk:8;
    };
}atb_demod_freq_fll_enable_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  dpfll_ctrl_t0_qpsk:5;
    };
}atb_demod_freq_dpfll_ctrl_t0_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  dpfll_ctrl_t0_8psk:5;
    };
}atb_demod_freq_dpfll_ctrl_t0_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  dpfll_ctrl_t0_8_8apsk:5;
    };
}atb_demod_freq_dpfll_ctrl_t0_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  dpfll_ctrl_t0_4_12apsk:5;
    };
}atb_demod_freq_dpfll_ctrl_t0_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  dpfll_ctrl_t0_4_12_16apsk:5;
    };
}atb_demod_freq_dpfll_ctrl_t0_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  dpfll_ctrl_t0_2_4_2apsk:5;
    };
}atb_demod_freq_dpfll_ctrl_t0_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  dpfll_ctrl_t0_4_12_16rbapsk:5;
    };
}atb_demod_freq_dpfll_ctrl_t0_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  dpfll_ctrl_t0_4_8_4_16apsk:5;
    };
}atb_demod_freq_dpfll_ctrl_t0_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  dpfll_ctrl_t0_16_16_16_16apsk:5;
    };
}atb_demod_freq_dpfll_ctrl_t0_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  dpfll_ctrl_t0_4_12_20_28apsk:5;
    };
}atb_demod_freq_dpfll_ctrl_t0_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  dpfll_ctrl_t0_8_16_20_20apsk:5;
    };
}atb_demod_freq_dpfll_ctrl_t0_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s_pn_th1_qpsk:8;
    };
}atb_demod_freq_params_s_pn_th1_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s_pn_th2_qpsk:8;
    };
}atb_demod_freq_params_s_pn_th2_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s_snr_th1_qpsk_7_0:8;
    };
}atb_demod_freq_params_s_snr_th1_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s_snr_th1_qpsk_11_8:4;
    };
}atb_demod_freq_params_s_snr_th1_qpsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s_snr_th2_qpsk_7_0:8;
    };
}atb_demod_freq_params_s_snr_th2_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s_snr_th2_qpsk_11_8:4;
    };
}atb_demod_freq_params_s_snr_th2_qpsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s_pn_detect_flag:1;
    };
}atb_demod_freq_params_s_pn_detect_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_s_pn_alpha1:2;
    };
}atb_demod_freq_params_s_pn_alpha1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s_have_pn_cnt_th:6;
    };
}atb_demod_freq_params_s_have_pn_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s_no_pn_cnt_th:6;
    };
}atb_demod_freq_params_s_no_pn_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s_pn_1x_delay_7_0:8;
    };
}atb_demod_freq_params_s_pn_1x_delay_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s_pn_1x_delay_15_8:8;
    };
}atb_demod_freq_params_s_pn_1x_delay_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_s_pn_1x_win_len:2;
    };
}atb_demod_freq_params_s_pn_1x_win_len_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s_pn_cfo_correct_delay_7_0:8;
    };
}atb_demod_freq_params_s_pn_cfo_correct_delay_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s_pn_cfo_correct_delay_15_8:8;
    };
}atb_demod_freq_params_s_pn_cfo_correct_delay_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s2x_pn_detect_flag:1;
    };
}atb_demod_freq_params_s2x_pn_detect_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s2x_header_pn_detect_flag:1;
    };
}atb_demod_freq_params_s2x_header_pn_detect_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_header_snr_th_qpsk_7_0:8;
    };
}atb_demod_freq_params_s2x_header_snr_th_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_header_snr_th_qpsk_11_8:4;
    };
}atb_demod_freq_params_s2x_header_snr_th_qpsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_header_snr_th_8psk_7_0:8;
    };
}atb_demod_freq_params_s2x_header_snr_th_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_header_snr_th_8psk_11_8:4;
    };
}atb_demod_freq_params_s2x_header_snr_th_8psk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_header_snr_th_2_4_2apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_header_snr_th_2_4_2apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_header_snr_th_2_4_2apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_header_snr_th_2_4_2apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_header_snr_th_4_12apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_12apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_header_snr_th_4_12apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_12apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_header_snr_th_8_8apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_header_snr_th_8_8apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_header_snr_th_8_8apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_header_snr_th_8_8apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_header_snr_th_4_12_16apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_12_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_header_snr_th_4_12_16apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_12_16apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_header_snr_th_4_12_16rbapsk_7_0:8;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_12_16rbapsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_header_snr_th_4_12_16rbapsk_11_8:4;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_12_16rbapsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_header_snr_th_4_8_4_16apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_8_4_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_header_snr_th_4_8_4_16apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_8_4_16apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_header_snr_th_64apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_header_snr_th_64apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_header_snr_th_64apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_header_snr_th_64apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2x_header_ratio_th_qpsk:6;
    };
}atb_demod_freq_params_s2x_header_ratio_th_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2x_header_ratio_th_8psk:6;
    };
}atb_demod_freq_params_s2x_header_ratio_th_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2x_header_ratio_th_2_4_2apsk:6;
    };
}atb_demod_freq_params_s2x_header_ratio_th_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2x_header_ratio_th_4_12apsk:6;
    };
}atb_demod_freq_params_s2x_header_ratio_th_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2x_header_ratio_th_8_8apsk:6;
    };
}atb_demod_freq_params_s2x_header_ratio_th_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2x_header_ratio_th_4_12_16apsk:6;
    };
}atb_demod_freq_params_s2x_header_ratio_th_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2x_header_ratio_th_4_12_16rbapsk:6;
    };
}atb_demod_freq_params_s2x_header_ratio_th_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2x_header_ratio_th_4_8_4_16apsk:6;
    };
}atb_demod_freq_params_s2x_header_ratio_th_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2x_header_ratio_th_64apsk:6;
    };
}atb_demod_freq_params_s2x_header_ratio_th_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_header_cnt_th:8;
    };
}atb_demod_freq_params_s2x_pn_header_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_s2x_pn_alpha1:2;
    };
}atb_demod_freq_params_s2x_pn_alpha1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2x_have_pn_cnt_th:6;
    };
}atb_demod_freq_params_s2x_have_pn_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2x_no_pn_cnt_th:6;
    };
}atb_demod_freq_params_s2x_no_pn_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_1x_delay_7_0:8;
    };
}atb_demod_freq_params_s2x_pn_1x_delay_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_1x_delay_15_8:8;
    };
}atb_demod_freq_params_s2x_pn_1x_delay_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_s2x_pn_1x_win_len:2;
    };
}atb_demod_freq_params_s2x_pn_1x_win_len_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th1_qpsk:8;
    };
}atb_demod_freq_params_s2x_pn_th1_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th2_qpsk:8;
    };
}atb_demod_freq_params_s2x_pn_th2_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th1_8psk:8;
    };
}atb_demod_freq_params_s2x_pn_th1_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th2_8psk:8;
    };
}atb_demod_freq_params_s2x_pn_th2_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th1_2_4_2apsk:8;
    };
}atb_demod_freq_params_s2x_pn_th1_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th2_2_4_2apsk:8;
    };
}atb_demod_freq_params_s2x_pn_th2_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th1_8_8apsk:8;
    };
}atb_demod_freq_params_s2x_pn_th1_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th2_8_8apsk:8;
    };
}atb_demod_freq_params_s2x_pn_th2_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th1_4_12apsk:8;
    };
}atb_demod_freq_params_s2x_pn_th1_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th2_4_12apsk:8;
    };
}atb_demod_freq_params_s2x_pn_th2_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th1_4_12_16apsk:8;
    };
}atb_demod_freq_params_s2x_pn_th1_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th2_4_12_16apsk:8;
    };
}atb_demod_freq_params_s2x_pn_th2_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th1_4_12_16rbapsk:8;
    };
}atb_demod_freq_params_s2x_pn_th1_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th2_4_12_16rbapsk:8;
    };
}atb_demod_freq_params_s2x_pn_th2_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th1_4_8_4_16apsk:8;
    };
}atb_demod_freq_params_s2x_pn_th1_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th2_4_8_4_16apsk:8;
    };
}atb_demod_freq_params_s2x_pn_th2_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th1_64apsk:8;
    };
}atb_demod_freq_params_s2x_pn_th1_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_pn_th2_64apsk:8;
    };
}atb_demod_freq_params_s2x_pn_th2_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th1_qpsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th1_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th1_qpsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th1_qpsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th2_qpsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th2_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th2_qpsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th2_qpsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th1_8psk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th1_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th1_8psk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th1_8psk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th2_8psk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th2_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th2_8psk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th2_8psk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th1_2_4_2apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th1_2_4_2apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th1_2_4_2apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th1_2_4_2apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th2_2_4_2apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th2_2_4_2apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th2_2_4_2apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th2_2_4_2apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th1_4_12apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th1_4_12apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th1_4_12apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th1_4_12apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th2_4_12apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th2_4_12apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th2_4_12apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th2_4_12apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th1_8_8apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th1_8_8apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th1_8_8apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th1_8_8apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th2_8_8apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th2_8_8apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th2_8_8apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th2_8_8apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th1_4_12_16apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th1_4_12_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th1_4_12_16apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th1_4_12_16apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th2_4_12_16apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th2_4_12_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th2_4_12_16apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th2_4_12_16apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th1_4_12_16rbapsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th1_4_12_16rbapsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th1_4_12_16rbapsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th1_4_12_16rbapsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th2_4_12_16rbapsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th2_4_12_16rbapsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th2_4_12_16rbapsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th2_4_12_16rbapsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th1_4_8_4_16apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th1_4_8_4_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th1_4_8_4_16apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th1_4_8_4_16apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th2_4_8_4_16apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th2_4_8_4_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th2_4_8_4_16apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th2_4_8_4_16apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th1_64apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th1_64apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th1_64apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th1_64apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2x_snr_th2_64apsk_7_0:8;
    };
}atb_demod_freq_params_s2x_snr_th2_64apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_snr_th2_64apsk_11_8:4;
    };
}atb_demod_freq_params_s2x_snr_th2_64apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s_pn_alpha2:4;
    };
}atb_demod_freq_params_s_pn_alpha2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2x_pn_alpha2:4;
    };
}atb_demod_freq_params_s2x_pn_alpha2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_fine_cfo_sweep_step_7_0:8;
    };
}atb_demod_freq_params_s2xsync_fine_cfo_sweep_step_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_s2xsync_fine_cfo_sweep_step_14_8:7;
    };
}atb_demod_freq_params_s2xsync_fine_cfo_sweep_step_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_s2xsync_fine_cfo_half_sweep_times_6_0:7;
    };
}atb_demod_freq_params_s2xsync_fine_cfo_half_sweep_times_6_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s2xsync_fine_cfo_sweep_bypass_flag:1;
    };
}atb_demod_freq_params_s2xsync_fine_cfo_sweep_bypass_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_qpsk_pilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_qpsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_8psk_pilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_8psk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_4_12apsk_pilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_12apsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_4_12_16apsk_pilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_12_16apsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_2_4_2apsk_pilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_2_4_2apsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_8_8apsk_pilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_8_8apsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_4_12_16rbapsk_pilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_12_16rbapsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_4_8_4_16apsk_pilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_8_4_16apsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_vcm_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_vcm_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_qpsk_nopilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_qpsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_8psk_nopilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_8psk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_4_12apsk_nopilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_12apsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_4_12_16apsk_nopilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_12_16apsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_2_4_2apsk_nopilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_2_4_2apsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_8_8apsk_nopilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_8_8apsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_4_12_16rbapsk_nopilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_12_16rbapsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_fcfo_sh_num_4_8_4_16apsk_nopilot_4_0:5;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_8_4_16apsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_rtl_sync_dout_dly:8;
    };
}atb_demod_freq_params_rtl_sync_dout_dly_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_main_path_index_rev:1;
    };
}atb_demod_freq_params_main_path_index_rev_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s_s2_reserve_reg:4;
        RBus_UInt32  params_spll_bypass:1;
        RBus_UInt32  params_s2alpha1_bypass:1;
        RBus_UInt32  params_eq_bypass:1;
        RBus_UInt32  params_dpfll_modify_flag:1;
    };
}atb_demod_freq_params_dpfll_modify_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s_s2_reserve_reg2:8;
    };
}atb_demod_freq_params_s_s2_reserve_reg2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  ro_dvbs_pll_state:2;
    };
}atb_demod_freq_ro_dvbs_pll_state_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  s2x_sync_swap_flag:1;
        RBus_UInt32  dvbs_iq_swap:1;
        RBus_UInt32  dvbs2_det_done:1;
        RBus_UInt32  dvbs_det_done:1;
    };
}atb_demod_freq_dvbs_det_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_s2x_sync_times_th_7_0:8;
    };
}atb_demod_freq_params_s2xsync_s2x_sync_times_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_sof_sweep_step_7_0:8;
    };
}atb_demod_freq_params_s2xsync_sof_sweep_step_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_s2xsync_sof_sweep_step_14_8:7;
    };
}atb_demod_freq_params_s2xsync_sof_sweep_step_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_s2xsync_sof_half_sweep_times_4_0:5;
    };
}atb_demod_freq_params_s2xsync_sof_half_sweep_times_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2xsync_header_case:2;
        RBus_UInt32  params_standard_mode:4;
    };
}atb_demod_freq_params_standard_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_coarse_cfo_sweep_step_7_0:8;
    };
}atb_demod_freq_params_s2xsync_coarse_cfo_sweep_step_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_s2xsync_coarse_cfo_sweep_step_14_8:7;
    };
}atb_demod_freq_params_s2xsync_coarse_cfo_sweep_step_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_s2xsync_coarse_cfo_half_sweep_times_4_0:5;
    };
}atb_demod_freq_params_s2xsync_coarse_cfo_half_sweep_times_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  s2xsync_state23_header_decode_ratio_th_4_0:5;
    };
}atb_demod_freq_s2xsync_state23_header_decode_ratio_th_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2xsync_state23_header_decode_ratio_th1_7_0:8;
    };
}atb_demod_freq_s2xsync_state23_header_decode_ratio_th1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  s2xsync_state23_header_decode_ratio_th1_8:1;
    };
}atb_demod_freq_s2xsync_state23_header_decode_ratio_th1_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2xsync_state23_header_decode_ratio_th2_7_0:8;
    };
}atb_demod_freq_state23_header_decode_ratio_th2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  s2xsync_state23_header_decode_ratio_th2_8:1;
    };
}atb_demod_freq_s2xsync_state23_header_decode_ratio_th2_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2xsync_state4_header_decode_th1_7_0:8;
    };
}atb_demod_freq_s2xsync_state4_header_decode_th1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  s2xsync_state4_header_decode_th1_8:1;
    };
}atb_demod_freq_s2xsync_state4_header_decode_th1_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2xsync_state4_header_decode_th2_7_0:8;
    };
}atb_demod_freq_s2xsync_state4_header_decode_th2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  s2xsync_state4_header_decode_th2_8:1;
    };
}atb_demod_freq_s2xsync_state4_header_decode_th2_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  s2xsync_state4_header_decode_th3_7_0:8;
    };
}atb_demod_freq_s2xsync_state4_header_decode_th3_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  s2xsync_state4_header_decode_th3_8:1;
    };
}atb_demod_freq_s2xsync_state4_header_decode_th3_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  s2xsync_state4_header_decode_ratio_th_6_0:7;
    };
}atb_demod_freq_s2xsync_state4_header_decode_ratio_th_6_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  s2xsync_state4_bad_header_cnt_th_5_0:6;
    };
}atb_demod_freq_s2xsync_state4_bad_header_cnt_th_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position1_00_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position1_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position1_00_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position1_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position1_01_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position1_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position1_01_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position1_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position2_00_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position2_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position2_00_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position2_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position2_01_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position2_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position2_01_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position2_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position2_02_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position2_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position2_02_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position2_02_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position3_00_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position3_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position3_00_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position3_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position3_01_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position3_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position3_01_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position3_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position3_02_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position3_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position3_02_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position3_02_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position4_00_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position4_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position4_00_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position4_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position4_01_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position4_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position4_01_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position4_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position4_02_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position4_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position4_02_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position4_02_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position5_00_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position5_00_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position5_01_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position5_01_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position5_02_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position5_02_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_02_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position5_03_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_03_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position5_03_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_03_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position5_04_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_04_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position5_04_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_04_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position6_00_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position6_00_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position6_01_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position6_01_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position6_02_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position6_02_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_02_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position6_03_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_03_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position6_03_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_03_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position6_04_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_04_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position6_04_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_04_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position7_00_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position7_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position7_00_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position7_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position8_00_7_0:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position8_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_all_header_position8_00_15_8:8;
    };
}atb_demod_freq_params_s2xsync_all_header_position8_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_may_dummy_frame_len_7_0:8;
    };
}atb_demod_freq_params_s2xsync_may_dummy_frame_len_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_may_dummy_frame_len_15_8:8;
    };
}atb_demod_freq_params_s2xsync_may_dummy_frame_len_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2xsync_state1_good_header_th_3_0:4;
    };
}atb_demod_freq_params_s2xsync_state1_good_header_th_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_state1_header_detect_ccm_th_7_0:8;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_ccm_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s2xsync_state1_header_detect_ccm_th_8:1;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_ccm_th_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_state1_header_detect_th1_7_0:8;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_th1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s2xsync_state1_header_detect_th1_8:1;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_th1_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_state1_header_detect_th2_7_0:8;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_th2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s2xsync_state1_header_detect_th2_8:1;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_th2_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_state1_header_detect_vcm_th_7_0:8;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_vcm_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s2xsync_state1_header_detect_vcm_th_8:1;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_vcm_th_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_s2xsync_state1_header_num_th_3_0:4;
    };
}atb_demod_freq_params_s2xsync_state1_header_num_th_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  sync_bad_header_cnt_5_0:6;
    };
}atb_demod_freq_sync_bad_header_cnt_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_0_qpsk_0:8;
    };
}atb_demod_freq_c1_pll_0_qpsk_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_0_qpsk_0:8;
    };
}atb_demod_freq_c2_pll_0_qpsk_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_1_qpsk_0:8;
    };
}atb_demod_freq_c1_pll_1_qpsk_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_1_qpsk_0:8;
    };
}atb_demod_freq_c2_pll_1_qpsk_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_0_8psk:8;
    };
}atb_demod_freq_c1_pll_0_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_0_8psk:8;
    };
}atb_demod_freq_c2_pll_0_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_1_8psk:8;
    };
}atb_demod_freq_c1_pll_1_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_1_8psk:8;
    };
}atb_demod_freq_c2_pll_1_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_0_8_8apsk:8;
    };
}atb_demod_freq_c1_pll_0_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_0_8_8apsk:8;
    };
}atb_demod_freq_c2_pll_0_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_1_8_8apsk:8;
    };
}atb_demod_freq_c1_pll_1_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_1_8_8apsk:8;
    };
}atb_demod_freq_c2_pll_1_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_0_4_12apsk:8;
    };
}atb_demod_freq_c1_pll_0_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_0_4_12apsk:8;
    };
}atb_demod_freq_c2_pll_0_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_1_4_12apsk:8;
    };
}atb_demod_freq_c1_pll_1_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_1_4_12apsk:8;
    };
}atb_demod_freq_c2_pll_1_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_0_4_12_16apsk:8;
    };
}atb_demod_freq_c1_pll_0_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_0_4_12_16apsk:8;
    };
}atb_demod_freq_c2_pll_0_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_1_4_12_16apsk:8;
    };
}atb_demod_freq_c1_pll_1_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_1_4_12_16apsk:8;
    };
}atb_demod_freq_c2_pll_1_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_0_2_4_2apsk:8;
    };
}atb_demod_freq_c1_pll_0_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_0_2_4_2apsk:8;
    };
}atb_demod_freq_c2_pll_0_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_1_2_4_2apsk:8;
    };
}atb_demod_freq_c1_pll_1_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_1_2_4_2apsk:8;
    };
}atb_demod_freq_c2_pll_1_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_0_4_12_16rbapsk:8;
    };
}atb_demod_freq_c1_pll_0_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_0_4_12_16rbapsk:8;
    };
}atb_demod_freq_c2_pll_0_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_1_4_12_16rbapsk:8;
    };
}atb_demod_freq_c1_pll_1_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_1_4_12_16rbapsk:8;
    };
}atb_demod_freq_c2_pll_1_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_0_4_8_4_16apsk:8;
    };
}atb_demod_freq_c1_pll_0_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_0_4_8_4_16apsk:8;
    };
}atb_demod_freq_c2_pll_0_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_1_4_8_4_16apsk:8;
    };
}atb_demod_freq_c1_pll_1_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_1_4_8_4_16apsk:8;
    };
}atb_demod_freq_c2_pll_1_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_0_16_16_16_16apsk:8;
    };
}atb_demod_freq_c1_pll_0_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_0_16_16_16_16apsk:8;
    };
}atb_demod_freq_c2_pll_0_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_1_16_16_16_16apsk:8;
    };
}atb_demod_freq_c1_pll_1_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_1_16_16_16_16apsk:8;
    };
}atb_demod_freq_c2_pll_1_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_0_4_12_20_28apsk:8;
    };
}atb_demod_freq_c1_pll_0_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_0_4_12_20_28apsk:8;
    };
}atb_demod_freq_c2_pll_0_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_1_4_12_20_28apsk:8;
    };
}atb_demod_freq_c1_pll_1_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_1_4_12_20_28apsk:8;
    };
}atb_demod_freq_c2_pll_1_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_0_8_16_20_20apsk:8;
    };
}atb_demod_freq_c1_pll_0_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_0_8_16_20_20apsk:8;
    };
}atb_demod_freq_c2_pll_0_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_1_8_16_20_20apsk:8;
    };
}atb_demod_freq_c1_pll_1_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_1_8_16_20_20apsk:8;
    };
}atb_demod_freq_c2_pll_1_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_0_qpsk:8;
    };
}atb_demod_freq_large_c1_pll_0_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_0_qpsk:8;
    };
}atb_demod_freq_large_c2_pll_0_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_1_qpsk:8;
    };
}atb_demod_freq_large_c1_pll_1_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_1_qpsk:8;
    };
}atb_demod_freq_large_c2_pll_1_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_0_8psk:8;
    };
}atb_demod_freq_large_c1_pll_0_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_0_8psk:8;
    };
}atb_demod_freq_large_c2_pll_0_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_1_8psk:8;
    };
}atb_demod_freq_large_c1_pll_1_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_1_8psk:8;
    };
}atb_demod_freq_large_c2_pll_1_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_0_8_8apsk:8;
    };
}atb_demod_freq_large_c1_pll_0_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_0_8_8apsk:8;
    };
}atb_demod_freq_large_c2_pll_0_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_1_8_8apsk:8;
    };
}atb_demod_freq_large_c1_pll_1_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_1_8_8apsk:8;
    };
}atb_demod_freq_large_c2_pll_1_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_0_4_12apsk:8;
    };
}atb_demod_freq_large_c1_pll_0_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_0_4_12apsk:8;
    };
}atb_demod_freq_large_c2_pll_0_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_1_4_12apsk:8;
    };
}atb_demod_freq_large_c1_pll_1_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_1_4_12apsk:8;
    };
}atb_demod_freq_large_c2_pll_1_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_0_4_12_16apsk:8;
    };
}atb_demod_freq_large_c1_pll_0_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_0_4_12_16apsk:8;
    };
}atb_demod_freq_large_c2_pll_0_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_1_4_12_16apsk:8;
    };
}atb_demod_freq_large_c1_pll_1_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_1_4_12_16apsk:8;
    };
}atb_demod_freq_large_c2_pll_1_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_0_2_4_2apsk:8;
    };
}atb_demod_freq_large_c1_pll_0_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_0_2_4_2apsk:8;
    };
}atb_demod_freq_large_c2_pll_0_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_1_2_4_2apsk:8;
    };
}atb_demod_freq_large_c1_pll_1_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_1_2_4_2apsk:8;
    };
}atb_demod_freq_large_c2_pll_1_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_0_4_12_16rbapsk:8;
    };
}atb_demod_freq_large_c1_pll_0_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_0_4_12_16rbapsk:8;
    };
}atb_demod_freq_large_c2_pll_0_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_1_4_12_16rbapsk:8;
    };
}atb_demod_freq_large_c1_pll_1_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_1_4_12_16rbapsk:8;
    };
}atb_demod_freq_large_c2_pll_1_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_0_4_8_4_16apsk:8;
    };
}atb_demod_freq_large_c1_pll_0_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_0_4_8_4_16apsk:8;
    };
}atb_demod_freq_large_c2_pll_0_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_1_4_8_4_16apsk:8;
    };
}atb_demod_freq_large_c1_pll_1_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_1_4_8_4_16apsk:8;
    };
}atb_demod_freq_large_c2_pll_1_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_0_64apsk:8;
    };
}atb_demod_freq_large_c1_pll_0_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_0_64apsk:8;
    };
}atb_demod_freq_large_c2_pll_0_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c1_pll_1_64apsk:8;
    };
}atb_demod_freq_large_c1_pll_1_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  large_c2_pll_1_64apsk:8;
    };
}atb_demod_freq_large_c2_pll_1_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_fll_qpsk:8;
    };
}atb_demod_freq_c1_fll_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_fll_qpsk:8;
    };
}atb_demod_freq_c2_fll_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_fll_8psk:8;
    };
}atb_demod_freq_c1_fll_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_fll_8psk:8;
    };
}atb_demod_freq_c2_fll_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_fll_8_8apsk:8;
    };
}atb_demod_freq_c1_fll_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_fll_8_8apsk:8;
    };
}atb_demod_freq_c2_fll_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_fll_4_12apsk:8;
    };
}atb_demod_freq_c1_fll_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_fll_4_12apsk:8;
    };
}atb_demod_freq_c2_fll_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_fll_4_12_16apsk:8;
    };
}atb_demod_freq_c1_fll_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_fll_4_12_16apsk:8;
    };
}atb_demod_freq_c2_fll_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_fll_2_4_2apsk:8;
    };
}atb_demod_freq_c1_fll_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_fll_2_4_2apsk:8;
    };
}atb_demod_freq_c2_fll_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_fll_4_12_16rbpsk:8;
    };
}atb_demod_freq_c1_fll_4_12_16rbpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_fll_4_12_16rbpsk:8;
    };
}atb_demod_freq_c2_fll_4_12_16rbpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_fll_4_8_4_16apsk:8;
    };
}atb_demod_freq_c1_fll_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_fll_4_8_4_16apsk:8;
    };
}atb_demod_freq_c2_fll_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_fll_16_16_16_16apsk:8;
    };
}atb_demod_freq_c1_fll_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_fll_16_16_16_16apsk:8;
    };
}atb_demod_freq_c2_fll_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_fll_4_12_20_28apsk:8;
    };
}atb_demod_freq_c1_fll_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_fll_4_12_20_28apsk:8;
    };
}atb_demod_freq_c2_fll_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_fll_8_16_20_20apsk:8;
    };
}atb_demod_freq_c1_fll_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_fll_8_16_20_20apsk:8;
    };
}atb_demod_freq_c2_fll_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_0_qpsk_1:8;
    };
}atb_demod_freq_c1_pll_0_qpsk_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_0_qpsk_1:8;
    };
}atb_demod_freq_c2_pll_0_qpsk_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_1_qpsk_1:8;
    };
}atb_demod_freq_c1_pll_1_qpsk_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_1_qpsk_1:8;
    };
}atb_demod_freq_c2_pll_1_qpsk_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  alpha_fll_0_qpsk_7_0:8;
    };
}atb_demod_freq_alpha_fll_0_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  alpha_fll_0_qpsk_9_8:2;
    };
}atb_demod_freq_alpha_fll_0_qpsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  alpha_fll_0_8psk_7_0:8;
    };
}atb_demod_freq_alpha_fll_0_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  alpha_fll_0_8psk_9_8:2;
    };
}atb_demod_freq_alpha_fll_0_8psk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  alpha_fll_0_8_8apsk_7_0:8;
    };
}atb_demod_freq_alpha_fll_0_8_8apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  alpha_fll_0_8_8apsk_9_8:2;
    };
}atb_demod_freq_alpha_fll_0_8_8apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  alpha_fll_0_4_12apsk_7_0:8;
    };
}atb_demod_freq_alpha_fll_0_4_12apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  alpha_fll_0_4_12apsk_9_8:2;
    };
}atb_demod_freq_alpha_fll_0_4_12apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  alpha_fll_0_4_12_16apsk_7_0:8;
    };
}atb_demod_freq_alpha_fll_0_4_12_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  alpha_fll_0_4_12_16apsk_9_8:2;
    };
}atb_demod_freq_alpha_fll_0_4_12_16apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  alpha_fll_0_2_4_2apsk_7_0:8;
    };
}atb_demod_freq_alpha_fll_0_2_4_2apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  alpha_fll_0_2_4_2apsk_9_8:2;
    };
}atb_demod_freq_alpha_fll_0_2_4_2apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  alpha_fll_0_4_12_16rbapsk_7_0:8;
    };
}atb_demod_freq_alpha_fll_0_4_12_16rbapsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  alpha_fll_0_4_12_16rbapsk_9_8:2;
    };
}atb_demod_freq_alpha_fll_0_4_12_16rbapsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  alpha_fll_0_4_8_4_16apsk_7_0:8;
    };
}atb_demod_freq_alpha_fll_0_4_8_4_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  alpha_fll_0_4_8_4_16apsk_9_8:2;
    };
}atb_demod_freq_alpha_fll_0_4_8_4_16apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  alpha_fll_0_16_16_16_16apsk_7_0:8;
    };
}atb_demod_freq_alpha_fll_0_16_16_16_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  alpha_fll_0_16_16_16_16apsk_9_8:2;
    };
}atb_demod_freq_alpha_fll_0_16_16_16_16apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  alpha_fll_0_4_12_20_28apsk_7_0:8;
    };
}atb_demod_freq_alpha_fll_0_4_12_20_28apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  alpha_fll_0_4_12_20_28apsk_9_8:2;
    };
}atb_demod_freq_alpha_fll_0_4_12_20_28apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  alpha_fll_0_8_16_20_20apsk_7_0:8;
    };
}atb_demod_freq_alpha_fll_0_8_16_20_20apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  alpha_fll_0_8_16_20_20apsk_9_8:2;
    };
}atb_demod_freq_alpha_fll_0_8_16_20_20apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_large_alpha_cfo_refine3_2_0:3;
    };
}atb_demod_freq_params_large_alpha_cfo_refine3_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_large_alpha_cfo_refine_w2_1_0:2;
    };
}atb_demod_freq_params_large_alpha_cfo_refine_w2_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dpfll_lock_threshold_phi_5:8;
    };
}atb_demod_freq_dpfll_lock_threshold_phi_5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dpfll_lock_threshold_phi_4:8;
    };
}atb_demod_freq_dpfll_lock_threshold_phi_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dpfll_lock_threshold_phi_3:8;
    };
}atb_demod_freq_dpfll_lock_threshold_phi_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dpfll_lock_threshold_phi_2:8;
    };
}atb_demod_freq_dpfll_lock_threshold_phi_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dpfll_lock_threshold_phi_1:8;
    };
}atb_demod_freq_dpfll_lock_threshold_phi_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dpfll_lock_threshold_phi_0:8;
    };
}atb_demod_freq_dpfll_lock_threshold_phi_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_large_alpha_header_est_phase_3_0:4;
    };
}atb_demod_freq_params_large_alpha_header_est_phase_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_large_alpha_pilot_est_phase_3_0:4;
    };
}atb_demod_freq_params_large_alpha_pilot_est_phase_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  dpfll_lock_success_blk_th:3;
    };
}atb_demod_freq_dpfll_lock_success_blk_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  dpfll_lock_fail_blk_th:3;
    };
}atb_demod_freq_dpfll_lock_fail_blk_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  alpha_fll_1_7_0:8;
    };
}atb_demod_freq_alpha_fll_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  alpha_fll_1_9_8:2;
    };
}atb_demod_freq_alpha_fll_1_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  alpha_fll_2_7_0:8;
    };
}atb_demod_freq_alpha_fll_2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  alpha_fll_2_9_8:2;
    };
}atb_demod_freq_alpha_fll_2_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  alpha_pll_s2x:3;
        RBus_UInt32  alpha_header_pilot:4;
    };
}atb_demod_freq_alpha_header_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  delta_s2x_1:3;
        RBus_UInt32  delta_s2x_0:3;
    };
}atb_demod_freq_delta_s2x_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  equ_alpha_s2x:5;
    };
}atb_demod_freq_equ_alpha_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  equ_alpha_s2x_0:5;
    };
}atb_demod_freq_equ_alpha_s2x_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  equ_alpha_s2x_1:5;
    };
}atb_demod_freq_equ_alpha_s2x_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  equ_alpha_s2x_2:5;
    };
}atb_demod_freq_equ_alpha_s2x_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  feed_b_alpha_s2x_0:3;
    };
}atb_demod_freq_feed_b_alpha_s2x_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  feed_b_alpha_s2x_1:3;
    };
}atb_demod_freq_feed_b_alpha_s2x_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  feed_f_alpha_s2x_0:3;
    };
}atb_demod_freq_feed_f_alpha_s2x_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  feed_f_alpha_s2x_1:3;
    };
}atb_demod_freq_feed_f_alpha_s2x_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_main_path_index_s2x:5;
    };
}atb_demod_freq_params_main_path_index_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_feed_f_tap_n_s2x:5;
    };
}atb_demod_freq_params_feed_f_tap_n_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  feed_b_tap_n_s2x:4;
    };
}atb_demod_freq_feed_b_tap_n_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  manual_config_scramble_code_flag:1;
        RBus_UInt32  pilot_train_use_pilot_phase:1;
        RBus_UInt32  pilot_train_afterplllock:1;
        RBus_UInt32  dpfll_lose_lock_det_flag:1;
    };
}atb_demod_freq_dpfll_lose_lock_det_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  scramble_code_gen_state_7_0:8;
    };
}atb_demod_freq_scramble_code_gen_state_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  scramble_code_gen_state_15_8:8;
    };
}atb_demod_freq_scramble_code_gen_state_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  scramble_code_gen_state_17_16:2;
    };
}atb_demod_freq_scramble_code_gen_state_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  scr_det_times_th:2;
    };
}atb_demod_freq_scr_det_times_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_alpha_snr_ss2x:2;
    };
}atb_demod_freq_params_alpha_snr_ss2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_cfo_fft_snr_qpsk_7_0:8;
    };
}atb_demod_freq_params_cfo_fft_snr_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_cfo_fft_snr_qpsk_9_8:2;
    };
}atb_demod_freq_params_cfo_fft_snr_qpsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_cfo_fft_snr_8psk_7_0:8;
    };
}atb_demod_freq_params_cfo_fft_snr_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_cfo_fft_snr_8psk_9_8:2;
    };
}atb_demod_freq_params_cfo_fft_snr_8psk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_state23_header_detect_vcm_th_7_0:8;
    };
}atb_demod_freq_params_s2xsync_state23_header_detect_vcm_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s2xsync_state23_header_detect_vcm_th_8:1;
    };
}atb_demod_freq_params_s2xsync_state23_header_detect_vcm_th_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_state23_header_detect_ccm_th_7_0:8;
    };
}atb_demod_freq_params_s2xsync_state23_header_detect_ccm_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s2xsync_state23_header_detect_ccm_th_8:1;
    };
}atb_demod_freq_params_s2xsync_state23_header_detect_ccm_th_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_s2x_support_64apsk_flag:1;
        RBus_UInt32  params_s2s2x_ccm_flag:1;
        RBus_UInt32  params_use_mac_ccm_flag:1;
        RBus_UInt32  params_use_mac_sis_flag:1;
        RBus_UInt32  params_s2xsync_s2x_support_iq_swap_flag:1;
    };
}atb_demod_freq_params_s2xsync_s2x_support_iq_swap_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_s2xsync_dummy_pilots_length_7_0:8;
    };
}atb_demod_freq_params_s2xsync_dummy_pilots_length_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_s2xsync_dummy_pilots_length_13_8:6;
    };
}atb_demod_freq_params_s2xsync_dummy_pilots_length_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  scramble_code_num_2_0:3;
        RBus_UInt32  ro_dfpll_state_1_0:2;
    };
}atb_demod_freq_ro_dfpll_state_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  dvbs_train_flag_1_0:2;
    };
}atb_demod_freq_dvbs_train_flag_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  cfo_correct_switch_flag:1;
        RBus_UInt32  dvbs_pll_cfo_sw_en:1;
    };
}atb_demod_freq_dvbs_cfo_fft_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  dvbs_cfo_fft_done:1;
    };
}atb_demod_freq_cfo_correct_switch_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_equ_scale_7_0:8;
    };
}atb_demod_freq_ro_equ_scale_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ro_equ_scale_10_8:3;
    };
}atb_demod_freq_ro_equ_scale_10_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  dvbs_pll_state_1_0:2;
    };
}atb_demod_freq_dvbs_pll_state_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  o_pll_reg_7_0:8;
    };
}atb_demod_freq_o_pll_reg_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  o_pll_reg_15_8:8;
    };
}atb_demod_freq_o_pll_reg_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  o_pll_reg_23_16:8;
    };
}atb_demod_freq_o_pll_reg_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  o_pll_reg_30_24:7;
    };
}atb_demod_freq_o_pll_reg_30_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbs_pll_phi_7_0:8;
    };
}atb_demod_freq_dvbs_pll_phi_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbs_pll_phi_15_8:8;
    };
}atb_demod_freq_dvbs_pll_phi_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  dvbs_pll_phi_20_16:5;
    };
}atb_demod_freq_dvbs_pll_phi_20_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  data_lock_alpha_7_0:8;
    };
}atb_demod_freq_data_lock_alpha_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  data_lock_alpha_15_8:8;
    };
}atb_demod_freq_data_lock_alpha_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  data_lock_alpha_16:1;
    };
}atb_demod_freq_data_lock_alpha_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  pll_lock_success_cnt_5_0:6;
    };
}atb_demod_freq_pll_lock_success_cnt_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  pll_lock_fail_cnt_5_0:6;
    };
}atb_demod_freq_pll_lock_fail_cnt_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  pll_reset_cnt_2_0:3;
    };
}atb_demod_freq_pll_reset_cnt_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbs2_inv_sigma_7_0:8;
    };
}atb_demod_freq_dvbs2_inv_sigma_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbs2_inv_sigma_15_8:8;
    };
}atb_demod_freq_dvbs2_inv_sigma_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  frame_sync_state_4_0:5;
    };
}atb_demod_freq_frame_sync_state_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  dvbs_iq_swap:1;
    };
}atb_demod_freq_dvbs_iq_swap_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  frame_sync_found:1;
    };
}atb_demod_freq_frame_sync_found_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ro_sync_state_2_0:3;
    };
}atb_demod_freq_ro_sync_state_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  s2x_sync_swap_flag:1;
    };
}atb_demod_freq_s2x_sync_swap_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  header_decode_value_7_0:8;
    };
}atb_demod_freq_header_decode_value_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  header_decode_value_8:1;
    };
}atb_demod_freq_header_decode_value_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  header_2_decode_value_7_0:8;
    };
}atb_demod_freq_header_2_decode_value_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  header_2_decode_value_8:1;
    };
}atb_demod_freq_header_2_decode_value_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_input_sync_state_flag:1;
    };
}atb_demod_freq_ro_input_sync_state_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  header_cfo_7_0:8;
    };
}atb_demod_freq_header_cfo_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  header_cfo_15_8:8;
    };
}atb_demod_freq_header_cfo_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  header_cfo_23_16:8;
    };
}atb_demod_freq_header_cfo_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  frame_signalling_change_flag:1;
    };
}atb_demod_freq_frame_signalling_change_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  header_is_vcm_flag:1;
    };
}atb_demod_freq_header_is_vcm_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_use_last_header_flag:1;
    };
}atb_demod_freq_ro_use_last_header_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  ro_state4_bad_header_cnt_5_0:6;
    };
}atb_demod_freq_ro_state4_bad_header_cnt_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_current_phase_corr_power_7_0:8;
    };
}atb_demod_freq_ro_current_phase_corr_power_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_last_phase_corr_power_7_0:8;
    };
}atb_demod_freq_ro_last_phase_corr_power_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rxhdrparams_7_0:8;
    };
}atb_demod_freq_rxhdrparams_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_scramble_code_det_start:1;
    };
}atb_demod_freq_ro_scramble_code_det_start_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_scramble_code_det_done:1;
    };
}atb_demod_freq_ro_scramble_code_det_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ro_scramble_code_num_2_0:3;
    };
}atb_demod_freq_ro_scramble_code_num_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_s2x_header_pilot_phase_start_calc_flag:1;
    };
}atb_demod_freq_ro_s2x_header_pilot_phase_start_calc_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_phi_header_pilot_7_0:8;
    };
}atb_demod_freq_ro_phi_header_pilot_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  ro_phi_header_pilot_11_8:4;
    };
}atb_demod_freq_ro_phi_header_pilot_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_phi_refine_7_0:8;
    };
}atb_demod_freq_ro_phi_refine_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_phi_refine_15_8:8;
    };
}atb_demod_freq_ro_phi_refine_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  ro_phi_refine_19_16:4;
    };
}atb_demod_freq_ro_phi_refine_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cfo_refine_7_0:8;
    };
}atb_demod_freq_ro_cfo_refine_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cfo_refine_15_8:8;
    };
}atb_demod_freq_ro_cfo_refine_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cfo_refine_23_16:8;
    };
}atb_demod_freq_ro_cfo_refine_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ro_cfo_refine_26_24:3;
    };
}atb_demod_freq_ro_cfo_refine_26_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ro_alpha_cfo_refine_2_0:3;
    };
}atb_demod_freq_ro_alpha_cfo_refine_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_s2x_dpfll_start_flag:1;
    };
}atb_demod_freq_ro_s2x_dpfll_start_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_dpfll_lock_flag:1;
    };
}atb_demod_freq_ro_dpfll_lock_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_frame_cnt_s2x:8;
    };
}atb_demod_freq_ro_frame_cnt_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  ro_state_header_cnt_5_0:6;
    };
}atb_demod_freq_ro_state_header_cnt_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_phi_header_lock_7_0:8;
    };
}atb_demod_freq_ro_phi_header_lock_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  ro_phi_header_lock_14_8:7;
    };
}atb_demod_freq_ro_phi_header_lock_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ro_dpfll_lock_success_cnt_2_0:3;
    };
}atb_demod_freq_ro_dpfll_lock_success_cnt_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ro_dpfll_lock_fail_cnt_3_0:3;
    };
}atb_demod_freq_ro_dpfll_lock_fail_cnt_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  ro_dpfll_state_1_0:2;
    };
}atb_demod_freq_ro_dpfll_state_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_equ_scale_s2x_7_0:8;
    };
}atb_demod_freq_ro_equ_scale_s2x_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ro_equ_scale_s2x_10_8:3;
    };
}atb_demod_freq_ro_equ_scale_s2x_10_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_data_after_equ_s2x_valid:1;
    };
}atb_demod_freq_ro_data_after_equ_s2x_valid_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pll_reg_s2x_7_0:8;
    };
}atb_demod_freq_ro_pll_reg_s2x_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pll_reg_s2x_15_8:8;
    };
}atb_demod_freq_ro_pll_reg_s2x_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pll_reg_s2x_23_16:8;
    };
}atb_demod_freq_ro_pll_reg_s2x_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pll_reg_s2x_31_24:8;
    };
}atb_demod_freq_ro_pll_reg_s2x_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pll_reg_s2x_39_32:8;
    };
}atb_demod_freq_ro_pll_reg_s2x_39_32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pll_phi_s2x_7_0:8;
    };
}atb_demod_freq_ro_pll_phi_s2x_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pll_phi_s2x_15_8:8;
    };
}atb_demod_freq_ro_pll_phi_s2x_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_pll_phi_s2x_23_16:8;
    };
}atb_demod_freq_ro_pll_phi_s2x_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_phi_alpha1_7_0:8;
    };
}atb_demod_freq_ro_phi_alpha1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_phi_alpha1_15_8:8;
    };
}atb_demod_freq_ro_phi_alpha1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_phi_alpha1_23_16:8;
    };
}atb_demod_freq_ro_phi_alpha1_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_phi_alpha1_31_24:8;
    };
}atb_demod_freq_ro_phi_alpha1_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  ro_phi_alpha1_35_32:4;
    };
}atb_demod_freq_ro_phi_alpha1_35_32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_phi_alpha2_7_0:8;
    };
}atb_demod_freq_ro_phi_alpha2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_phi_alpha2_15_8:8;
    };
}atb_demod_freq_ro_phi_alpha2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_phi_alpha2_23_16:8;
    };
}atb_demod_freq_ro_phi_alpha2_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_phi_alpha2_31_24:8;
    };
}atb_demod_freq_ro_phi_alpha2_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  ro_alpha_cfo_refine_w_1_0:2;
    };
}atb_demod_freq_ro_alpha_cfo_refine_w_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ro_dpfll_reset_cnt_2_0:3;
    };
}atb_demod_freq_ro_dpfll_reset_cnt_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  have_pn_cnt_ro_5_0:6;
    };
}atb_demod_freq_have_pn_cnt_ro_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  no_phase_noise_header_cnt_ro_7_0:8;
    };
}atb_demod_freq_no_phase_noise_header_cnt_ro_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  no_pn_cnt_ro_5_0:6;
    };
}atb_demod_freq_no_pn_cnt_ro_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  phase_noise_flag_ro:1;
    };
}atb_demod_freq_phase_noise_flag_ro_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  phase_noise_header_cnt_ro_7_0:8;
    };
}atb_demod_freq_phase_noise_header_cnt_ro_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pn_delta_phi_short_ro_7_0:8;
    };
}atb_demod_freq_pn_delta_phi_short_ro_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  pn_delta_phi_short_ro_11_8:4;
    };
}atb_demod_freq_pn_delta_phi_short_ro_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  s2x_phase_noise_header_flag_ro:1;
    };
}atb_demod_freq_s2x_phase_noise_header_flag_ro_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  feed_f_tap_n_s2x:5;
    };
}atb_demod_freq_feed_f_tap_n_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  main_path_index_s2x:5;
    };
}atb_demod_freq_main_path_index_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  right_multipath_idx:5;
    };
}atb_demod_freq_right_multipath_idx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  left_multipath_idx:5;
    };
}atb_demod_freq_left_multipath_idx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_s2x_0_7_0:8;
    };
}atb_demod_freq_c1_pll_s2x_0_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_s2x_0_15_8:8;
    };
}atb_demod_freq_c1_pll_s2x_0_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  c1_pll_s2x_0_16:1;
    };
}atb_demod_freq_c1_pll_s2x_0_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_s2x_0_7_0:8;
    };
}atb_demod_freq_c2_pll_s2x_0_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_s2x_0_15_8:8;
    };
}atb_demod_freq_c2_pll_s2x_0_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  c2_pll_s2x_0_16:1;
    };
}atb_demod_freq_c2_pll_s2x_0_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_s2x_1_7_0:8;
    };
}atb_demod_freq_c1_pll_s2x_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c1_pll_s2x_1_15_8:8;
    };
}atb_demod_freq_c1_pll_s2x_1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  c1_pll_s2x_1_16:1;
    };
}atb_demod_freq_c1_pll_s2x_1_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_s2x_1_7_0:8;
    };
}atb_demod_freq_c2_pll_s2x_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  c2_pll_s2x_1_15_8:8;
    };
}atb_demod_freq_c2_pll_s2x_1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  c2_pll_s2x_1_16:1;
    };
}atb_demod_freq_c2_pll_s2x_1_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  o_c1_fll_7_0:8;
    };
}atb_demod_freq_o_c1_fll_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  o_c1_fll_15_8:8;
    };
}atb_demod_freq_o_c1_fll_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  o_c1_fll_16:1;
    };
}atb_demod_freq_o_c1_fll_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  o_c2_fll_7_0:8;
    };
}atb_demod_freq_o_c2_fll_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  o_c2_fll_15_8:8;
    };
}atb_demod_freq_o_c2_fll_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  o_c2_fll_16:1;
    };
}atb_demod_freq_o_c2_fll_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  ro_pll_phi_s2x_high:3;
    };
}atb_demod_freq_ro_pll_phi_s2x_high_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_inv_sigma_ss2x_max_7_0:8;
    };
}atb_demod_freq_ro_inv_sigma_ss2x_max_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_inv_sigma_ss2x_max_15_8:8;
    };
}atb_demod_freq_ro_inv_sigma_ss2x_max_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_inv_sigma_ss2x_min_7_0:8;
    };
}atb_demod_freq_ro_inv_sigma_ss2x_min_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_inv_sigma_ss2x_min_15_8:8;
    };
}atb_demod_freq_ro_inv_sigma_ss2x_min_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  ss2_back_rst_source:6;
    };
}atb_demod_freq_ss2_back_rst_source_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_frame_sync_time_out_th1_7_0:8;
    };
}atb_demod_freq_params_frame_sync_time_out_th1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_frame_sync_time_out_th1_15_8:8;
    };
}atb_demod_freq_params_frame_sync_time_out_th1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_frame_sync_time_out_th2_7_0:8;
    };
}atb_demod_freq_params_frame_sync_time_out_th2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_frame_sync_time_out_th2_15_8:8;
    };
}atb_demod_freq_params_frame_sync_time_out_th2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_frame_sync_time_out_th3_7_0:8;
    };
}atb_demod_freq_params_frame_sync_time_out_th3_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_frame_sync_time_out_th3_15_8:8;
    };
}atb_demod_freq_params_frame_sync_time_out_th3_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_frame_sync_time_out_th4_7_0:8;
    };
}atb_demod_freq_params_frame_sync_time_out_th4_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_frame_sync_time_out_th4_15_8:8;
    };
}atb_demod_freq_params_frame_sync_time_out_th4_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_frame_sync_time_out_th5_7_0:8;
    };
}atb_demod_freq_params_frame_sync_time_out_th5_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_frame_sync_time_out_th5_15_8:8;
    };
}atb_demod_freq_params_frame_sync_time_out_th5_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_not_sync_num_track_th:3;
    };
}atb_demod_freq_params_not_sync_num_track_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_sync_num_add_inv_sync_num_track_th:3;
    };
}atb_demod_freq_params_sync_num_add_inv_sync_num_track_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_code_rate_enable_00:1;
    };
}atb_demod_freq_params_code_rate_enable_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_code_rate_enable_01:1;
    };
}atb_demod_freq_params_code_rate_enable_01_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_code_rate_enable_02:1;
    };
}atb_demod_freq_params_code_rate_enable_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_code_rate_enable_03:1;
    };
}atb_demod_freq_params_code_rate_enable_03_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_code_rate_enable_04:1;
    };
}atb_demod_freq_params_code_rate_enable_04_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_code_rate_order_00:3;
    };
}atb_demod_freq_params_code_rate_order_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_code_rate_order_01:3;
    };
}atb_demod_freq_params_code_rate_order_01_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_code_rate_order_02:3;
    };
}atb_demod_freq_params_code_rate_order_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_code_rate_order_03:3;
    };
}atb_demod_freq_params_code_rate_order_03_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_code_rate_order_04:3;
    };
}atb_demod_freq_params_code_rate_order_04_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_total_sync_num_th1:3;
    };
}atb_demod_freq_params_total_sync_num_th1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_total_sync_num_th2:3;
    };
}atb_demod_freq_params_total_sync_num_th2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_run_i_q_swap_state_flag:1;
    };
}atb_demod_freq_params_run_i_q_swap_state_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_qpsk_use_pilot_phase_ini_vco:1;
    };
}atb_demod_freq_params_qpsk_use_pilot_phase_ini_vco_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_header_pilot_refine_pll_cfo:1;
    };
}atb_demod_freq_params_use_header_pilot_refine_pll_cfo_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_refine_pll_cfo_after_pll_lock:1;
    };
}atb_demod_freq_params_refine_pll_cfo_after_pll_lock_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_cfo_refine1:3;
    };
}atb_demod_freq_params_alpha_cfo_refine1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_cfo_refine2:3;
    };
}atb_demod_freq_params_alpha_cfo_refine2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_cfo_refine3:3;
    };
}atb_demod_freq_params_alpha_cfo_refine3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_alpha_cfo_refine_w1:2;
    };
}atb_demod_freq_params_alpha_cfo_refine_w1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_alpha_cfo_refine_w2:2;
    };
}atb_demod_freq_params_alpha_cfo_refine_w2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_cfo_refine_time:5;
    };
}atb_demod_freq_params_cfo_refine_time_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_alpha_header_est_phase:4;
    };
}atb_demod_freq_params_alpha_header_est_phase_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_alpha_pilot_est_phase:4;
    };
}atb_demod_freq_params_alpha_pilot_est_phase_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_close_fll_when_pilot_enabled:1;
    };
}atb_demod_freq_params_close_fll_when_pilot_enabled_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_e_phi_limit_qpsk:8;
    };
}atb_demod_freq_params_e_phi_limit_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_e_phi_limit_8psk:8;
    };
}atb_demod_freq_params_e_phi_limit_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_e_phi_limit_8_8apsk:8;
    };
}atb_demod_freq_params_e_phi_limit_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_e_phi_limit_4_12apsk:8;
    };
}atb_demod_freq_params_e_phi_limit_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_e_phi_limit_4_12_16apsk:8;
    };
}atb_demod_freq_params_e_phi_limit_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_e_phi_limit_2_4_2apsk:8;
    };
}atb_demod_freq_params_e_phi_limit_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_e_phi_limit_4_12_16rbapsk:8;
    };
}atb_demod_freq_params_e_phi_limit_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_e_phi_limit_4_8_4_16apsk:8;
    };
}atb_demod_freq_params_e_phi_limit_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_e_phi_limit_16_16_16_16apsk:8;
    };
}atb_demod_freq_params_e_phi_limit_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_e_phi_limit_4_12_20_28apsk:8;
    };
}atb_demod_freq_params_e_phi_limit_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_e_phi_limit_8_16_20_20apsk:8;
    };
}atb_demod_freq_params_e_phi_limit_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t1_pilot:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_qpsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_8psk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_8_8apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_4_12apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_4_12_16apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_2_4_2apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_4_12_16rbapsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_4_8_4_16apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_16_16_16_16apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_4_12_20_28apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_8_16_20_20apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t2_pilot:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_qpsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_8psk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_8_8apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_4_12apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_4_12_16apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_2_4_2apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_4_12_16rbapsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_4_8_4_16apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_16_16_16_16apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_4_12_20_28apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_8_16_20_20apsk:5;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s2x_skip_state1_enable:1;
    };
}atb_demod_freq_params_s2x_skip_state1_enable_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_pre_equalizer_enable_s2x:1;
    };
}atb_demod_freq_params_pre_equalizer_enable_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_pre_main_path_index_s2x:5;
    };
}atb_demod_freq_params_pre_main_path_index_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_pre_feed_f_tap_n_s2x:5;
    };
}atb_demod_freq_params_pre_feed_f_tap_n_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_pre_feed_f_alpha_s2x:3;
    };
}atb_demod_freq_params_pre_feed_f_alpha_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_pre_delta_s2x:3;
    };
}atb_demod_freq_params_pre_delta_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pre_equ_ratio_th_7_0:8;
    };
}atb_demod_freq_params_pre_equ_ratio_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_pre_equ_ratio_th_11_8:4;
    };
}atb_demod_freq_params_pre_equ_ratio_th_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pre_equ_power_th_7_0:8;
    };
}atb_demod_freq_params_pre_equ_power_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_pre_equ_power_th_11_8:4;
    };
}atb_demod_freq_params_pre_equ_power_th_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_add_f_tap_n:4;
    };
}atb_demod_freq_params_add_f_tap_n_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_equalizer_1_in_middle_flag:1;
    };
}atb_demod_freq_params_equalizer_1_in_middle_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_min_feed_f_tap_n_s2x:5;
    };
}atb_demod_freq_params_min_feed_f_tap_n_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_pilot_to_train_flag_qpsk:1;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_pilot_to_train_flag_8psk:1;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_pilot_to_train_flag_8_8apsk:1;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_pilot_to_train_flag_4_12apsk:1;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_pilot_to_train_flag_4_12_16apsk:1;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_pilot_to_train_flag_2_4_2apsk:1;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_pilot_to_train_flag_4_12_16rbapsk:1;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_pilot_to_train_flag_4_8_4_16apsk:1;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_pilot_to_train_flag_16_16_16_16apsk:1;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_pilot_to_train_flag_4_12_20_28apsk:1;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_pilot_to_train_flag_8_16_20_20apsk:1;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_pilot_train_qpsk:3;
    };
}atb_demod_freq_params_alpha_pilot_train_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_pilot_train_8psk:3;
    };
}atb_demod_freq_params_alpha_pilot_train_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_pilot_train_8_8apsk:3;
    };
}atb_demod_freq_params_alpha_pilot_train_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_pilot_train_4_12apsk:3;
    };
}atb_demod_freq_params_alpha_pilot_train_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_pilot_train_4_12_16apsk:3;
    };
}atb_demod_freq_params_alpha_pilot_train_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_pilot_train_2_4_2apsk:3;
    };
}atb_demod_freq_params_alpha_pilot_train_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_pilot_train_4_12_16rbapsk:3;
    };
}atb_demod_freq_params_alpha_pilot_train_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_pilot_train_4_8_4_16apsk:3;
    };
}atb_demod_freq_params_alpha_pilot_train_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_pilot_train_16_16_16_16apsk:3;
    };
}atb_demod_freq_params_alpha_pilot_train_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_pilot_train_4_12_20_28apsk:3;
    };
}atb_demod_freq_params_alpha_pilot_train_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_alpha_pilot_train_8_16_20_20apsk:3;
    };
}atb_demod_freq_params_alpha_pilot_train_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c1_pll_0_4_12apsk_no_fll_no_pilot:8;
    };
}atb_demod_freq_params_c1_pll_0_4_12apsk_no_fll_no_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c2_pll_0_4_12apsk_no_fll_no_pilot:8;
    };
}atb_demod_freq_params_c2_pll_0_4_12apsk_no_fll_no_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c1_pll_1_4_12apsk_no_fll_no_pilot:8;
    };
}atb_demod_freq_params_c1_pll_1_4_12apsk_no_fll_no_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c2_pll_1_4_12apsk_no_fll_no_pilot:8;
    };
}atb_demod_freq_params_c2_pll_1_4_12apsk_no_fll_no_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_header_pn_set_state2_pll_flag:1;
    };
}atb_demod_freq_params_header_pn_set_state2_pll_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  params_dpfll_reset_cnt_th:3;
    };
}atb_demod_freq_params_dpfll_reset_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_alpha_pilot_train:1;
    };
}atb_demod_freq_params_use_alpha_pilot_train_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_s2_sigma_div2:1;
    };
}atb_demod_freq_params_s2_sigma_div2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_accu_mode:2;
    };
}atb_demod_freq_params_accu_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_fifo_mode_7_0:8;
    };
}atb_demod_freq_params_fifo_mode_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_fifo_mode_11_8:4;
    };
}atb_demod_freq_params_fifo_mode_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_add_f_tap_n_pn:4;
    };
}atb_demod_freq_params_add_f_tap_n_pn_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_min_feed_f_tap_n_s2x_pn:5;
    };
}atb_demod_freq_params_min_feed_f_tap_n_s2x_pn_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pre_equ_snr_th:8;
    };
}atb_demod_freq_params_pre_equ_snr_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_enable_hp_comp_vcm:1;
        RBus_UInt32  params_enable_hp_comp:1;
    };
}atb_demod_freq_params_enable_hp_comp_vcm_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_enable_hp_comp_bw_th:6;
    };
}atb_demod_freq_params_enable_hp_comp_bw_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_update_sigma_s2x:1;
    };
}atb_demod_freq_params_update_sigma_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  large_alpha_pll_2_0:3;
    };
}atb_demod_freq_large_alpha_pll_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_alpha_pll_en:1;
    };
}atb_demod_freq_params_alpha_pll_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_nolock_reset_en_1_0:2;
    };
}atb_demod_freq_params_nolock_reset_en_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c1_pll_s2x_0_7_0:8;
    };
}atb_demod_freq_params_c1_pll_s2x_0_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c1_pll_s2x_0_15_8:8;
    };
}atb_demod_freq_params_c1_pll_s2x_0_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_c1_pll_s2x_0_17_16:2;
    };
}atb_demod_freq_params_c1_pll_s2x_0_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c1_pll_s2x_1_7_0:8;
    };
}atb_demod_freq_params_c1_pll_s2x_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c1_pll_s2x_1_15_8:8;
    };
}atb_demod_freq_params_c1_pll_s2x_1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_c1_pll_s2x_1_17_16:2;
    };
}atb_demod_freq_params_c1_pll_s2x_1_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c1_pll_s2x_2_7_0:8;
    };
}atb_demod_freq_params_c1_pll_s2x_2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c1_pll_s2x_2_15_8:8;
    };
}atb_demod_freq_params_c1_pll_s2x_2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_c1_pll_s2x_2_17_16:2;
    };
}atb_demod_freq_params_c1_pll_s2x_2_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c2_pll_s2x_0_7_0:8;
    };
}atb_demod_freq_params_c2_pll_s2x_0_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c2_pll_s2x_0_15_8:8;
    };
}atb_demod_freq_params_c2_pll_s2x_0_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_c2_pll_s2x_0_17_16:2;
    };
}atb_demod_freq_params_c2_pll_s2x_0_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pre_equ_ratio_th_8psk_7_0:8;
    };
}atb_demod_freq_params_pre_equ_ratio_th_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_pre_equ_ratio_th_8psk_11_8:4;
    };
}atb_demod_freq_params_pre_equ_ratio_th_8psk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pre_equ_power_th_8psk_7_0:8;
    };
}atb_demod_freq_params_pre_equ_power_th_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_pre_equ_power_th_8psk_11_8:4;
    };
}atb_demod_freq_params_pre_equ_power_th_8psk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_phase_noise_eco:4;
    };
}atb_demod_freq_params_phase_noise_eco_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c2_pll_s2x_1_7_0:8;
    };
}atb_demod_freq_params_c2_pll_s2x_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c2_pll_s2x_1_15_8:8;
    };
}atb_demod_freq_params_c2_pll_s2x_1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_c2_pll_s2x_1_17_16:2;
    };
}atb_demod_freq_params_c2_pll_s2x_1_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c2_pll_s2x_2_7_0:8;
    };
}atb_demod_freq_params_c2_pll_s2x_2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_c2_pll_s2x_2_15_8:8;
    };
}atb_demod_freq_params_c2_pll_s2x_2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_c2_pll_s2x_2_17_16:2;
    };
}atb_demod_freq_params_c2_pll_s2x_2_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_cfo_correct_inv_sigma_thr_7_0:8;
    };
}atb_demod_freq_params_cfo_correct_inv_sigma_thr_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_cfo_correct_inv_sigma_thr_11_8:4;
    };
}atb_demod_freq_params_cfo_correct_inv_sigma_thr_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_cfo_correct_use_s_phase_noise_flag:1;
    };
}atb_demod_freq_params_cfo_correct_use_s_phase_noise_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_header_pn_qpsk_pilot_flag:1;
        RBus_UInt32  params_header_no_pn_qpsk_pilot_flag:1;
    };
}atb_demod_freq_params_header_pn_qpsk_pilot_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_header_phase_delta_thr_8psk:8;
    };
}atb_demod_freq_params_header_phase_delta_thr_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_header_phase_delta_thr_qpsk:8;
    };
}atb_demod_freq_params_header_phase_delta_thr_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_header_phase_delta_thr_s2x_modu_type:8;
    };
}atb_demod_freq_params_header_phase_delta_thr_s2x_modu_type_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pilot_phase_delta_thr_8psk:8;
    };
}atb_demod_freq_params_pilot_phase_delta_thr_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pilot_phase_delta_thr_qpsk:8;
    };
}atb_demod_freq_params_pilot_phase_delta_thr_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_pilot_phase_delta_thr_s2x_modu_type:8;
    };
}atb_demod_freq_params_pilot_phase_delta_thr_s2x_modu_type_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_header_sidx:7;
    };
}atb_demod_freq_params_header_sidx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_header_eidx:7;
    };
}atb_demod_freq_params_header_eidx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_pilot_sidx:7;
    };
}atb_demod_freq_params_pilot_sidx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  params_pilot_eidx:7;
    };
}atb_demod_freq_params_pilot_eidx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_phase_inv_sigma_thr_8psk_7_0:8;
    };
}atb_demod_freq_params_phase_inv_sigma_thr_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_phase_inv_sigma_thr_8psk_11_8:4;
    };
}atb_demod_freq_params_phase_inv_sigma_thr_8psk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_phase_inv_sigma_thr_qpsk_7_0:8;
    };
}atb_demod_freq_params_phase_inv_sigma_thr_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_phase_inv_sigma_thr_qpsk_11_8:4;
    };
}atb_demod_freq_params_phase_inv_sigma_thr_qpsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_phase_inv_sigma_thr_s2x_modu_type_7_0:8;
    };
}atb_demod_freq_params_phase_inv_sigma_thr_s2x_modu_type_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_phase_inv_sigma_thr_s2x_modu_type_11_8:4;
    };
}atb_demod_freq_params_phase_inv_sigma_thr_s2x_modu_type_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_phase_use_s2x_phase_noise_flag:1;
        RBus_UInt32  params_phase_eco_flag:1;
    };
}atb_demod_freq_params_phase_use_s2x_phase_noise_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_qpsk_ini_vco_dpfll_lock_flag:1;
    };
}atb_demod_freq_params_qpsk_ini_vco_dpfll_lock_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  params_pn_dpfll_lock_fail_blk_th:4;
    };
}atb_demod_freq_params_pn_dpfll_lock_fail_blk_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_alpha_pilot_reg_group_7_0:8;
    };
}atb_demod_freq_alpha_pilot_reg_group_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_alpha_pilot_reg_group_15_8:8;
    };
}atb_demod_freq_alpha_pilot_reg_group_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_alpha_pilot_reg_group_23_16:8;
    };
}atb_demod_freq_alpha_pilot_reg_group_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_alpha_pilot_reg_group_31_24:8;
    };
}atb_demod_freq_alpha_pilot_reg_group_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_alpha_pilot_reg_group_39_32:8;
    };
}atb_demod_freq_alpha_pilot_reg_group_39_32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_alpha_pilot_reg_group_47_40:8;
    };
}atb_demod_freq_alpha_pilot_reg_group_47_40_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_alpha_pilot_reg_group_55_48:8;
    };
}atb_demod_freq_alpha_pilot_reg_group_55_48_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  params_alpha_pilot_reg_group_57_56:2;
    };
}atb_demod_freq_alpha_pilot_reg_group_57_56_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rate_decide_pilot_phase_flag_7_0:8;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rate_decide_pilot_phase_flag_15_8:8;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rate_decide_pilot_phase_flag_23_16:8;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rate_decide_pilot_phase_flag_31_24:8;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rate_decide_pilot_phase_flag_39_32:8;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_39_32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rate_decide_pilot_phase_flag_47_40:8;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_47_40_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rate_decide_pilot_phase_flag_55_48:8;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_55_48_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  rate_decide_pilot_phase_flag_57_56:2;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_57_56_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_ept_depth_s2_7_0:8;
    };
}atb_demod_freq_cr_ept_depth_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_ept_depth_s2_8:1;
    };
}atb_demod_freq_cr_ept_depth_s2_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_ept_depth_t_7_0:8;
    };
}atb_demod_freq_cr_ept_depth_t_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_ept_depth_t_8:1;
    };
}atb_demod_freq_cr_ept_depth_t_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_ept_depth_t2_7_0:8;
    };
}atb_demod_freq_cr_ept_depth_t2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_ept_depth_t2_8:1;
    };
}atb_demod_freq_cr_ept_depth_t2_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_ful_depth_s2_7_0:8;
    };
}atb_demod_freq_cr_ful_depth_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  cr_ful_depth_s2_13_8:6;
    };
}atb_demod_freq_cr_ful_depth_s2_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_ful_depth_t_7_0:8;
    };
}atb_demod_freq_cr_ful_depth_t_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  cr_ful_depth_t_12_8:5;
    };
}atb_demod_freq_cr_ful_depth_t_12_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_ful_depth_t2_7_0:8;
    };
}atb_demod_freq_cr_ful_depth_t2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_ful_depth_t2_15_8:8;
    };
}atb_demod_freq_cr_ful_depth_t2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha1_s2_7_0:8;
    };
}atb_demod_freq_cr_pll_alpha1_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha1_s2_15_8:8;
    };
}atb_demod_freq_cr_pll_alpha1_s2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha1_sp_7_0:8;
    };
}atb_demod_freq_cr_pll_alpha1_sp_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha1_sp_15_8:8;
    };
}atb_demod_freq_cr_pll_alpha1_sp_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  cr_pll_alpha1_sp_19_16:4;
    };
}atb_demod_freq_cr_pll_alpha1_sp_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha1_t_7_0:8;
    };
}atb_demod_freq_cr_pll_alpha1_t_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha1_t_15_8:8;
    };
}atb_demod_freq_cr_pll_alpha1_t_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha1_t2_7_0:8;
    };
}atb_demod_freq_cr_pll_alpha1_t2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha1_t2_15_8:8;
    };
}atb_demod_freq_cr_pll_alpha1_t2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha2_s2_7_0:8;
    };
}atb_demod_freq_cr_pll_alpha2_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha2_s2_15_8:8;
    };
}atb_demod_freq_cr_pll_alpha2_s2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha2_sp_7_0:8;
    };
}atb_demod_freq_cr_pll_alpha2_sp_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha2_sp_15_8:8;
    };
}atb_demod_freq_cr_pll_alpha2_sp_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  cr_pll_alpha2_sp_19_16:4;
    };
}atb_demod_freq_cr_pll_alpha2_sp_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha2_t_7_0:8;
    };
}atb_demod_freq_cr_pll_alpha2_t_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha2_t_15_8:8;
    };
}atb_demod_freq_cr_pll_alpha2_t_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha2_t2_7_0:8;
    };
}atb_demod_freq_cr_pll_alpha2_t2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha2_t2_15_8:8;
    };
}atb_demod_freq_cr_pll_alpha2_t2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_pll_clz_s2:1;
    };
}atb_demod_freq_cr_pll_clz_s2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_pll_clz_t:1;
    };
}atb_demod_freq_cr_pll_clz_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_pll_clz_t2:1;
    };
}atb_demod_freq_cr_pll_clz_t2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_pll_samp_en_t2:1;
    };
}atb_demod_freq_cr_pll_samp_en_t2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_sf_rst_en_t:1;
    };
}atb_demod_freq_cr_sf_rst_en_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_target_depth_t_7_0:8;
    };
}atb_demod_freq_cr_target_depth_t_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  cr_target_depth_t_12_8:5;
    };
}atb_demod_freq_cr_target_depth_t_12_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_sfb_en:1;
    };
}atb_demod_freq_cr_sfb_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_lock_th_sp_7_0:8;
    };
}atb_demod_freq_cr_lock_th_sp_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_lock_num_sp_7_0:8;
    };
}atb_demod_freq_cr_lock_num_sp_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_lock_th_sfb_7_0:8;
    };
}atb_demod_freq_cr_lock_th_sfb_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_lock_num_sfb_7_0:8;
    };
}atb_demod_freq_cr_lock_num_sfb_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_pll_lock_sp:1;
    };
}atb_demod_freq_ro_pll_lock_sp_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ro_pll_lock_sfb:1;
    };
}atb_demod_freq_ro_pll_lock_sfb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_target_depth_s2_7_0:8;
    };
}atb_demod_freq_cr_target_depth_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  cr_target_depth_s2_13_8:6;
    };
}atb_demod_freq_cr_target_depth_s2_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_target_depth_t2_7_0:8;
    };
}atb_demod_freq_cr_target_depth_t2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_target_depth_t2_15_8:8;
    };
}atb_demod_freq_cr_target_depth_t2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_delay_cmp_num_7_0:8;
    };
}atb_demod_freq_cr_delay_cmp_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_frm_sync_en:1;
    };
}atb_demod_freq_cr_frm_sync_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_err_det_th_7_0:8;
    };
}atb_demod_freq_cr_err_det_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_frm_alpha_t2_7_0:8;
    };
}atb_demod_freq_cr_frm_alpha_t2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_frm_alpha_s2_7_0:8;
    };
}atb_demod_freq_cr_frm_alpha_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_frm_alpha_t_7_0:8;
    };
}atb_demod_freq_cr_frm_alpha_t_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_sfb_en_t:1;
    };
}atb_demod_freq_cr_sfb_en_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_sfb_en_s2:1;
    };
}atb_demod_freq_cr_sfb_en_s2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_use_sync_en_t2:1;
    };
}atb_demod_freq_cr_use_sync_en_t2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_pll_samp_en_t:1;
    };
}atb_demod_freq_cr_pll_samp_en_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_pll_samp_en_s2:1;
    };
}atb_demod_freq_cr_pll_samp_en_s2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_byte_per_samp_en_t2:1;
    };
}atb_demod_freq_cr_byte_per_samp_en_t2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_byte_per_samp_en_t:1;
    };
}atb_demod_freq_cr_byte_per_samp_en_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_byte_per_samp_en_s2:1;
    };
}atb_demod_freq_cr_byte_per_samp_en_s2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_nco_imag_t2:1;
    };
}atb_demod_freq_cr_nco_imag_t2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_nco_imag_t:1;
    };
}atb_demod_freq_cr_nco_imag_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_nco_imag_s2:1;
    };
}atb_demod_freq_cr_nco_imag_s2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_use_sync_en_t:1;
    };
}atb_demod_freq_cr_use_sync_en_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_sfb_djb_depth_7_0:8;
    };
}atb_demod_freq_ro_sfb_djb_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_sfb_djb_depth_15_8:8;
    };
}atb_demod_freq_ro_sfb_djb_depth_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_djb_depth_7_0:8;
    };
}atb_demod_freq_ro_dat_djb_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_dat_djb_depth_15_8:8;
    };
}atb_demod_freq_ro_dat_djb_depth_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_djb_depth_7_0:8;
    };
}atb_demod_freq_ro_cmm_djb_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  ro_cmm_djb_depth_15_8:8;
    };
}atb_demod_freq_ro_cmm_djb_depth_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_dj_buf_mgn_7_0:8;
    };
}atb_demod_freq_cr_dj_buf_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_dj_buf_mgn_15_8:8;
    };
}atb_demod_freq_cr_dj_buf_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_nco_imag_c2:1;
    };
}atb_demod_freq_cr_nco_imag_c2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_pll_clz_c2:1;
    };
}atb_demod_freq_cr_pll_clz_c2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha1_c2_7_0:8;
    };
}atb_demod_freq_cr_pll_alpha1_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha1_c2_15_8:8;
    };
}atb_demod_freq_cr_pll_alpha1_c2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha2_c2_7_0:8;
    };
}atb_demod_freq_cr_pll_alpha2_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_pll_alpha2_c2_15_8:8;
    };
}atb_demod_freq_cr_pll_alpha2_c2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_ful_depth_c2_7_0:8;
    };
}atb_demod_freq_cr_ful_depth_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_ful_depth_c2_15_8:8;
    };
}atb_demod_freq_cr_ful_depth_c2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_ept_depth_c2_7_0:8;
    };
}atb_demod_freq_cr_ept_depth_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_ept_depth_c2_8:1;
    };
}atb_demod_freq_cr_ept_depth_c2_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_target_depth_c2_7_0:8;
    };
}atb_demod_freq_cr_target_depth_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_target_depth_c2_15_8:8;
    };
}atb_demod_freq_cr_target_depth_c2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_pll_samp_en_c2:1;
    };
}atb_demod_freq_cr_pll_samp_en_c2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_byte_per_samp_en_c2:1;
    };
}atb_demod_freq_cr_byte_per_samp_en_c2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  cr_frm_alpha_c2_7_0:8;
    };
}atb_demod_freq_cr_frm_alpha_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  cr_use_sync_en_c2:1;
    };
}atb_demod_freq_cr_use_sync_en_c2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  dvbt_auto_srch_head:1;
    };
}atb_demod_freq_dvbt_auto_srch_head_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  packet_sync_th:7;
    };
}atb_demod_freq_packet_sync_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:25;
        RBus_UInt32  packet_sync_th_ph2:7;
    };
}atb_demod_freq_packet_sync_th_ph2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pkt_error_window_7_0:8;
    };
}atb_demod_freq_pkt_error_window_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pkt_error_window_15_8:8;
    };
}atb_demod_freq_pkt_error_window_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_corr_bits_7_0:8;
    };
}atb_demod_freq_rs_corr_bits_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_corr_bits_15_8:8;
    };
}atb_demod_freq_rs_corr_bits_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_corr_bytes_7_0:8;
    };
}atb_demod_freq_rs_corr_bytes_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_corr_bytes_15_8:8;
    };
}atb_demod_freq_rs_corr_bytes_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_pkt_errors_7_0:8;
    };
}atb_demod_freq_rs_pkt_errors_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_pkt_errors_15_8:8;
    };
}atb_demod_freq_rs_pkt_errors_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  ber_active:1;
    };
}atb_demod_freq_ber_active_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  fec_lock_frms:8;
    };
}atb_demod_freq_fec_lock_frms_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:29;
        RBus_UInt32  dec_ite_max:3;
    };
}atb_demod_freq_dec_ite_max_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbc_long_err_wnd_7_0:8;
    };
}atb_demod_freq_dvbc_long_err_wnd_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbc_long_err_wnd_15_8:8;
    };
}atb_demod_freq_dvbc_long_err_wnd_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbc_long_err_wnd_23_16:8;
    };
}atb_demod_freq_dvbc_long_err_wnd_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbc_long_err_wnd_31_24:8;
    };
}atb_demod_freq_dvbc_long_err_wnd_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbc_long_err_cnt_7_0:8;
    };
}atb_demod_freq_dvbc_long_err_cnt_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbc_long_err_cnt_15_8:8;
    };
}atb_demod_freq_dvbc_long_err_cnt_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbc_long_err_cnt_23_16:8;
    };
}atb_demod_freq_dvbc_long_err_cnt_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbc_long_err_cnt_31_24:8;
    };
}atb_demod_freq_dvbc_long_err_cnt_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  fec_lock:1;
    };
}atb_demod_freq_fec_lock_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbt_nofec_rst_thr:8;
    };
}atb_demod_freq_dvbt_nofec_rst_thr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  dvbc_wdog_thr:8;
    };
}atb_demod_freq_dvbc_wdog_thr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_16qam1_2:6;
    };
}atb_demod_freq_params_llr_scale_16qam1_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_16qam2_3:6;
    };
}atb_demod_freq_params_llr_scale_16qam2_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_16qam3_4:6;
    };
}atb_demod_freq_params_llr_scale_16qam3_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_16qam5_6:6;
    };
}atb_demod_freq_params_llr_scale_16qam5_6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_16qam7_8:6;
    };
}atb_demod_freq_params_llr_scale_16qam7_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_64qam1_2:6;
    };
}atb_demod_freq_params_llr_scale_64qam1_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_64qam2_3:6;
    };
}atb_demod_freq_params_llr_scale_64qam2_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_64qam3_4:6;
    };
}atb_demod_freq_params_llr_scale_64qam3_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_64qam5_6:6;
    };
}atb_demod_freq_params_llr_scale_64qam5_6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_64qam7_8:6;
    };
}atb_demod_freq_params_llr_scale_64qam7_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_qpsk1_2:6;
    };
}atb_demod_freq_params_llr_scale_qpsk1_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_qpsk2_3:6;
    };
}atb_demod_freq_params_llr_scale_qpsk2_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_qpsk3_4:6;
    };
}atb_demod_freq_params_llr_scale_qpsk3_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_qpsk5_6:6;
    };
}atb_demod_freq_params_llr_scale_qpsk5_6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:26;
        RBus_UInt32  params_llr_scale_qpsk7_8:6;
    };
}atb_demod_freq_params_llr_scale_qpsk7_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_right_byte_num_th:5;
    };
}atb_demod_freq_params_right_byte_num_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_right_byte_num_th_02:5;
    };
}atb_demod_freq_params_right_byte_num_th_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  vit2_fifo_full_ro:4;
    };
}atb_demod_freq_vit2_fifo_full_ro_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:28;
        RBus_UInt32  vit3_fifo_full_ro:4;
    };
}atb_demod_freq_vit3_fifo_full_ro_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  vit_fifofull:1;
    };
}atb_demod_freq_vit_fifofull_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  iter_improve_fec_en:1;
    };
}atb_demod_freq_vit_iter_fec_improve_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  right_b8_th:2;
        RBus_UInt32  too_much_b8_th:2;
        RBus_UInt32  local_and_receive_sync_byte_diff_th2:2;
        RBus_UInt32  local_and_receive_sync_byte_diff_th1:2;
    };
}atb_demod_freq_local_and_receive_sync_byte_diff_th1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  sync_num_add_inv_sync_num_th:4;
        RBus_UInt32  not_sync_num_th:4;
    };
}atb_demod_freq_not_sync_num_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:30;
        RBus_UInt32  local_and_receive_sync_byte_diff_th0:2;
    };
}atb_demod_freq_local_and_receive_sync_byte_diff_th0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_add_tei_flag:1;
    };
}atb_demod_freq_params_add_tei_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pkt_error_window_1st_7_0:8;
    };
}atb_demod_freq_pkt_error_window_1st_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  pkt_error_window_1st_15_8:8;
    };
}atb_demod_freq_pkt_error_window_1st_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_corr_bits_1st_7_0:8;
    };
}atb_demod_freq_rs_corr_bits_1st_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_corr_bits_1st_15_8:8;
    };
}atb_demod_freq_rs_corr_bits_1st_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_corr_bits_1st_23_16:8;
    };
}atb_demod_freq_rs_corr_bits_1st_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_corr_bytes_1st_7_0:8;
    };
}atb_demod_freq_rs_corr_bytes_1st_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_corr_bytes_1st_15_8:8;
    };
}atb_demod_freq_rs_corr_bytes_1st_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_pkt_errors_1st_7_0:8;
    };
}atb_demod_freq_rs_pkt_errors_1st_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_pkt_errors_1st_15_8:8;
    };
}atb_demod_freq_rs_pkt_errors_1st_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  rs_corr_bits_high_7_0:8;
    };
}atb_demod_freq_rs_corr_bits_high_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_is_two_part_decision_flag:1;
    };
}atb_demod_freq_params_is_two_part_decision_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:31;
        RBus_UInt32  params_use_l1plp_bypass:1;
    };
}atb_demod_freq_params_use_l1plp_bypass_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_robust_dec_th1:8;
    };
}atb_demod_freq_params_robust_dec_th1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_robust_dec_th2:8;
    };
}atb_demod_freq_params_robust_dec_th2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_robust_th1_1:8;
    };
}atb_demod_freq_params_robust_th1_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_robust_th1_2:8;
    };
}atb_demod_freq_params_robust_th1_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_robust_th2_1:8;
    };
}atb_demod_freq_params_robust_th2_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_robust_th2_2:8;
    };
}atb_demod_freq_params_robust_th2_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_hem_dec_th1:8;
    };
}atb_demod_freq_params_hem_dec_th1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_hem_dec_th2:8;
    };
}atb_demod_freq_params_hem_dec_th2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_hem_th1_1:8;
    };
}atb_demod_freq_params_hem_th1_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_hem_th1_2:8;
    };
}atb_demod_freq_params_hem_th1_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_hem_th2_1:8;
    };
}atb_demod_freq_params_hem_th2_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:24;
        RBus_UInt32  params_hem_th2_2:8;
    };
}atb_demod_freq_params_hem_th2_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  res1:27;
        RBus_UInt32  params_headernotdetection_times:5;
    };
}atb_demod_freq_params_headernotdetection_times_RBUS;

#else //apply LITTLE_ENDIAN

//======ATB_DEMOD_FREQ register structure define==========

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_cycle_en_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_cycle_en_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_test_mode_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_test_mode_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_monitor_clr:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ldpc_monitor_clr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_frm_err_wnd_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_frm_err_wnd_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_frm_err_wnd_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_frm_err_wnd_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_frm_err_wnd_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_frm_err_wnd_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_frm_err_wnd_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_frm_err_wnd_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_iter_num_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_ldpc_iter_num_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_frm_err_cnt_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_frm_err_cnt_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_frm_err_cnt_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_frm_err_cnt_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_frm_err_cnt_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_frm_err_cnt_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_frm_err_cnt_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_frm_err_cnt_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ber_err_cnt_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ber_err_cnt_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ber_err_cnt_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ber_err_cnt_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ber_err_cnt_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ber_err_cnt_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ber_err_cnt_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ber_err_cnt_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_cfg_addr_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_cfg_addr_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_cfg_dat_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_cfg_dat_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_cfg_en_0:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ldpc_cfg_en_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_cycle_long_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_cycle_long_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_cycle_short_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ldpc_cycle_short_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ldpc_offset_2_0:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_ldpc_offset_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ber_tuning_bypass_bch:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_ber_tuning_bypass_bch_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_ber_tuning_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_ldpc_ber_tuning_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_ber_tuning_alpha_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_ldpc_ber_tuning_alpha_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ber_tuning_stable_time_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_ber_tuning_stable_time_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_00_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_01_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_02_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_03_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_03_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_04_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_04_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_05_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_05_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_06_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_06_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_07_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_07_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_08_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_08_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_09_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_09_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_10_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_10_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_11_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_11_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_12_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_13_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_14_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_14_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_thr_15_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_iter_num_thr_15_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_00_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_00_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_00_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_00_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_01_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_01_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_01_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_01_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_02_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_02_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_02_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_02_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_02_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_03_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_03_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_03_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_03_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_03_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_03_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_04_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_04_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_04_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_04_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_04_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_04_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_05_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_05_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_05_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_05_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_05_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_05_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_06_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_06_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_06_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_06_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_06_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_06_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_07_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_07_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_07_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_07_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_07_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_07_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_08_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_08_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_08_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_08_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_08_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_08_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_09_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_09_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_09_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_09_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_09_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_09_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_10_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_10_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_10_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_10_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_10_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_10_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_11_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_11_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_11_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_11_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_11_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_11_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_12_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_12_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_12_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_12_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_12_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_13_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_13_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_13_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_13_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_13_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_14_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_14_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_14_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_14_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_inv_ber_table_14_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_inv_ber_table_14_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2x_ldpc_config_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_s2x_ldpc_config_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2x_ldpc_config_iter_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_s2x_ldpc_config_iter_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2x_ldpc_config_cycle_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2x_ldpc_config_cycle_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_iter_num_max_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s2x_iter_num_max_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_45m_coef_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_ldpc_45m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_40m_coef_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_ldpc_40m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_35m_coef_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_ldpc_35m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_30m_coef_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_ldpc_30m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_25m_coef_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_ldpc_25m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_20m_coef_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_ldpc_20m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_15m_coef_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_ldpc_15m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_10m_coef_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_ldpc_10m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_05m_coef_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_ldpc_05m_coef_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_mode:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_iter_num_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_cycle_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_ldpc_cycle_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_cycle_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_ldpc_cycle_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_cycle_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_ldpc_cycle_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_cycle_32apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_ldpc_cycle_32apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_iter_win_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_ldpc_iter_win_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_iter_win_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_ldpc_iter_win_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_ldpc_iter_num_sum_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_ldpc_iter_num_sum_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_ldpc_iter_num_sum_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_ldpc_iter_num_sum_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_ldpc_iter_num_sum_21_16:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_ro_ldpc_iter_num_sum_21_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_iter_num_vcm_mode:1;
        RBus_UInt32  params_iter_num_new_mode:1;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_iter_num_vcm_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_l1_mod_vcm_ro_3_0:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_l1_mod_vcm_ro_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ldpc_rate_vcm_ro_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_ldpc_rate_vcm_ro_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_bbp_mod_acq_thr_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_bbp_mod_acq_thr_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_bbp_mod_acq_thr_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_bbp_mod_acq_thr_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_bypass_bbf_scramb:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_bypass_bbf_scramb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_bypass_bch:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_bypass_bch_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_mod_acq_right_thr:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_mod_acq_right_thr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_mod_acq_right_thr:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_mod_acq_right_thr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_bbp_hdp:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_bbp_hdp_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_bbp_mod_acq:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_bbp_mod_acq_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_bbp_pro:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_bbp_pro_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_bbp_pro2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_bbp_pro2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_bbp_pro3:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_bbp_pro3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_bbp_tei:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_bbp_tei_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_bbp_tei1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_bbp_tei1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_bbp_hdp:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_bbp_hdp_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_bbp_mod_acq:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_bbp_mod_acq_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_bbp_pro:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_bbp_pro_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_bbp_pro2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_bbp_pro2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_bbp_pro3:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_bbp_pro3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_bbp_tei:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_bbp_tei_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_bbp_tei1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_bbp_tei1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_bbp_err_clr:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_bbp_err_clr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_bbp_err_enb:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_bbp_err_enb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_bbp_tsr:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_bbp_tsr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_bbp_err_clr:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_bbp_err_clr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_bbp_err_enb:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_bbp_err_enb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_bbp_tsr:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_bbp_tsr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_inband:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_inband_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_inband:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_inband_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_issy_exist:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_issy_exist_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_add_tim_frc_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_add_tim_frc_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_clk_rate_smp_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_clk_rate_smp_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_clk_rate_smp_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_clk_rate_smp_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_clk_rate_smp_21_16:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_par_clk_rate_smp_21_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_djbuf_ful_fstout_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_cmm_djbuf_ful_fstout_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_djbuf_fulout_pktnum_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_djbuf_fulout_pktnum_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_djbuf_fulout_pktnum_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_djbuf_fulout_pktnum_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_inband_mod_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_cmm_inband_mod_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_init_pkt_num_min_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_init_pkt_num_min_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_init_pkt_num_min_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_init_pkt_num_min_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_init_src_min_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_cmm_init_src_min_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_pll_cmps_atbufept_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_cmm_pll_cmps_atbufept_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_pll_cmps_atbufful_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_cmm_pll_cmps_atbufful_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_updt_pkt_num_min_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_updt_pkt_num_min_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_updt_pkt_num_min_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_updt_pkt_num_min_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_updt_src_min_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_cmm_updt_src_min_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_djbuf_ful_fstout_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_dat_djbuf_ful_fstout_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_djbuf_fulout_pktnum_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_djbuf_fulout_pktnum_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_djbuf_fulout_pktnum_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_djbuf_fulout_pktnum_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_inband_mod_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_dat_inband_mod_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_init_pkt_num_min_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_init_pkt_num_min_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_init_pkt_num_min_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_init_pkt_num_min_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_init_src_min_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_dat_init_src_min_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_pll_cmps_atbufept_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_dat_pll_cmps_atbufept_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_pll_cmps_atbufful_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_dat_pll_cmps_atbufful_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_updt_pkt_num_min_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_updt_pkt_num_min_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_updt_pkt_num_min_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_updt_pkt_num_min_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_updt_src_min_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_dat_updt_src_min_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_frc_wat_cmm_inband:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_frc_wat_cmm_inband_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_frc_wat_dat_inband:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_frc_wat_dat_inband_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_fst_out_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_fst_out_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_fst_out_intv_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_fst_out_intv_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_fst_out_intv_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_fst_out_intv_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_int_stage_pkt_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_int_stage_pkt_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_int_stage_pkt_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_int_stage_pkt_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_cov_alp1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_cov_alp1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_cov_alp1_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_cov_alp1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_cov_alp2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_cov_alp2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_cov_alp2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_cov_alp2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_err_rst_dif_mgn_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_err_rst_dif_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_err_rst_dif_mgn_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_err_rst_dif_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_err_rst_num_mgn_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_err_rst_num_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_err_rst_num_mgn_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_err_rst_num_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_int_alp1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_int_alp1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_int_alp1_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_int_alp1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_int_alp2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_int_alp2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_int_alp2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_int_alp2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_intv_max_val_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_intv_max_val_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_intv_max_val_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_intv_max_val_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_intv_max_val_19_16:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_par_iscr_pll_intv_max_val_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_intv_max_val_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_iscr_pll_intv_max_val_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_intv_min_val_mgn_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_intv_min_val_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_intv_min_val_mgn_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_intv_min_val_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_mid_alp1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_mid_alp1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_mid_alp1_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_mid_alp1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_mid_alp2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_mid_alp2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_pll_mid_alp2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_pll_mid_alp2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_src_sel:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_par_iscr_src_sel_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_mid_stage_pkt_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_mid_stage_pkt_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_mid_stage_pkt_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_mid_stage_pkt_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_self_intv_set_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_self_intv_set_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_self_intv_set_val_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_self_intv_set_val_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_self_intv_set_val_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_self_intv_set_val_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_sys_ts_rto_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_sys_ts_rto_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_sys_ts_rto_14_8:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_par_sys_ts_rto_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_tsfifo_ctrl_bufrd:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_tsfifo_ctrl_bufrd_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_tto_dif_mgn_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_tto_dif_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_tto_dif_mgn_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_tto_dif_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_tto_rnd_gap_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_tto_rnd_gap_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_tto_rnd_gap_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_tto_rnd_gap_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_wait_time_cmps_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_par_wait_time_cmps_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_bbf_mod:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_cmm_bbf_mod_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_bbp_err_cod_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_bbp_err_cod_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_bbp_state:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_cmm_bbp_state_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_dfl_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_dfl_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_dfl_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_dfl_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_dfl_first_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_dfl_first_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_dfl_first_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_dfl_first_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_dfl_use_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_dfl_use_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_dfl_use_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_dfl_use_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_issy_3:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_cmm_issy_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_issyi:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_cmm_issyi_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_mattype_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_mattype_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_mattype_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_mattype_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_npd:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_cmm_npd_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_c2_code_rate_2_0:3;
        RBus_UInt32  ro_c2_modu_type_2_0:3;
        RBus_UInt32  ro_c2_fec_type:1;
        RBus_UInt32  ro_cmm_sync_bit7:1;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_c2_code_rate_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_syncd_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_syncd_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_syncd_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_syncd_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_upl_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_upl_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_upl_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_upl_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_bbf_mod:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_dat_bbf_mod_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_bbp_err_cod_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_bbp_err_cod_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_bbp_state:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_dat_bbp_state_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_dfl_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_dfl_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_dfl_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_dfl_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_dfl_first_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_dfl_first_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_dfl_first_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_dfl_first_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_dfl_use_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_dfl_use_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_dfl_use_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_dfl_use_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_issy_3:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_dat_issy_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_issyi:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_dat_issyi_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_mattype_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_mattype_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_mattype_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_mattype_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_npd:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_dat_npd_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_sync_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_sync_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_syncd_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_syncd_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_syncd_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_syncd_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_upl_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_upl_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_upl_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_upl_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  buf_empty_err_rst:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_buf_empty_err_rst_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  iscr_pll_err_rst:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_iscr_pll_err_rst_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tto_dif_big_err_rst:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_tto_dif_big_err_rst_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  iscr_pll_updt_val_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_iscr_pll_updt_val_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  iscr_pll_updt_val_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_iscr_pll_updt_val_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  iscr_pll_updt_val_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_iscr_pll_updt_val_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c_bufs_r_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c_bufs_r_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c_bufs_r_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c_bufs_r_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c_bufs_r_22_16:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_c_bufs_r_22_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  d_bufs_r_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_d_bufs_r_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  d_bufs_r_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_d_bufs_r_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  d_bufs_r_22_16:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_d_bufs_r_22_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ldpc_pre_cnt_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_ldpc_pre_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ldpc_pre_cnt_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_ldpc_pre_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ldpc_pst_cnt_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_ldpc_pst_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ldpc_pst_cnt_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_ldpc_pst_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ldpc_dat_cnt_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_ldpc_dat_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ldpc_dat_cnt_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_ldpc_dat_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ldpc_cmm_cnt_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_ldpc_cmm_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ldpc_cmm_cnt_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_ldpc_cmm_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_frame_pkt_frc_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_frame_pkt_frc_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_frame_pkt_frc_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_frame_pkt_frc_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_frame_pkt_int_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_frame_pkt_int_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_frame_pkt_int_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_frame_pkt_int_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pkt_sym_frc:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pkt_sym_frc_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pkt_sym_int_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pkt_sym_int_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pkt_sym_int_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pkt_sym_int_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_self_comp_max:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_par_self_comp_max_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_self_comp_min:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_par_self_comp_min_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_fifo_empty_num:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_fifo_empty_num_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_fifo_rd_begin_num:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_fifo_rd_begin_num_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tso_ssi_sync_hold_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_tso_ssi_sync_hold_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  short_tto_delta_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_short_tto_delta_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  short_tto_delta_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_short_tto_delta_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  short_tto_delta_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_short_tto_delta_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  short_tto_delta_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_short_tto_delta_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  long_tto_delta_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_long_tto_delta_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  long_tto_delta_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_long_tto_delta_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  long_tto_delta_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_long_tto_delta_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  long_tto_delta_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_long_tto_delta_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmm_bbp_err:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cmm_bbp_err_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dat_bbp_err:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_dat_bbp_err_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_rst_enb:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_mac_rst_enb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_wch_enb:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_mac_wch_enb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_rst_tab:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_mac_rst_tab_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_rst_tab_cln:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_mac_rst_tab_cln_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pre_cnt_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pre_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pre_cnt_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pre_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pst_cnt_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pst_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pst_cnt_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pst_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_cnt_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_cnt_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_cnt_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_cnt_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pre_conerr_rst_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pre_conerr_rst_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pre_conerr_rst_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pre_conerr_rst_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pst_conerr_rst_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pst_conerr_rst_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pst_conerr_rst_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pst_conerr_rst_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_conerr_rst_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_conerr_rst_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_conerr_rst_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_conerr_rst_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_conerr_rst_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_conerr_rst_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_conerr_rst_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_conerr_rst_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pre_bch_err_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pre_bch_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pre_bch_err_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pre_bch_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pst_bch_err_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pst_bch_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pst_bch_err_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pst_bch_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dat_bch_err_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dat_bch_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dat_bch_err_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dat_bch_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmm_bch_err_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cmm_bch_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmm_bch_err_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cmm_bch_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_wdg_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_wdg_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_wdg_th_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_wdg_th_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_rst_enb2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_mac_rst_enb2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_wch_enb2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_mac_wch_enb2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pre_allerr_rst_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pre_allerr_rst_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pre_allerr_rst_th_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pre_allerr_rst_th_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pst_allerr_rst_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pst_allerr_rst_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pst_allerr_rst_th_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pst_allerr_rst_th_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_allerr_rst_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_allerr_rst_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_allerr_rst_th_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_allerr_rst_th_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_allerr_rst_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_allerr_rst_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_allerr_rst_th_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_allerr_rst_th_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pre_allerr_cnt_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pre_allerr_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pre_allerr_cnt_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pre_allerr_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pst_allerr_cnt_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pst_allerr_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pst_allerr_cnt_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_pst_allerr_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_allerr_cnt_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_allerr_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_allerr_cnt_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_allerr_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_allerr_cnt_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_allerr_cnt_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_allerr_cnt_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_allerr_cnt_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ber_rst_cnt:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ber_rst_cnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_bch_right:1;
        RBus_UInt32  ro_dat_bch_error:1;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_ro_dat_bch_right_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_bch_right:1;
        RBus_UInt32  ro_cmm_bch_error:1;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_ro_cmm_bch_right_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pre_ldpc_err_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pre_ldpc_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pre_ldpc_err_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pre_ldpc_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pst_ldpc_err_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pst_ldpc_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pst_ldpc_err_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pst_ldpc_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dat_ldpc_err_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dat_ldpc_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dat_ldpc_err_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dat_ldpc_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmm_ldpc_err_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cmm_ldpc_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cmm_ldpc_err_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cmm_ldpc_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_rst_tab2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_mac_rst_tab2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_first_tto_ctrl:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_first_tto_ctrl_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_head_rst_th:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_head_rst_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  bbh_crc_rst_enb:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_bbh_crc_rst_enb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  crc_right_cnt_th:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_crc_right_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_bch_sram_depth_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_bch_sram_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_bch_sram_depth_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_ro_bch_sram_depth_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_bbp_mod_acq2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_bbp_mod_acq2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_bbp_tsr2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_bbp_tsr2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_drop2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_drop2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tso_ssi_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_tso_ssi_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tso_edge_mode:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_tso_edge_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tso_constclk_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_tso_constclk_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tso_loc_inv_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_tso_loc_inv_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tso_ssi_lsb_fst:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_tso_ssi_lsb_fst_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tso_chg_head_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_tso_chg_head_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  tso_out_atsync:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_tso_out_atsync_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_null_ts_cont:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_null_ts_cont_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_lock:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ts_lock_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ber_range_s2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_ber_range_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ber_range_s2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_ber_range_s2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ber_range_s2_19_16:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_par_ber_range_s2_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_ber_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_ber_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_ber_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cmm_ber_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cmm_ber_range_19_16:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_par_cmm_ber_range_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_ber_range_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_ber_range_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_ber_range_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_dat_ber_range_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_dat_ber_range_19_16:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_par_dat_ber_range_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_bit_err_num_s2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_bit_err_num_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_bit_err_num_s2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_bit_err_num_s2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_bit_err_num_s2_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_bit_err_num_s2_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_bit_err_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_bit_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_bit_err_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_bit_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_bit_err_num_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_bit_err_num_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_bit_err_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_bit_err_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_bit_err_num_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_bit_err_num_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_bit_err_num_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_bit_err_num_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_mac_err_rst_num_s2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_mac_err_rst_num_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_bch_lock_max_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_bch_lock_max_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_bch_lock_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_bch_lock_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_bch_unlock_step_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_bch_unlock_step_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_bch_lock:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_bch_lock_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ts_lock_max_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_ts_lock_max_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ts_lock_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_ts_lock_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_ts_unlock_step_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_ts_unlock_step_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_ts_lock:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_ts_lock_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_mac_out_th_s2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_mac_out_th_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pcr_wnd_len_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_par_pcr_wnd_len_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_pcr_k_3_0:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_par_pcr_k_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pcr_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pcr_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pcr_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pcr_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_clk_dly_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_clk_dly_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_sync_dly_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_sync_dly_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_vld_dly_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_vld_dly_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_wdg_th_2m_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_wdg_th_2m_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_wdg_th_2m_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_wdg_th_2m_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_wdg_th_5m_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_wdg_th_5m_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_wdg_th_5m_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_wdg_th_5m_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_wdg_th_l10m_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_wdg_th_l10m_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_wdg_th_l10m_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_wdg_th_l10m_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_wdg_th_s10m_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_wdg_th_s10m_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_wdg_th_s10m_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_wdg_th_s10m_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_tto_dif_mgn_shft_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_cr_tto_dif_mgn_shft_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_tto_dif_mgn_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_tto_dif_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_tto_dif_mgn_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_tto_dif_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_tto_val_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_tto_val_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_tto_val_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_tto_val_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_tto_val_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_tto_val_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_tto_val_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_tto_val_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_tto_val_39_32:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_tto_val_39_32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_tto_val_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_tto_val_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_tto_val_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_tto_val_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_tto_val_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_tto_val_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_tto_val_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_tto_val_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_tto_val_39_32:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_tto_val_39_32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_dj_ept_rst_duration_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_dj_ept_rst_duration_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_dj_ept_rst_duration_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_dj_ept_rst_duration_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_dj_ept_rst_times_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_dj_ept_rst_times_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pcr_st_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pcr_st_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_random_ts_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_random_ts_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_random_ts_rate_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_random_ts_rate_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_random_ts_rate_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_random_ts_rate_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_rst_enb3_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_mac_rst_enb3_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_wch_enb3_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_mac_wch_enb3_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_rst_tab3_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_mac_rst_tab3_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dj_depth_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dj_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dj_depth_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dj_depth_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pcr_max_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pcr_max_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pcr_max_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pcr_max_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pcr_min_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pcr_min_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pcr_min_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pcr_min_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_tto_rst_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_tto_rst_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dj1_ovflow:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_dj1_ovflow_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dj1_depth_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dj1_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dj1_depth_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dj1_depth_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dj2_ovflow:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_dj2_ovflow_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dj2_depth_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dj2_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dj2_depth_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dj2_depth_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_allerr_rst_mode:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_allerr_rst_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_iscr_comp_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_iscr_comp_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_iscr_dif_mgn_shft_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_cr_iscr_dif_mgn_shft_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_dif_mgn_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_dif_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_dif_mgn_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_dif_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_iscr_rst_mgn_shft_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_cr_iscr_rst_mgn_shft_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_rst_mgn_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_rst_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_iscr_rst_mgn_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_iscr_rst_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_iscr_rst_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_iscr_rst_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  reg_pid_for_check_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_reg_pid_for_check_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  reg_pid_for_check_12_8:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_reg_pid_for_check_12_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_continuity_check_1_0:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_ro_continuity_check_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_tto_rst_th_mode:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_tto_rst_th_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_tto_rst_long_mgn_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_tto_rst_long_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_tto_rst_long_mgn_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_tto_rst_long_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_tto_rst_short_mgn_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_tto_rst_short_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_tto_rst_short_mgn_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_tto_rst_short_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_fifo_rd_begin_num_dvbs:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_fifo_rd_begin_num_dvbs_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_c2_buf_drop:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_c2_buf_drop_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  bufs_force_vld:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_bufs_force_vld_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  bufs_force_dat:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_bufs_force_dat_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  bufs_force_cmm:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_bufs_force_cmm_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  djb_sd_depth_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_djb_sd_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  djb_sd_depth_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_djb_sd_depth_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  par_cds_pack_lim:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_par_cds_pack_lim_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2_isi_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2_isi_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2_isi_1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2_isi_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2_isi_2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2_isi_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2_isi_3:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2_isi_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2_isi_4:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2_isi_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2_isi_5:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2_isi_5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2_isi_6:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2_isi_6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2_isi_7:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2_isi_7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2_isi_num:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2_isi_num_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2_isi_idx:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2_isi_idx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2_isi_idx_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_s2_isi_idx_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2_isi_id:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2_isi_id_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2_isi_id_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_s2_isi_id_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_cal_win:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_cal_win_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_cal_res_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_cal_res_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_cal_res_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_cal_res_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_cal_res_19_16:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_ts_cal_res_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  per_cal_win:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_per_cal_win_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  per_cal_res_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_per_cal_res_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  per_cal_res_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_per_cal_res_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  per_cal_res_19_16:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_per_cal_res_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  per_cal_err_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_per_cal_err_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  per_cal_err_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_per_cal_err_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  per_cal_err_19_16:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_per_cal_err_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_cntrl_1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_mac_cntrl_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_cntrl_2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_mac_cntrl_2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  mac_cntrl_3_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_mac_cntrl_3_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  clear_persistent_error_cnt:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_clear_persistent_error_cnt_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_persistent_error_cnt_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_persistent_error_cnt_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_persistent_error_cnt_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_persistent_error_cnt_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_symbol_rate_t_t2_c2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_symbol_rate_t_t2_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_symbol_rate_t_t2_c2_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_symbol_rate_t_t2_c2_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ts_n_fb:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_ts_n_fb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_ts_m_fb:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_ts_m_fb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pll_fp_avalb_reg_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pll_fp_avalb_reg_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pll_fp_avalb_reg_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pll_fp_avalb_reg_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pll_fp_avalb_reg_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pll_fp_avalb_reg_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pll_fp_avalb_reg_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pll_fp_avalb_reg_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_clk_self_cnt_en:1;
        RBus_UInt32  ts_clk_self_cnt_force:1;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_ts_clk_self_cnt_force_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  disable_ts_drop_for_cnt_mode:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_disable_ts_drop_for_cnt_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pll_cfg_reg:5;
        RBus_UInt32  pll_cfg_reg_rdy:1;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_pll_cfg_reg_rdy_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dbg_sel_spi:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dbg_sel_spi_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dbg_sel_ldpc:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dbg_sel_ldpc_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dbg_sel_bch:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dbg_sel_bch_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dbg_sel_mac:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dbg_sel_mac_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dbg_bus_fpga2_sel:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dbg_bus_fpga2_sel_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dbg_sel_dvbs:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dbg_sel_dvbs_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dbg_sel_i2c_slv:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dbg_sel_i2c_slv_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dbg_sel_fpga2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dbg_sel_fpga2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_12_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_12_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_12_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_23_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_23_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_23_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_34_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_34_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_34_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_35_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_35_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_35_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_45_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_45_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_45_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_56_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_56_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_56_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_12_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_12_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_12_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_23_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_23_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_23_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_34_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_34_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_34_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_35_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_35_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_35_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_45_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_45_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_45_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_56_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_56_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_56_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_12_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_12_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_12_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_23_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_23_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_23_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_34_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_34_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_34_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_35_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_35_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_35_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_45_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_45_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_45_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_56_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_56_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_56_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_12_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_12_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_12_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_23_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_23_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_23_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_34_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_34_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_34_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_35_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_35_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_35_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_45_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_45_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_45_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_56_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_56_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_56_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_12_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_12_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_12_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_23_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_23_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_23_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_34_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_34_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_34_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_35_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_35_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_35_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_45_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_45_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_45_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_56_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_56_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_56_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_12_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_12_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_12_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_23_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_23_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_23_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_34_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_34_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_34_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_35_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_35_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_35_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_45_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_45_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_45_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_56_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_56_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_56_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_12_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_12_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_12_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_23_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_23_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_23_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_34_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_34_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_34_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_35_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_35_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_35_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_45_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_45_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_45_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_56_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_56_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_56_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_12_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_12_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_12_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_12_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_23_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_23_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_23_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_23_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_34_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_34_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_34_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_34_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_35_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_35_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_35_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_35_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_45_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_45_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_45_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_45_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_56_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_56_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_56_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_56_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_13_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_13_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_13_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_25_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_16qam_25_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_16qam_25_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_13_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_13_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_13_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_25_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_256qam_25_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_256qam_25_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_13_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_13_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_13_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_25_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_64qam_25_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_64qam_25_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_13_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_13_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_13_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_25_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_data_eq_scl_qpsk_25_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_inv_data_eq_scl_qpsk_25_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_13_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_13_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_13_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_25_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_16qam_25_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_16qam_25_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_13_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_13_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_13_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_25_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_256qam_25_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_256qam_25_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_13_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_13_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_13_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_25_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_64qam_25_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_64qam_25_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_13_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_13_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_13_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_13_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_25_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_25_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  inv_h_sgma_scl_qpsk_25_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_inv_h_sgma_scl_qpsk_25_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_target_idx:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_target_idx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_l1_pre_llr_hard_dec_sel:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_l1_pre_llr_hard_dec_sel_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  l1_data_i_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_l1_data_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  l1_data_q_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_l1_data_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  l1_data_i_9_8:2;
        RBus_UInt32  res1:2;
        RBus_UInt32  l1_data_q_9_8:2;
        RBus_UInt32  res2:26;
    };
}atb_demod_freq_l1_data_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_llr_data_i_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_l1_data_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_llr_data_q_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_l1_data_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_llr_data_i_11_8:4;
        RBus_UInt32  c2_llr_data_q_11_8:4;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_l1_data_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  llr_data_latch:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_llr_data_latch_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  bist_done_fpga2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_bist_done_fpga2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  bist_fail_fpga2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_bist_fail_fpga2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fail2_reg0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fail2_reg0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fail2_reg1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fail2_reg1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fail2_reg2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fail2_reg2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fail2_reg3:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fail2_reg3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fail2_reg4:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fail2_reg4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fail2_reg5:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fail2_reg5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fail2_reg6:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fail2_reg6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fail2_reg7:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fail2_reg7_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fail2_reg8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fail2_reg8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fail2_reg9:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fail2_reg9_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fail2_reg10:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fail2_reg10_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fail2_reg11:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fail2_reg11_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_strength_mode:2;
        RBus_UInt32  ts_sr_mode:1;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_ts_sr_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_data_oe_reg:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ts_data_oe_reg_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_sync_oe_reg:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_ts_sync_oe_reg_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  d_dly_num:4;
        RBus_UInt32  c_dly_num:4;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_d_dly_num_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  v_dly_num:4;
        RBus_UInt32  s_dly_num:4;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_v_dly_num_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ts_dly_bypass:1;
        RBus_UInt32  ts_cdly_bypass:1;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_ts_dly_bypass_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_out_scale_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_llr_out_scale_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_out_scale_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_llr_out_scale_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_ctrl_t0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pll_ctrl_t0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_ctrl_t1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pll_ctrl_t1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_ctrl_t2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pll_ctrl_t2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_lock_blk_len_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pll_lock_blk_len_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_lock_blk_len_14_8:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_pll_lock_blk_len_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_lock_blk_ratio_len_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pll_lock_blk_ratio_len_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_lock_blk_ratio_len_14_8:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_pll_lock_blk_ratio_len_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_lock_fail_blk_th:6;
        RBus_UInt32  params_pll_lose_lock_det_flag:1;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_pll_lock_fail_blk_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_lock_success_blk_th:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_pll_lock_success_blk_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_reset_cnt_th:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pll_reset_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_frame_sync_time_out_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_frame_sync_time_out_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_frame_sync_time_out_th_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_frame_sync_time_out_th_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_use_t_llr_mode:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s_use_t_llr_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_start_run_time_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pll_start_run_time_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_start_run_time_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pll_start_run_time_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_rst_en_mode:1;
        RBus_UInt32  dvbs_same_rst_time:1;
        RBus_UInt32  dvbs_mac_rst_en:1;
        RBus_UInt32  dvbs2_nodly_dec:1;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_dvbs2_nodly_dec_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_rst_en_thr:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbs_rst_en_thr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_nolock_rst_thr:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbs_nolock_rst_thr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_delay_dec_num:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbs_delay_dec_num_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_delay_dec_num_nop:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbs_delay_dec_num_nop_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  en_dvbs_pll_reset:1;
        RBus_UInt32  en_dvbs2_pll_reset:1;
        RBus_UInt32  en_head_err_reset:1;
        RBus_UInt32  en_dvbs2_dpfll_reset:1;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_en_dvbs_pll_reset_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs2_dpfll_reset_th:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbs2_dpfll_reset_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_0:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_c1_pll_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_0:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_c2_pll_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_1:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_c1_pll_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_1:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_c2_pll_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_large_c1_pll_1:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_large_c1_pll_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_large_c2_pll_1:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_large_c2_pll_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_2:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_c1_pll_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_2:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_c2_pll_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_large_c1_pll_2:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_large_c1_pll_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_large_c2_pll_2:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_large_c2_pll_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_angle_limit_range1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_angle_limit_range1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_angle_limit_range2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_angle_limit_range2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_0_fft_cfo:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_c1_pll_0_fft_cfo_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_0_fft_cfo:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_c2_pll_0_fft_cfo_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pn_start_win_cnt_th:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pn_start_win_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_feed_f_tap_n:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_feed_f_tap_n_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_feed_b_tap_n:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_feed_b_tap_n_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_main_path_index:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_main_path_index_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dvbs_eq_delta:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_dvbs_eq_delta_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_feed_f_alpha:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_feed_f_alpha_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_feed_b_alpha:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_feed_b_alpha_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_byta_1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_byta_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_byta_1_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_byta_1_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dvbs_eq_mode:2;
        RBus_UInt32  params_dvbs_eq_mode_force:1;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_dvbs_eq_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_equ_mode_change_time_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_equ_mode_change_time_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_equ_mode_change_time_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_equ_mode_change_time_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_equ_mode_change_inv_sigma_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_equ_mode_change_inv_sigma_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_equ_mode_change_inv_sigma_th_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_equ_mode_change_inv_sigma_th_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_lock:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_alpha_lock_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_data_lock_after_alpha_th:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_data_lock_after_alpha_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_scale_alpha_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_scale_alpha_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_scale_alpha_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_scale_alpha_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_scale_len_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_scale_len_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_scale_len_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_scale_len_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_snr_est_delay_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_snr_est_delay_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_snr_est_delay_14_8:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_snr_est_delay_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_snr_est_len:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_snr_est_len_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_snr:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_alpha_snr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_cfo_correct_switch_th:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_cfo_correct_switch_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_cfo_correct_switch_delay1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_cfo_correct_switch_delay1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_cfo_correct_switch_delay2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_cfo_correct_switch_delay2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_cfo_correct_switch_delay2_12_8:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_cfo_correct_switch_delay2_12_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_lock_blk_len_s0_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pll_lock_blk_len_s0_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_lock_blk_len_s0_14_8:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_pll_lock_blk_len_s0_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_lock_blk_ratio_len_s0_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pll_lock_blk_ratio_len_s0_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_lock_blk_ratio_len_s0_14_8:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_pll_lock_blk_ratio_len_s0_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pll_lock_success_blk_th_s0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_pll_lock_success_blk_th_s0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_s2_modify_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s_s2_modify_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_qpsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_qpsk_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_qpsk_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_8psk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_8psk_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_8psk_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_4_12apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_4_12apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_4_12apsk_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_4_12apsk_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_4_12_16rbapsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_16_16_16_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_4_12_20_28apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fll_enable_8_16_20_20apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fll_enable_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_ctrl_t0_qpsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_dpfll_ctrl_t0_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_ctrl_t0_8psk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_dpfll_ctrl_t0_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_ctrl_t0_8_8apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_dpfll_ctrl_t0_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_ctrl_t0_4_12apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_dpfll_ctrl_t0_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_ctrl_t0_4_12_16apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_dpfll_ctrl_t0_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_ctrl_t0_2_4_2apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_dpfll_ctrl_t0_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_ctrl_t0_4_12_16rbapsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_dpfll_ctrl_t0_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_ctrl_t0_4_8_4_16apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_dpfll_ctrl_t0_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_ctrl_t0_16_16_16_16apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_dpfll_ctrl_t0_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_ctrl_t0_4_12_20_28apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_dpfll_ctrl_t0_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_ctrl_t0_8_16_20_20apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_dpfll_ctrl_t0_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_pn_th1_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s_pn_th1_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_pn_th2_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s_pn_th2_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_snr_th1_qpsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s_snr_th1_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_snr_th1_qpsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s_snr_th1_qpsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_snr_th2_qpsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s_snr_th2_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_snr_th2_qpsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s_snr_th2_qpsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_pn_detect_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s_pn_detect_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_pn_alpha1:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_s_pn_alpha1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_have_pn_cnt_th:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s_have_pn_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_no_pn_cnt_th:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s_no_pn_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_pn_1x_delay_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s_pn_1x_delay_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_pn_1x_delay_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s_pn_1x_delay_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_pn_1x_win_len:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_s_pn_1x_win_len_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_pn_cfo_correct_delay_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s_pn_cfo_correct_delay_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_pn_cfo_correct_delay_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s_pn_cfo_correct_delay_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_detect_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s2x_pn_detect_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_pn_detect_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s2x_header_pn_detect_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_qpsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_header_snr_th_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_qpsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_header_snr_th_qpsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_8psk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_header_snr_th_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_8psk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_header_snr_th_8psk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_2_4_2apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_header_snr_th_2_4_2apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_2_4_2apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_header_snr_th_2_4_2apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_4_12apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_12apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_4_12apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_12apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_8_8apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_header_snr_th_8_8apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_8_8apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_header_snr_th_8_8apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_4_12_16apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_12_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_4_12_16apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_12_16apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_4_12_16rbapsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_12_16rbapsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_4_12_16rbapsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_12_16rbapsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_4_8_4_16apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_8_4_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_4_8_4_16apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_header_snr_th_4_8_4_16apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_64apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_header_snr_th_64apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_snr_th_64apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_header_snr_th_64apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_ratio_th_qpsk:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s2x_header_ratio_th_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_ratio_th_8psk:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s2x_header_ratio_th_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_ratio_th_2_4_2apsk:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s2x_header_ratio_th_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_ratio_th_4_12apsk:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s2x_header_ratio_th_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_ratio_th_8_8apsk:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s2x_header_ratio_th_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_ratio_th_4_12_16apsk:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s2x_header_ratio_th_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_ratio_th_4_12_16rbapsk:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s2x_header_ratio_th_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_ratio_th_4_8_4_16apsk:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s2x_header_ratio_th_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_header_ratio_th_64apsk:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s2x_header_ratio_th_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_header_cnt_th:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_header_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_alpha1:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_s2x_pn_alpha1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_have_pn_cnt_th:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s2x_have_pn_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_no_pn_cnt_th:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s2x_no_pn_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_1x_delay_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_1x_delay_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_1x_delay_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_1x_delay_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_1x_win_len:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_s2x_pn_1x_win_len_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th1_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th1_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th2_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th2_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th1_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th1_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th2_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th2_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th1_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th1_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th2_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th2_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th1_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th1_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th2_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th2_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th1_4_12apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th1_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th2_4_12apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th2_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th1_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th1_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th2_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th2_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th1_4_12_16rbapsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th1_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th2_4_12_16rbapsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th2_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th1_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th1_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th2_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th2_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th1_64apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th1_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_th2_64apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_pn_th2_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_qpsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th1_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_qpsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th1_qpsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_qpsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th2_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_qpsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th2_qpsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_8psk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th1_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_8psk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th1_8psk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_8psk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th2_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_8psk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th2_8psk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_2_4_2apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th1_2_4_2apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_2_4_2apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th1_2_4_2apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_2_4_2apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th2_2_4_2apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_2_4_2apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th2_2_4_2apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_4_12apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th1_4_12apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_4_12apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th1_4_12apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_4_12apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th2_4_12apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_4_12apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th2_4_12apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_8_8apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th1_8_8apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_8_8apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th1_8_8apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_8_8apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th2_8_8apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_8_8apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th2_8_8apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_4_12_16apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th1_4_12_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_4_12_16apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th1_4_12_16apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_4_12_16apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th2_4_12_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_4_12_16apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th2_4_12_16apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_4_12_16rbapsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th1_4_12_16rbapsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_4_12_16rbapsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th1_4_12_16rbapsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_4_12_16rbapsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th2_4_12_16rbapsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_4_12_16rbapsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th2_4_12_16rbapsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_4_8_4_16apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th1_4_8_4_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_4_8_4_16apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th1_4_8_4_16apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_4_8_4_16apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th2_4_8_4_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_4_8_4_16apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th2_4_8_4_16apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_64apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th1_64apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th1_64apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th1_64apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_64apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2x_snr_th2_64apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_snr_th2_64apsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_snr_th2_64apsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_pn_alpha2:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s_pn_alpha2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_pn_alpha2:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2x_pn_alpha2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_fine_cfo_sweep_step_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_fine_cfo_sweep_step_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_fine_cfo_sweep_step_14_8:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_s2xsync_fine_cfo_sweep_step_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_fine_cfo_half_sweep_times_6_0:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_s2xsync_fine_cfo_half_sweep_times_6_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_fine_cfo_sweep_bypass_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s2xsync_fine_cfo_sweep_bypass_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_qpsk_pilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_qpsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_8psk_pilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_8psk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_4_12apsk_pilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_12apsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_4_12_16apsk_pilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_12_16apsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_2_4_2apsk_pilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_2_4_2apsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_8_8apsk_pilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_8_8apsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_4_12_16rbapsk_pilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_12_16rbapsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_4_8_4_16apsk_pilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_8_4_16apsk_pilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_vcm_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_vcm_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_qpsk_nopilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_qpsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_8psk_nopilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_8psk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_4_12apsk_nopilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_12apsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_4_12_16apsk_nopilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_12_16apsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_2_4_2apsk_nopilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_2_4_2apsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_8_8apsk_nopilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_8_8apsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_4_12_16rbapsk_nopilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_12_16rbapsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_fcfo_sh_num_4_8_4_16apsk_nopilot_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_fcfo_sh_num_4_8_4_16apsk_nopilot_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_rtl_sync_dout_dly:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_rtl_sync_dout_dly_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_main_path_index_rev:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_main_path_index_rev_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_modify_flag:1;
        RBus_UInt32  params_eq_bypass:1;
        RBus_UInt32  params_s2alpha1_bypass:1;
        RBus_UInt32  params_spll_bypass:1;
        RBus_UInt32  params_s_s2_reserve_reg:4;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_dpfll_modify_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s_s2_reserve_reg2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s_s2_reserve_reg2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dvbs_pll_state:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_ro_dvbs_pll_state_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_det_done:1;
        RBus_UInt32  dvbs2_det_done:1;
        RBus_UInt32  dvbs_iq_swap:1;
        RBus_UInt32  s2x_sync_swap_flag:1;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_dvbs_det_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_s2x_sync_times_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_s2x_sync_times_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_sof_sweep_step_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_sof_sweep_step_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_sof_sweep_step_14_8:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_s2xsync_sof_sweep_step_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_sof_half_sweep_times_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_s2xsync_sof_half_sweep_times_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_standard_mode:4;
        RBus_UInt32  params_s2xsync_header_case:2;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_standard_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_coarse_cfo_sweep_step_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_coarse_cfo_sweep_step_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_coarse_cfo_sweep_step_14_8:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_s2xsync_coarse_cfo_sweep_step_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_coarse_cfo_half_sweep_times_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_s2xsync_coarse_cfo_half_sweep_times_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_state23_header_decode_ratio_th_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_s2xsync_state23_header_decode_ratio_th_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_state23_header_decode_ratio_th1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2xsync_state23_header_decode_ratio_th1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_state23_header_decode_ratio_th1_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_s2xsync_state23_header_decode_ratio_th1_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_state23_header_decode_ratio_th2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_state23_header_decode_ratio_th2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_state23_header_decode_ratio_th2_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_s2xsync_state23_header_decode_ratio_th2_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_state4_header_decode_th1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2xsync_state4_header_decode_th1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_state4_header_decode_th1_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_s2xsync_state4_header_decode_th1_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_state4_header_decode_th2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2xsync_state4_header_decode_th2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_state4_header_decode_th2_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_s2xsync_state4_header_decode_th2_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_state4_header_decode_th3_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_s2xsync_state4_header_decode_th3_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_state4_header_decode_th3_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_s2xsync_state4_header_decode_th3_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_state4_header_decode_ratio_th_6_0:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_s2xsync_state4_header_decode_ratio_th_6_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2xsync_state4_bad_header_cnt_th_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_s2xsync_state4_bad_header_cnt_th_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position1_00_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position1_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position1_00_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position1_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position1_01_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position1_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position1_01_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position1_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position2_00_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position2_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position2_00_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position2_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position2_01_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position2_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position2_01_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position2_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position2_02_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position2_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position2_02_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position2_02_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position3_00_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position3_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position3_00_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position3_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position3_01_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position3_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position3_01_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position3_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position3_02_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position3_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position3_02_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position3_02_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position4_00_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position4_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position4_00_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position4_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position4_01_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position4_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position4_01_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position4_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position4_02_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position4_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position4_02_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position4_02_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position5_00_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position5_00_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position5_01_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position5_01_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position5_02_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position5_02_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_02_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position5_03_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_03_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position5_03_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_03_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position5_04_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_04_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position5_04_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position5_04_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position6_00_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position6_00_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position6_01_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_01_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position6_01_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_01_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position6_02_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_02_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position6_02_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_02_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position6_03_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_03_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position6_03_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_03_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position6_04_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_04_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position6_04_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position6_04_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position7_00_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position7_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position7_00_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position7_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position8_00_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position8_00_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_all_header_position8_00_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_all_header_position8_00_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_may_dummy_frame_len_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_may_dummy_frame_len_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_may_dummy_frame_len_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_may_dummy_frame_len_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state1_good_header_th_3_0:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2xsync_state1_good_header_th_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state1_header_detect_ccm_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_ccm_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state1_header_detect_ccm_th_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_ccm_th_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state1_header_detect_th1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_th1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state1_header_detect_th1_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_th1_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state1_header_detect_th2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_th2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state1_header_detect_th2_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_th2_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state1_header_detect_vcm_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_vcm_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state1_header_detect_vcm_th_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s2xsync_state1_header_detect_vcm_th_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state1_header_num_th_3_0:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_s2xsync_state1_header_num_th_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  sync_bad_header_cnt_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_sync_bad_header_cnt_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_0_qpsk_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_0_qpsk_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_0_qpsk_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_0_qpsk_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_1_qpsk_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_1_qpsk_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_1_qpsk_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_1_qpsk_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_0_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_0_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_0_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_0_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_1_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_1_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_1_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_1_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_0_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_0_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_0_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_0_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_1_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_1_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_1_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_1_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_0_4_12apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_0_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_0_4_12apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_0_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_1_4_12apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_1_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_1_4_12apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_1_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_0_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_0_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_0_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_0_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_1_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_1_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_1_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_1_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_0_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_0_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_0_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_0_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_1_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_1_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_1_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_1_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_0_4_12_16rbapsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_0_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_0_4_12_16rbapsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_0_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_1_4_12_16rbapsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_1_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_1_4_12_16rbapsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_1_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_0_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_0_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_0_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_0_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_1_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_1_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_1_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_1_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_0_16_16_16_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_0_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_0_16_16_16_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_0_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_1_16_16_16_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_1_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_1_16_16_16_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_1_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_0_4_12_20_28apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_0_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_0_4_12_20_28apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_0_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_1_4_12_20_28apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_1_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_1_4_12_20_28apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_1_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_0_8_16_20_20apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_0_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_0_8_16_20_20apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_0_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_1_8_16_20_20apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_1_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_1_8_16_20_20apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_1_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_0_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_0_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_0_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_0_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_1_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_1_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_1_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_1_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_0_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_0_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_0_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_0_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_1_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_1_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_1_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_1_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_0_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_0_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_0_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_0_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_1_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_1_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_1_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_1_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_0_4_12apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_0_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_0_4_12apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_0_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_1_4_12apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_1_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_1_4_12apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_1_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_0_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_0_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_0_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_0_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_1_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_1_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_1_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_1_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_0_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_0_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_0_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_0_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_1_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_1_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_1_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_1_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_0_4_12_16rbapsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_0_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_0_4_12_16rbapsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_0_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_1_4_12_16rbapsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_1_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_1_4_12_16rbapsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_1_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_0_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_0_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_0_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_0_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_1_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_1_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_1_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_1_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_0_64apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_0_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_0_64apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_0_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c1_pll_1_64apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c1_pll_1_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_c2_pll_1_64apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_large_c2_pll_1_64apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_fll_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_fll_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_fll_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_fll_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_fll_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_fll_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_fll_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_fll_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_fll_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_fll_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_fll_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_fll_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_fll_4_12apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_fll_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_fll_4_12apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_fll_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_fll_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_fll_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_fll_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_fll_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_fll_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_fll_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_fll_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_fll_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_fll_4_12_16rbpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_fll_4_12_16rbpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_fll_4_12_16rbpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_fll_4_12_16rbpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_fll_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_fll_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_fll_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_fll_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_fll_16_16_16_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_fll_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_fll_16_16_16_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_fll_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_fll_4_12_20_28apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_fll_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_fll_4_12_20_28apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_fll_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_fll_8_16_20_20apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_fll_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_fll_8_16_20_20apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_fll_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_0_qpsk_1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_0_qpsk_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_0_qpsk_1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_0_qpsk_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_1_qpsk_1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_1_qpsk_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_1_qpsk_1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_1_qpsk_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_qpsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_fll_0_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_qpsk_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_fll_0_qpsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_8psk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_fll_0_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_8psk_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_fll_0_8psk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_8_8apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_fll_0_8_8apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_8_8apsk_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_fll_0_8_8apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_4_12apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_fll_0_4_12apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_4_12apsk_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_fll_0_4_12apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_4_12_16apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_fll_0_4_12_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_4_12_16apsk_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_fll_0_4_12_16apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_2_4_2apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_fll_0_2_4_2apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_2_4_2apsk_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_fll_0_2_4_2apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_4_12_16rbapsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_fll_0_4_12_16rbapsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_4_12_16rbapsk_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_fll_0_4_12_16rbapsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_4_8_4_16apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_fll_0_4_8_4_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_4_8_4_16apsk_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_fll_0_4_8_4_16apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_16_16_16_16apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_fll_0_16_16_16_16apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_16_16_16_16apsk_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_fll_0_16_16_16_16apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_4_12_20_28apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_fll_0_4_12_20_28apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_4_12_20_28apsk_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_fll_0_4_12_20_28apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_8_16_20_20apsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_fll_0_8_16_20_20apsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_0_8_16_20_20apsk_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_fll_0_8_16_20_20apsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_large_alpha_cfo_refine3_2_0:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_large_alpha_cfo_refine3_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_large_alpha_cfo_refine_w2_1_0:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_large_alpha_cfo_refine_w2_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_lock_threshold_phi_5:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dpfll_lock_threshold_phi_5_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_lock_threshold_phi_4:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dpfll_lock_threshold_phi_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_lock_threshold_phi_3:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dpfll_lock_threshold_phi_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_lock_threshold_phi_2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dpfll_lock_threshold_phi_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_lock_threshold_phi_1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dpfll_lock_threshold_phi_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_lock_threshold_phi_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dpfll_lock_threshold_phi_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_large_alpha_header_est_phase_3_0:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_large_alpha_header_est_phase_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_large_alpha_pilot_est_phase_3_0:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_large_alpha_pilot_est_phase_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_lock_success_blk_th:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_dpfll_lock_success_blk_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_lock_fail_blk_th:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_dpfll_lock_fail_blk_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_fll_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_1_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_fll_1_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_fll_2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_fll_2_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_fll_2_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  alpha_header_pilot:4;
        RBus_UInt32  alpha_pll_s2x:3;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_alpha_header_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  delta_s2x_0:3;
        RBus_UInt32  delta_s2x_1:3;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_delta_s2x_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  equ_alpha_s2x:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_equ_alpha_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  equ_alpha_s2x_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_equ_alpha_s2x_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  equ_alpha_s2x_1:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_equ_alpha_s2x_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  equ_alpha_s2x_2:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_equ_alpha_s2x_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  feed_b_alpha_s2x_0:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_feed_b_alpha_s2x_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  feed_b_alpha_s2x_1:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_feed_b_alpha_s2x_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  feed_f_alpha_s2x_0:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_feed_f_alpha_s2x_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  feed_f_alpha_s2x_1:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_feed_f_alpha_s2x_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_main_path_index_s2x:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_main_path_index_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_feed_f_tap_n_s2x:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_feed_f_tap_n_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  feed_b_tap_n_s2x:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_feed_b_tap_n_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dpfll_lose_lock_det_flag:1;
        RBus_UInt32  pilot_train_afterplllock:1;
        RBus_UInt32  pilot_train_use_pilot_phase:1;
        RBus_UInt32  manual_config_scramble_code_flag:1;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_dpfll_lose_lock_det_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scramble_code_gen_state_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_scramble_code_gen_state_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scramble_code_gen_state_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_scramble_code_gen_state_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scramble_code_gen_state_17_16:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_scramble_code_gen_state_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  scr_det_times_th:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_scr_det_times_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_snr_ss2x:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_alpha_snr_ss2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_cfo_fft_snr_qpsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_cfo_fft_snr_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_cfo_fft_snr_qpsk_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_cfo_fft_snr_qpsk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_cfo_fft_snr_8psk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_cfo_fft_snr_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_cfo_fft_snr_8psk_9_8:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_cfo_fft_snr_8psk_9_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state23_header_detect_vcm_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_state23_header_detect_vcm_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state23_header_detect_vcm_th_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s2xsync_state23_header_detect_vcm_th_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state23_header_detect_ccm_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_state23_header_detect_ccm_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_state23_header_detect_ccm_th_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s2xsync_state23_header_detect_ccm_th_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_s2x_support_iq_swap_flag:1;
        RBus_UInt32  params_use_mac_sis_flag:1;
        RBus_UInt32  params_use_mac_ccm_flag:1;
        RBus_UInt32  params_s2s2x_ccm_flag:1;
        RBus_UInt32  params_s2x_support_64apsk_flag:1;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_s2xsync_s2x_support_iq_swap_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_dummy_pilots_length_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_s2xsync_dummy_pilots_length_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2xsync_dummy_pilots_length_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_s2xsync_dummy_pilots_length_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dfpll_state_1_0:2;
        RBus_UInt32  scramble_code_num_2_0:3;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_ro_dfpll_state_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_train_flag_1_0:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_dvbs_train_flag_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_pll_cfo_sw_en:1;
        RBus_UInt32  cfo_correct_switch_flag:1;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_dvbs_cfo_fft_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_cfo_fft_done:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cfo_correct_switch_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_equ_scale_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_equ_scale_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_equ_scale_10_8:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_ro_equ_scale_10_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_pll_state_1_0:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_dvbs_pll_state_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  o_pll_reg_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_o_pll_reg_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  o_pll_reg_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_o_pll_reg_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  o_pll_reg_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_o_pll_reg_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  o_pll_reg_30_24:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_o_pll_reg_30_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_pll_phi_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbs_pll_phi_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_pll_phi_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbs_pll_phi_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_pll_phi_20_16:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_dvbs_pll_phi_20_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  data_lock_alpha_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_data_lock_alpha_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  data_lock_alpha_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_data_lock_alpha_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  data_lock_alpha_16:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_data_lock_alpha_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pll_lock_success_cnt_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_pll_lock_success_cnt_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pll_lock_fail_cnt_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_pll_lock_fail_cnt_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pll_reset_cnt_2_0:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_pll_reset_cnt_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs2_inv_sigma_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbs2_inv_sigma_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs2_inv_sigma_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbs2_inv_sigma_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  frame_sync_state_4_0:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_frame_sync_state_4_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbs_iq_swap:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_dvbs_iq_swap_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  frame_sync_found:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_frame_sync_found_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_sync_state_2_0:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_ro_sync_state_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2x_sync_swap_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_s2x_sync_swap_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  header_decode_value_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_header_decode_value_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  header_decode_value_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_header_decode_value_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  header_2_decode_value_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_header_2_decode_value_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  header_2_decode_value_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_header_2_decode_value_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_input_sync_state_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_input_sync_state_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  header_cfo_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_header_cfo_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  header_cfo_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_header_cfo_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  header_cfo_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_header_cfo_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  frame_signalling_change_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_frame_signalling_change_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  header_is_vcm_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_header_is_vcm_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_use_last_header_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_use_last_header_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_state4_bad_header_cnt_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_ro_state4_bad_header_cnt_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_current_phase_corr_power_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_current_phase_corr_power_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_last_phase_corr_power_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_last_phase_corr_power_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rxhdrparams_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rxhdrparams_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_scramble_code_det_start:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_scramble_code_det_start_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_scramble_code_det_done:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_scramble_code_det_done_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_scramble_code_num_2_0:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_ro_scramble_code_num_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_s2x_header_pilot_phase_start_calc_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_s2x_header_pilot_phase_start_calc_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_header_pilot_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_phi_header_pilot_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_header_pilot_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_ro_phi_header_pilot_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_refine_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_phi_refine_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_refine_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_phi_refine_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_refine_19_16:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_ro_phi_refine_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cfo_refine_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cfo_refine_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cfo_refine_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cfo_refine_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cfo_refine_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cfo_refine_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cfo_refine_26_24:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_ro_cfo_refine_26_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_alpha_cfo_refine_2_0:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_ro_alpha_cfo_refine_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_s2x_dpfll_start_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_s2x_dpfll_start_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dpfll_lock_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_dpfll_lock_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_frame_cnt_s2x:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_frame_cnt_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_state_header_cnt_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_ro_state_header_cnt_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_header_lock_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_phi_header_lock_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_header_lock_14_8:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_ro_phi_header_lock_14_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dpfll_lock_success_cnt_2_0:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_ro_dpfll_lock_success_cnt_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dpfll_lock_fail_cnt_3_0:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_ro_dpfll_lock_fail_cnt_3_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dpfll_state_1_0:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_ro_dpfll_state_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_equ_scale_s2x_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_equ_scale_s2x_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_equ_scale_s2x_10_8:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_ro_equ_scale_s2x_10_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_data_after_equ_s2x_valid:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_data_after_equ_s2x_valid_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pll_reg_s2x_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pll_reg_s2x_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pll_reg_s2x_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pll_reg_s2x_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pll_reg_s2x_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pll_reg_s2x_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pll_reg_s2x_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pll_reg_s2x_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pll_reg_s2x_39_32:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pll_reg_s2x_39_32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pll_phi_s2x_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pll_phi_s2x_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pll_phi_s2x_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pll_phi_s2x_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pll_phi_s2x_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_pll_phi_s2x_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_alpha1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_phi_alpha1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_alpha1_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_phi_alpha1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_alpha1_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_phi_alpha1_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_alpha1_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_phi_alpha1_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_alpha1_35_32:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_ro_phi_alpha1_35_32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_alpha2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_phi_alpha2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_alpha2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_phi_alpha2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_alpha2_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_phi_alpha2_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_phi_alpha2_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_phi_alpha2_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_alpha_cfo_refine_w_1_0:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_ro_alpha_cfo_refine_w_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dpfll_reset_cnt_2_0:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_ro_dpfll_reset_cnt_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  have_pn_cnt_ro_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_have_pn_cnt_ro_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  no_phase_noise_header_cnt_ro_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_no_phase_noise_header_cnt_ro_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  no_pn_cnt_ro_5_0:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_no_pn_cnt_ro_5_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase_noise_flag_ro:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_phase_noise_flag_ro_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  phase_noise_header_cnt_ro_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_phase_noise_header_cnt_ro_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pn_delta_phi_short_ro_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pn_delta_phi_short_ro_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pn_delta_phi_short_ro_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_pn_delta_phi_short_ro_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  s2x_phase_noise_header_flag_ro:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_s2x_phase_noise_header_flag_ro_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  feed_f_tap_n_s2x:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_feed_f_tap_n_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  main_path_index_s2x:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_main_path_index_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  right_multipath_idx:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_right_multipath_idx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  left_multipath_idx:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_left_multipath_idx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_s2x_0_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_s2x_0_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_s2x_0_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_s2x_0_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_s2x_0_16:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_c1_pll_s2x_0_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_s2x_0_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_s2x_0_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_s2x_0_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_s2x_0_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_s2x_0_16:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_c2_pll_s2x_0_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_s2x_1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_s2x_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_s2x_1_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c1_pll_s2x_1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c1_pll_s2x_1_16:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_c1_pll_s2x_1_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_s2x_1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_s2x_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_s2x_1_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_c2_pll_s2x_1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  c2_pll_s2x_1_16:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_c2_pll_s2x_1_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  o_c1_fll_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_o_c1_fll_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  o_c1_fll_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_o_c1_fll_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  o_c1_fll_16:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_o_c1_fll_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  o_c2_fll_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_o_c2_fll_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  o_c2_fll_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_o_c2_fll_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  o_c2_fll_16:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_o_c2_fll_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pll_phi_s2x_high:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_ro_pll_phi_s2x_high_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_inv_sigma_ss2x_max_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_inv_sigma_ss2x_max_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_inv_sigma_ss2x_max_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_inv_sigma_ss2x_max_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_inv_sigma_ss2x_min_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_inv_sigma_ss2x_min_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_inv_sigma_ss2x_min_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_inv_sigma_ss2x_min_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ss2_back_rst_source:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_ss2_back_rst_source_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_frame_sync_time_out_th1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_frame_sync_time_out_th1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_frame_sync_time_out_th1_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_frame_sync_time_out_th1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_frame_sync_time_out_th2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_frame_sync_time_out_th2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_frame_sync_time_out_th2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_frame_sync_time_out_th2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_frame_sync_time_out_th3_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_frame_sync_time_out_th3_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_frame_sync_time_out_th3_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_frame_sync_time_out_th3_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_frame_sync_time_out_th4_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_frame_sync_time_out_th4_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_frame_sync_time_out_th4_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_frame_sync_time_out_th4_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_frame_sync_time_out_th5_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_frame_sync_time_out_th5_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_frame_sync_time_out_th5_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_frame_sync_time_out_th5_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_not_sync_num_track_th:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_not_sync_num_track_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_sync_num_add_inv_sync_num_track_th:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_sync_num_add_inv_sync_num_track_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_code_rate_enable_00:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_code_rate_enable_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_code_rate_enable_01:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_code_rate_enable_01_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_code_rate_enable_02:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_code_rate_enable_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_code_rate_enable_03:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_code_rate_enable_03_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_code_rate_enable_04:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_code_rate_enable_04_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_code_rate_order_00:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_code_rate_order_00_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_code_rate_order_01:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_code_rate_order_01_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_code_rate_order_02:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_code_rate_order_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_code_rate_order_03:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_code_rate_order_03_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_code_rate_order_04:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_code_rate_order_04_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_total_sync_num_th1:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_total_sync_num_th1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_total_sync_num_th2:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_total_sync_num_th2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_run_i_q_swap_state_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_run_i_q_swap_state_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_qpsk_use_pilot_phase_ini_vco:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_qpsk_use_pilot_phase_ini_vco_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_header_pilot_refine_pll_cfo:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_header_pilot_refine_pll_cfo_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_refine_pll_cfo_after_pll_lock:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_refine_pll_cfo_after_pll_lock_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_cfo_refine1:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_cfo_refine1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_cfo_refine2:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_cfo_refine2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_cfo_refine3:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_cfo_refine3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_cfo_refine_w1:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_alpha_cfo_refine_w1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_cfo_refine_w2:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_alpha_cfo_refine_w2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_cfo_refine_time:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_cfo_refine_time_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_header_est_phase:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_alpha_header_est_phase_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_est_phase:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_alpha_pilot_est_phase_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_close_fll_when_pilot_enabled:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_close_fll_when_pilot_enabled_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_e_phi_limit_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_e_phi_limit_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_e_phi_limit_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_e_phi_limit_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_e_phi_limit_8_8apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_e_phi_limit_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_e_phi_limit_4_12apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_e_phi_limit_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_e_phi_limit_4_12_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_e_phi_limit_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_e_phi_limit_2_4_2apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_e_phi_limit_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_e_phi_limit_4_12_16rbapsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_e_phi_limit_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_e_phi_limit_4_8_4_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_e_phi_limit_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_e_phi_limit_16_16_16_16apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_e_phi_limit_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_e_phi_limit_4_12_20_28apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_e_phi_limit_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_e_phi_limit_8_16_20_20apsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_e_phi_limit_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t1_pilot:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_qpsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_8psk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_8_8apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_4_12apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_4_12_16apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_2_4_2apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_4_12_16rbapsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_4_8_4_16apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_16_16_16_16apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_4_12_20_28apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t1_no_pilot_8_16_20_20apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t1_no_pilot_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t2_pilot:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_qpsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_8psk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_8_8apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_4_12apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_4_12_16apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_2_4_2apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_4_12_16rbapsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_4_8_4_16apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_16_16_16_16apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_4_12_20_28apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_ctrl_t2_no_pilot_8_16_20_20apsk:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_dpfll_ctrl_t2_no_pilot_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2x_skip_state1_enable:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s2x_skip_state1_enable_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_equalizer_enable_s2x:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_pre_equalizer_enable_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_main_path_index_s2x:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_pre_main_path_index_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_feed_f_tap_n_s2x:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_pre_feed_f_tap_n_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_feed_f_alpha_s2x:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_pre_feed_f_alpha_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_delta_s2x:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_pre_delta_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_equ_ratio_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pre_equ_ratio_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_equ_ratio_th_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_pre_equ_ratio_th_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_equ_power_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pre_equ_power_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_equ_power_th_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_pre_equ_power_th_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_add_f_tap_n:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_add_f_tap_n_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_equalizer_1_in_middle_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_equalizer_1_in_middle_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_min_feed_f_tap_n_s2x:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_min_feed_f_tap_n_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_pilot_to_train_flag_qpsk:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_pilot_to_train_flag_8psk:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_pilot_to_train_flag_8_8apsk:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_pilot_to_train_flag_4_12apsk:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_pilot_to_train_flag_4_12_16apsk:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_pilot_to_train_flag_2_4_2apsk:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_pilot_to_train_flag_4_12_16rbapsk:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_pilot_to_train_flag_4_8_4_16apsk:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_pilot_to_train_flag_16_16_16_16apsk:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_pilot_to_train_flag_4_12_20_28apsk:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_pilot_to_train_flag_8_16_20_20apsk:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_pilot_to_train_flag_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_train_qpsk:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_pilot_train_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_train_8psk:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_pilot_train_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_train_8_8apsk:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_pilot_train_8_8apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_train_4_12apsk:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_pilot_train_4_12apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_train_4_12_16apsk:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_pilot_train_4_12_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_train_2_4_2apsk:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_pilot_train_2_4_2apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_train_4_12_16rbapsk:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_pilot_train_4_12_16rbapsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_train_4_8_4_16apsk:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_pilot_train_4_8_4_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_train_16_16_16_16apsk:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_pilot_train_16_16_16_16apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_train_4_12_20_28apsk:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_pilot_train_4_12_20_28apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_train_8_16_20_20apsk:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_alpha_pilot_train_8_16_20_20apsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_0_4_12apsk_no_fll_no_pilot:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c1_pll_0_4_12apsk_no_fll_no_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_0_4_12apsk_no_fll_no_pilot:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c2_pll_0_4_12apsk_no_fll_no_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_1_4_12apsk_no_fll_no_pilot:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c1_pll_1_4_12apsk_no_fll_no_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_1_4_12apsk_no_fll_no_pilot:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c2_pll_1_4_12apsk_no_fll_no_pilot_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_header_pn_set_state2_pll_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_header_pn_set_state2_pll_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_dpfll_reset_cnt_th:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_params_dpfll_reset_cnt_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_alpha_pilot_train:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_alpha_pilot_train_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_s2_sigma_div2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_s2_sigma_div2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_accu_mode:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_accu_mode_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_fifo_mode_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_fifo_mode_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_fifo_mode_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_fifo_mode_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_add_f_tap_n_pn:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_add_f_tap_n_pn_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_min_feed_f_tap_n_s2x_pn:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_min_feed_f_tap_n_s2x_pn_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_equ_snr_th:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pre_equ_snr_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_enable_hp_comp:1;
        RBus_UInt32  params_enable_hp_comp_vcm:1;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_enable_hp_comp_vcm_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_enable_hp_comp_bw_th:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_enable_hp_comp_bw_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_update_sigma_s2x:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_update_sigma_s2x_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  large_alpha_pll_2_0:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_large_alpha_pll_2_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pll_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_alpha_pll_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_nolock_reset_en_1_0:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_nolock_reset_en_1_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_s2x_0_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c1_pll_s2x_0_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_s2x_0_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c1_pll_s2x_0_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_s2x_0_17_16:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_c1_pll_s2x_0_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_s2x_1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c1_pll_s2x_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_s2x_1_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c1_pll_s2x_1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_s2x_1_17_16:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_c1_pll_s2x_1_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_s2x_2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c1_pll_s2x_2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_s2x_2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c1_pll_s2x_2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c1_pll_s2x_2_17_16:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_c1_pll_s2x_2_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_s2x_0_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c2_pll_s2x_0_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_s2x_0_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c2_pll_s2x_0_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_s2x_0_17_16:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_c2_pll_s2x_0_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_equ_ratio_th_8psk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pre_equ_ratio_th_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_equ_ratio_th_8psk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_pre_equ_ratio_th_8psk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_equ_power_th_8psk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pre_equ_power_th_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pre_equ_power_th_8psk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_pre_equ_power_th_8psk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_phase_noise_eco:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_phase_noise_eco_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_s2x_1_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c2_pll_s2x_1_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_s2x_1_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c2_pll_s2x_1_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_s2x_1_17_16:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_c2_pll_s2x_1_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_s2x_2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c2_pll_s2x_2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_s2x_2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_c2_pll_s2x_2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_c2_pll_s2x_2_17_16:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_c2_pll_s2x_2_17_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_cfo_correct_inv_sigma_thr_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_cfo_correct_inv_sigma_thr_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_cfo_correct_inv_sigma_thr_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_cfo_correct_inv_sigma_thr_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_cfo_correct_use_s_phase_noise_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_cfo_correct_use_s_phase_noise_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_header_no_pn_qpsk_pilot_flag:1;
        RBus_UInt32  params_header_pn_qpsk_pilot_flag:1;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_header_pn_qpsk_pilot_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_header_phase_delta_thr_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_header_phase_delta_thr_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_header_phase_delta_thr_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_header_phase_delta_thr_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_header_phase_delta_thr_s2x_modu_type:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_header_phase_delta_thr_s2x_modu_type_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pilot_phase_delta_thr_8psk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pilot_phase_delta_thr_8psk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pilot_phase_delta_thr_qpsk:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pilot_phase_delta_thr_qpsk_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pilot_phase_delta_thr_s2x_modu_type:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_pilot_phase_delta_thr_s2x_modu_type_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_header_sidx:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_header_sidx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_header_eidx:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_header_eidx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pilot_sidx:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_pilot_sidx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pilot_eidx:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_params_pilot_eidx_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_phase_inv_sigma_thr_8psk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_phase_inv_sigma_thr_8psk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_phase_inv_sigma_thr_8psk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_phase_inv_sigma_thr_8psk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_phase_inv_sigma_thr_qpsk_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_phase_inv_sigma_thr_qpsk_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_phase_inv_sigma_thr_qpsk_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_phase_inv_sigma_thr_qpsk_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_phase_inv_sigma_thr_s2x_modu_type_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_phase_inv_sigma_thr_s2x_modu_type_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_phase_inv_sigma_thr_s2x_modu_type_11_8:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_phase_inv_sigma_thr_s2x_modu_type_11_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_phase_eco_flag:1;
        RBus_UInt32  params_phase_use_s2x_phase_noise_flag:1;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_phase_use_s2x_phase_noise_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_qpsk_ini_vco_dpfll_lock_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_qpsk_ini_vco_dpfll_lock_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_pn_dpfll_lock_fail_blk_th:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_params_pn_dpfll_lock_fail_blk_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_reg_group_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_pilot_reg_group_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_reg_group_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_pilot_reg_group_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_reg_group_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_pilot_reg_group_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_reg_group_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_pilot_reg_group_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_reg_group_39_32:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_pilot_reg_group_39_32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_reg_group_47_40:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_pilot_reg_group_47_40_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_reg_group_55_48:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_alpha_pilot_reg_group_55_48_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_alpha_pilot_reg_group_57_56:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_alpha_pilot_reg_group_57_56_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rate_decide_pilot_phase_flag_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rate_decide_pilot_phase_flag_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rate_decide_pilot_phase_flag_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rate_decide_pilot_phase_flag_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rate_decide_pilot_phase_flag_39_32:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_39_32_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rate_decide_pilot_phase_flag_47_40:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_47_40_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rate_decide_pilot_phase_flag_55_48:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_55_48_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rate_decide_pilot_phase_flag_57_56:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_params_rate_decide_pilot_phase_flag_group_57_56_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ept_depth_s2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_ept_depth_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ept_depth_s2_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_ept_depth_s2_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ept_depth_t_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_ept_depth_t_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ept_depth_t_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_ept_depth_t_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ept_depth_t2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_ept_depth_t2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ept_depth_t2_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_ept_depth_t2_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ful_depth_s2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_ful_depth_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ful_depth_s2_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_cr_ful_depth_s2_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ful_depth_t_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_ful_depth_t_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ful_depth_t_12_8:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_cr_ful_depth_t_12_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ful_depth_t2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_ful_depth_t2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ful_depth_t2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_ful_depth_t2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha1_s2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha1_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha1_s2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha1_s2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha1_sp_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha1_sp_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha1_sp_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha1_sp_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha1_sp_19_16:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_cr_pll_alpha1_sp_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha1_t_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha1_t_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha1_t_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha1_t_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha1_t2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha1_t2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha1_t2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha1_t2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha2_s2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha2_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha2_s2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha2_s2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha2_sp_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha2_sp_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha2_sp_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha2_sp_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha2_sp_19_16:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_cr_pll_alpha2_sp_19_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha2_t_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha2_t_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha2_t_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha2_t_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha2_t2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha2_t2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha2_t2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha2_t2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_clz_s2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_pll_clz_s2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_clz_t:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_pll_clz_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_clz_t2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_pll_clz_t2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_samp_en_t2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_pll_samp_en_t2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_sf_rst_en_t:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_sf_rst_en_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_target_depth_t_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_target_depth_t_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_target_depth_t_12_8:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_cr_target_depth_t_12_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_sfb_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_sfb_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_lock_th_sp_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_lock_th_sp_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_lock_num_sp_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_lock_num_sp_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_lock_th_sfb_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_lock_th_sfb_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_lock_num_sfb_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_lock_num_sfb_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pll_lock_sp:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_pll_lock_sp_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_pll_lock_sfb:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ro_pll_lock_sfb_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_target_depth_s2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_target_depth_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_target_depth_s2_13_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_cr_target_depth_s2_13_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_target_depth_t2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_target_depth_t2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_target_depth_t2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_target_depth_t2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_delay_cmp_num_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_delay_cmp_num_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_frm_sync_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_frm_sync_en_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_err_det_th_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_err_det_th_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_frm_alpha_t2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_frm_alpha_t2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_frm_alpha_s2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_frm_alpha_s2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_frm_alpha_t_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_frm_alpha_t_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_sfb_en_t:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_sfb_en_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_sfb_en_s2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_sfb_en_s2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_use_sync_en_t2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_use_sync_en_t2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_samp_en_t:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_pll_samp_en_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_samp_en_s2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_pll_samp_en_s2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_byte_per_samp_en_t2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_byte_per_samp_en_t2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_byte_per_samp_en_t:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_byte_per_samp_en_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_byte_per_samp_en_s2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_byte_per_samp_en_s2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_nco_imag_t2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_nco_imag_t2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_nco_imag_t:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_nco_imag_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_nco_imag_s2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_nco_imag_s2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_use_sync_en_t:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_use_sync_en_t_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_sfb_djb_depth_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_sfb_djb_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_sfb_djb_depth_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_sfb_djb_depth_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_djb_depth_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_djb_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_dat_djb_depth_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_dat_djb_depth_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_djb_depth_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_djb_depth_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ro_cmm_djb_depth_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_ro_cmm_djb_depth_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_dj_buf_mgn_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_dj_buf_mgn_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_dj_buf_mgn_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_dj_buf_mgn_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_nco_imag_c2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_nco_imag_c2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_clz_c2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_pll_clz_c2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha1_c2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha1_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha1_c2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha1_c2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha2_c2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha2_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_alpha2_c2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_pll_alpha2_c2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ful_depth_c2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_ful_depth_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ful_depth_c2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_ful_depth_c2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ept_depth_c2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_ept_depth_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_ept_depth_c2_8:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_ept_depth_c2_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_target_depth_c2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_target_depth_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_target_depth_c2_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_target_depth_c2_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_pll_samp_en_c2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_pll_samp_en_c2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_byte_per_samp_en_c2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_byte_per_samp_en_c2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_frm_alpha_c2_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_cr_frm_alpha_c2_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  cr_use_sync_en_c2:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_cr_use_sync_en_c2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbt_auto_srch_head:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_dvbt_auto_srch_head_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  packet_sync_th:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_packet_sync_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  packet_sync_th_ph2:7;
        RBus_UInt32  res1:25;
    };
}atb_demod_freq_packet_sync_th_ph2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pkt_error_window_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pkt_error_window_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pkt_error_window_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pkt_error_window_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_corr_bits_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_corr_bits_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_corr_bits_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_corr_bits_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_corr_bytes_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_corr_bytes_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_corr_bytes_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_corr_bytes_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_pkt_errors_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_pkt_errors_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_pkt_errors_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_pkt_errors_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  ber_active:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_ber_active_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fec_lock_frms:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_fec_lock_frms_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dec_ite_max:3;
        RBus_UInt32  res1:29;
    };
}atb_demod_freq_dec_ite_max_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbc_long_err_wnd_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbc_long_err_wnd_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbc_long_err_wnd_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbc_long_err_wnd_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbc_long_err_wnd_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbc_long_err_wnd_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbc_long_err_wnd_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbc_long_err_wnd_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbc_long_err_cnt_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbc_long_err_cnt_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbc_long_err_cnt_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbc_long_err_cnt_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbc_long_err_cnt_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbc_long_err_cnt_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbc_long_err_cnt_31_24:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbc_long_err_cnt_31_24_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  fec_lock:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_fec_lock_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbt_nofec_rst_thr:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbt_nofec_rst_thr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  dvbc_wdog_thr:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_dvbc_wdog_thr_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_16qam1_2:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_16qam1_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_16qam2_3:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_16qam2_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_16qam3_4:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_16qam3_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_16qam5_6:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_16qam5_6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_16qam7_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_16qam7_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_64qam1_2:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_64qam1_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_64qam2_3:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_64qam2_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_64qam3_4:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_64qam3_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_64qam5_6:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_64qam5_6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_64qam7_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_64qam7_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_qpsk1_2:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_qpsk1_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_qpsk2_3:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_qpsk2_3_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_qpsk3_4:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_qpsk3_4_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_qpsk5_6:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_qpsk5_6_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_llr_scale_qpsk7_8:6;
        RBus_UInt32  res1:26;
    };
}atb_demod_freq_params_llr_scale_qpsk7_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_right_byte_num_th:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_right_byte_num_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_right_byte_num_th_02:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_right_byte_num_th_02_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  vit2_fifo_full_ro:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_vit2_fifo_full_ro_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  vit3_fifo_full_ro:4;
        RBus_UInt32  res1:28;
    };
}atb_demod_freq_vit3_fifo_full_ro_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  vit_fifofull:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_vit_fifofull_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  iter_improve_fec_en:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_vit_iter_fec_improve_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  local_and_receive_sync_byte_diff_th1:2;
        RBus_UInt32  local_and_receive_sync_byte_diff_th2:2;
        RBus_UInt32  too_much_b8_th:2;
        RBus_UInt32  right_b8_th:2;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_local_and_receive_sync_byte_diff_th1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  not_sync_num_th:4;
        RBus_UInt32  sync_num_add_inv_sync_num_th:4;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_not_sync_num_th_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  local_and_receive_sync_byte_diff_th0:2;
        RBus_UInt32  res1:30;
    };
}atb_demod_freq_local_and_receive_sync_byte_diff_th0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_add_tei_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_add_tei_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pkt_error_window_1st_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pkt_error_window_1st_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  pkt_error_window_1st_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_pkt_error_window_1st_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_corr_bits_1st_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_corr_bits_1st_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_corr_bits_1st_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_corr_bits_1st_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_corr_bits_1st_23_16:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_corr_bits_1st_23_16_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_corr_bytes_1st_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_corr_bytes_1st_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_corr_bytes_1st_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_corr_bytes_1st_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_pkt_errors_1st_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_pkt_errors_1st_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_pkt_errors_1st_15_8:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_pkt_errors_1st_15_8_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  rs_corr_bits_high_7_0:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_rs_corr_bits_high_7_0_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_is_two_part_decision_flag:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_is_two_part_decision_flag_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_use_l1plp_bypass:1;
        RBus_UInt32  res1:31;
    };
}atb_demod_freq_params_use_l1plp_bypass_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_robust_dec_th1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_robust_dec_th1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_robust_dec_th2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_robust_dec_th2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_robust_th1_1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_robust_th1_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_robust_th1_2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_robust_th1_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_robust_th2_1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_robust_th2_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_robust_th2_2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_robust_th2_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_hem_dec_th1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_hem_dec_th1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_hem_dec_th2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_hem_dec_th2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_hem_th1_1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_hem_th1_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_hem_th1_2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_hem_th1_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_hem_th2_1:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_hem_th2_1_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_hem_th2_2:8;
        RBus_UInt32  res1:24;
    };
}atb_demod_freq_params_hem_th2_2_RBUS;

typedef union
{
    RBus_UInt32 regValue;
    struct{
        RBus_UInt32  params_headernotdetection_times:5;
        RBus_UInt32  res1:27;
    };
}atb_demod_freq_params_headernotdetection_times_RBUS;




#endif 


#endif 
