Analysis & Synthesis report for exp12
Tue Jun 07 18:55:35 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for vga:vga_top|vga_ram:ram1|altsyncram:altsyncram_component|altsyncram_lgs1:auto_generated
  7. Source assignments for vga:vga_top|vga_rom:rom1|altsyncram:altsyncram_component|altsyncram_tlg1:auto_generated
  8. Source assignments for buffer:my_buffer|altsyncram:buffer[0][7]|altsyncram_jfk1:auto_generated
  9. Source assignments for mem:my_dmem|dmem_ram:ram_1|altsyncram:altsyncram_component|altsyncram_hlu1:auto_generated
 10. Source assignments for imem_rom:my_imem|altsyncram:altsyncram_component|altsyncram_75i1:auto_generated|altsyncram_joj2:altsyncram1
 11. Parameter Settings for User Entity Instance: clkgen:clkgen_1
 12. Parameter Settings for User Entity Instance: clkgen:clkgen_2
 13. Parameter Settings for User Entity Instance: clkgen:clkgen_3
 14. Parameter Settings for User Entity Instance: vga:vga_top|vga_ctrl:my_vga
 15. Parameter Settings for User Entity Instance: vga:vga_top|vga_ram:ram1|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: vga:vga_top|vga_rom:rom1|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: buffer:my_buffer|altsyncram:buffer[0][7]
 18. Parameter Settings for User Entity Instance: mem:my_dmem|dmem_ram:ram_1|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: imem_rom:my_imem|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: clkgen:clkgen_4
 21. Port Connectivity Checks: "clkgen:clkgen_4"
 22. Port Connectivity Checks: "keyboard_basic:my_keyboard|big_regpile:big_reg"
 23. Port Connectivity Checks: "keyboard_basic:my_keyboard|ps2_keyboard:mykey"
 24. Port Connectivity Checks: "cpu:my_cpu"
 25. Port Connectivity Checks: "vga:vga_top|vga_ctrl:my_vga"
 26. Port Connectivity Checks: "clkgen:clkgen_3"
 27. Port Connectivity Checks: "clkgen:clkgen_2"
 28. Port Connectivity Checks: "clkgen:clkgen_1"
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Jun 07 18:55:35 2022           ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name               ; exp12                                       ;
; Top-level Entity Name       ; exp12                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; exp12              ; exp12              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|mem:my_dmem|dmem_ram:ram_1 ; dmem_ram.v      ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|imem_rom:my_imem           ; imem_rom.v      ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |exp12|vga:vga_top|vga_ram:ram1   ; vga_ram.v       ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |exp12|vga:vga_top|vga_rom:rom1   ; vga_rom.v       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vga_top|vga_ram:ram1|altsyncram:altsyncram_component|altsyncram_lgs1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:vga_top|vga_rom:rom1|altsyncram:altsyncram_component|altsyncram_tlg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for buffer:my_buffer|altsyncram:buffer[0][7]|altsyncram_jfk1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem:my_dmem|dmem_ram:ram_1|altsyncram:altsyncram_component|altsyncram_hlu1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for imem_rom:my_imem|altsyncram:altsyncram_component|altsyncram_75i1:auto_generated|altsyncram_joj2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clkgen_1 ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                   ;
; countlimit     ; 1        ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clkgen_2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; clk_freq       ; 25000 ; Signed Integer                      ;
; countlimit     ; 1000  ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clkgen_3 ;
+----------------+--------+------------------------------------+
; Parameter Name ; Value  ; Type                               ;
+----------------+--------+------------------------------------+
; clk_freq       ; 30     ; Signed Integer                     ;
; countlimit     ; 833333 ; Signed Integer                     ;
+----------------+--------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vga_top|vga_ctrl:my_vga ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; h_frontporch   ; 96    ; Signed Integer                                  ;
; h_active       ; 144   ; Signed Integer                                  ;
; h_backporch    ; 784   ; Signed Integer                                  ;
; h_total        ; 800   ; Signed Integer                                  ;
; v_frontporch   ; 2     ; Signed Integer                                  ;
; v_active       ; 35    ; Signed Integer                                  ;
; v_backporch    ; 515   ; Signed Integer                                  ;
; v_total        ; 525   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vga_top|vga_ram:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; ram2100.mif          ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_lgs1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vga_top|vga_rom:rom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 12                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; shape256_16_9.mif    ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_tlg1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer:my_buffer|altsyncram:buffer[0][7] ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Untyped                   ;
; WIDTHAD_A                          ; 3                    ; Untyped                   ;
; NUMWORDS_A                         ; 8                    ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 8                    ; Untyped                   ;
; WIDTHAD_B                          ; 3                    ; Untyped                   ;
; NUMWORDS_B                         ; 8                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_jfk1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:my_dmem|dmem_ram:ram_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_hlu1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem_rom:my_imem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; imem.mif             ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_75i1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clkgen_4 ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; clk_freq       ; 1        ; Signed Integer                   ;
; countlimit     ; 25000000 ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------+
; Port Connectivity Checks: "clkgen:clkgen_4" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; rst   ; Input ; Info     ; Stuck at GND     ;
; clken ; Input ; Info     ; Stuck at VCC     ;
+-------+-------+----------+------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard_basic:my_keyboard|big_regpile:big_reg"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard_basic:my_keyboard|ps2_keyboard:mykey"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; clrn     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:my_cpu"                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset            ; Input  ; Info     ; Stuck at GND                                                                        ;
; imemaddr[31..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; imemaddr[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "vga:vga_top|vga_ctrl:my_vga" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; reset ; Input ; Info     ; Stuck at GND                 ;
+-------+-------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkgen:clkgen_3"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; clken  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clkout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "clkgen:clkgen_2" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; rst   ; Input ; Info     ; Stuck at GND     ;
; clken ; Input ; Info     ; Stuck at VCC     ;
+-------+-------+----------+------------------+


+---------------------------------------------+
; Port Connectivity Checks: "clkgen:clkgen_1" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; rst   ; Input ; Info     ; Stuck at GND     ;
; clken ; Input ; Info     ; Stuck at VCC     ;
+-------+-------+----------+------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Jun 07 18:54:57 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp12 -c exp12
Warning (125092): Tcl Script File keyboard_ram.qip not found
    Info (125063): set_global_assignment -name QIP_FILE keyboard_ram.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_rom.v
    Info (12023): Found entity 1: vga_rom File: D:/My_design/exp_12/vga_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_ram.v
    Info (12023): Found entity 1: vga_ram File: D:/My_design/exp_12/vga_ram.v Line: 40
Warning (12019): Can't analyze file -- file my_vga.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen File: D:/My_design/exp_12/clkgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: vga File: D:/My_design/exp_12/vga.v Line: 1
Warning (12019): Can't analyze file -- file keyboard.v is missing
Info (12021): Found 4 design units, including 4 entities, in source file keyboard_basic.v
    Info (12023): Found entity 1: keyboard_basic File: D:/My_design/exp_12/keyboard_basic.v Line: 1
    Info (12023): Found entity 2: big_regpile File: D:/My_design/exp_12/keyboard_basic.v Line: 79
    Info (12023): Found entity 3: regpile File: D:/My_design/exp_12/keyboard_basic.v Line: 89
    Info (12023): Found entity 4: ps2_keyboard File: D:/My_design/exp_12/keyboard_basic.v Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file bcd.v
    Info (12023): Found entity 1: bcd7seg File: D:/My_design/exp_12/bcd.v Line: 2
Info (12021): Found 5 design units, including 5 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu File: D:/My_design/exp_12/cpu.v Line: 1
    Info (12023): Found entity 2: alu_input File: D:/My_design/exp_12/cpu.v Line: 100
    Info (12023): Found entity 3: PC_gen File: D:/My_design/exp_12/cpu.v Line: 116
    Info (12023): Found entity 4: imm_gen File: D:/My_design/exp_12/cpu.v Line: 148
    Info (12023): Found entity 5: regfile File: D:/My_design/exp_12/cpu.v Line: 170
Info (12021): Found 1 design units, including 1 entities, in source file mem.v
    Info (12023): Found entity 1: mem File: D:/My_design/exp_12/mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file generate_contrl_signal.v
    Info (12023): Found entity 1: generate_contrl_signal File: D:/My_design/exp_12/generate_contrl_signal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: D:/My_design/exp_12/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem_rom.v
    Info (12023): Found entity 1: imem_rom File: D:/My_design/exp_12/imem_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dmem_ram.v
    Info (12023): Found entity 1: dmem_ram File: D:/My_design/exp_12/dmem_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file buffer.v
    Info (12023): Found entity 1: buffer File: D:/My_design/exp_12/buffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file backgroun.v
    Info (12023): Found entity 1: backgroun File: D:/My_design/exp_12/backgroun.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file color.v
    Info (12023): Found entity 1: color File: D:/My_design/exp_12/color.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at keyboard_basic.v(73): created implicit net for "big_data" File: D:/My_design/exp_12/keyboard_basic.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(19): created implicit net for "dbgdata" File: D:/My_design/exp_12/cpu.v Line: 19
Warning (12125): Using design file exp12.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: exp12 File: D:/My_design/exp_12/exp12.v Line: 5
Info (12127): Elaborating entity "exp12" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at exp12.v(90): object "test_buffer" assigned a value but never read File: D:/My_design/exp_12/exp12.v Line: 90
Warning (10034): Output port "HEX2" at exp12.v(25) has no driver File: D:/My_design/exp_12/exp12.v Line: 25
Warning (10034): Output port "HEX3" at exp12.v(26) has no driver File: D:/My_design/exp_12/exp12.v Line: 26
Warning (10034): Output port "HEX4" at exp12.v(27) has no driver File: D:/My_design/exp_12/exp12.v Line: 27
Warning (10034): Output port "HEX5" at exp12.v(28) has no driver File: D:/My_design/exp_12/exp12.v Line: 28
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:clkgen_1" File: D:/My_design/exp_12/exp12.v Line: 68
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:clkgen_2" File: D:/My_design/exp_12/exp12.v Line: 69
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:clkgen_3" File: D:/My_design/exp_12/exp12.v Line: 70
Info (12128): Elaborating entity "vga" for hierarchy "vga:vga_top" File: D:/My_design/exp_12/exp12.v Line: 113
Warning (10036): Verilog HDL or VHDL warning at vga.v(39): object "command_prompt" assigned a value but never read File: D:/My_design/exp_12/vga.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at vga.v(41): variable "vaddr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at vga.v(41): variable "vga_offset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at vga.v(41): variable "haddr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 41
Warning (10230): Verilog HDL assignment warning at vga.v(41): truncated value with size 32 to match size of target (12) File: D:/My_design/exp_12/vga.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at vga.v(42): variable "asc2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at vga.v(42): variable "vaddr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 42
Warning (10230): Verilog HDL assignment warning at vga.v(42): truncated value with size 32 to match size of target (12) File: D:/My_design/exp_12/vga.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at vga.v(43): variable "font" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at vga.v(43): variable "haddr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at vga.v(44): variable "color" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at vga.v(46): variable "color" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 46
Warning (10235): Verilog HDL Always Construct warning at vga.v(48): variable "color" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at vga.v(50): variable "color" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at vga.v(52): variable "color" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at vga.v(54): variable "color" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 54
Warning (10235): Verilog HDL Always Construct warning at vga.v(56): variable "color" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 56
Warning (10235): Verilog HDL Always Construct warning at vga.v(58): variable "color" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/My_design/exp_12/vga.v Line: 58
Warning (10240): Verilog HDL Always Construct warning at vga.v(40): inferring latch(es) for variable "vgadata", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/vga.v Line: 40
Info (10041): Inferred latch for "vgadata[0]" at vga.v(40) File: D:/My_design/exp_12/vga.v Line: 40
Info (10041): Inferred latch for "vgadata[1]" at vga.v(40) File: D:/My_design/exp_12/vga.v Line: 40
Info (10041): Inferred latch for "vgadata[2]" at vga.v(40) File: D:/My_design/exp_12/vga.v Line: 40
Info (10041): Inferred latch for "vgadata[3]" at vga.v(40) File: D:/My_design/exp_12/vga.v Line: 40
Info (10041): Inferred latch for "vgadata[4]" at vga.v(40) File: D:/My_design/exp_12/vga.v Line: 40
Info (10041): Inferred latch for "vgadata[5]" at vga.v(40) File: D:/My_design/exp_12/vga.v Line: 40
Info (10041): Inferred latch for "vgadata[6]" at vga.v(40) File: D:/My_design/exp_12/vga.v Line: 40
Info (10041): Inferred latch for "vgadata[7]" at vga.v(40) File: D:/My_design/exp_12/vga.v Line: 40
Info (10041): Inferred latch for "vgadata[8]" at vga.v(40) File: D:/My_design/exp_12/vga.v Line: 40
Info (10041): Inferred latch for "vgadata[9]" at vga.v(40) File: D:/My_design/exp_12/vga.v Line: 40
Info (10041): Inferred latch for "vgadata[10]" at vga.v(40) File: D:/My_design/exp_12/vga.v Line: 40
Info (10041): Inferred latch for "vgadata[11]" at vga.v(40) File: D:/My_design/exp_12/vga.v Line: 40
Warning (12125): Using design file vga_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_ctrl File: D:/My_design/exp_12/vga_ctrl.v Line: 1
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga:vga_top|vga_ctrl:my_vga" File: D:/My_design/exp_12/vga.v Line: 37
Info (12128): Elaborating entity "vga_ram" for hierarchy "vga:vga_top|vga_ram:ram1" File: D:/My_design/exp_12/vga.v Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vga_top|vga_ram:ram1|altsyncram:altsyncram_component" File: D:/My_design/exp_12/vga_ram.v Line: 91
Info (12130): Elaborated megafunction instantiation "vga:vga_top|vga_ram:ram1|altsyncram:altsyncram_component" File: D:/My_design/exp_12/vga_ram.v Line: 91
Info (12133): Instantiated megafunction "vga:vga_top|vga_ram:ram1|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/exp_12/vga_ram.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram2100.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lgs1.tdf
    Info (12023): Found entity 1: altsyncram_lgs1 File: D:/My_design/exp_12/db/altsyncram_lgs1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lgs1" for hierarchy "vga:vga_top|vga_ram:ram1|altsyncram:altsyncram_component|altsyncram_lgs1:auto_generated" File: d:/intel/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (2100) in the Memory Initialization File "D:/My_design/exp_12/ram2100.mif" -- setting initial value for remaining addresses to 0 File: D:/My_design/exp_12/vga_ram.v Line: 91
Info (12128): Elaborating entity "vga_rom" for hierarchy "vga:vga_top|vga_rom:rom1" File: D:/My_design/exp_12/vga.v Line: 78
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga:vga_top|vga_rom:rom1|altsyncram:altsyncram_component" File: D:/My_design/exp_12/vga_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga:vga_top|vga_rom:rom1|altsyncram:altsyncram_component" File: D:/My_design/exp_12/vga_rom.v Line: 82
Info (12133): Instantiated megafunction "vga:vga_top|vga_rom:rom1|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/exp_12/vga_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "shape256_16_9.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tlg1.tdf
    Info (12023): Found entity 1: altsyncram_tlg1 File: D:/My_design/exp_12/db/altsyncram_tlg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tlg1" for hierarchy "vga:vga_top|vga_rom:rom1|altsyncram:altsyncram_component|altsyncram_tlg1:auto_generated" File: d:/intel/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "buffer" for hierarchy "buffer:my_buffer" File: D:/My_design/exp_12/exp12.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at buffer.v(11): object "we" assigned a value but never read File: D:/My_design/exp_12/buffer.v Line: 11
Warning (10230): Verilog HDL assignment warning at buffer.v(21): truncated value with size 32 to match size of target (8) File: D:/My_design/exp_12/buffer.v Line: 21
Warning (10230): Verilog HDL assignment warning at buffer.v(34): truncated value with size 32 to match size of target (8) File: D:/My_design/exp_12/buffer.v Line: 34
Warning (276027): Inferred dual-clock RAM node "buffer:my_buffer|altsyncram:buffer[0][7]" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "buffer:my_buffer|altsyncram:buffer[0][7]" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12128): Elaborating entity "altsyncram" for hierarchy "buffer:my_buffer|altsyncram:buffer[0][7]" File: D:/My_design/exp_12/buffer.v Line: 15
Info (12130): Elaborated megafunction instantiation "buffer:my_buffer|altsyncram:buffer[0][7]" File: D:/My_design/exp_12/buffer.v Line: 15
Info (12133): Instantiated megafunction "buffer:my_buffer|altsyncram:buffer[0][7]" with the following parameter: File: D:/My_design/exp_12/buffer.v Line: 15
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jfk1.tdf
    Info (12023): Found entity 1: altsyncram_jfk1 File: D:/My_design/exp_12/db/altsyncram_jfk1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jfk1" for hierarchy "buffer:my_buffer|altsyncram:buffer[0][7]|altsyncram_jfk1:auto_generated" File: d:/intel/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:my_cpu" File: D:/My_design/exp_12/exp12.v Line: 137
Warning (10036): Verilog HDL or VHDL warning at cpu.v(19): object "dbgdata" assigned a value but never read File: D:/My_design/exp_12/cpu.v Line: 19
Warning (10230): Verilog HDL assignment warning at cpu.v(19): truncated value with size 32 to match size of target (1) File: D:/My_design/exp_12/cpu.v Line: 19
Info (12128): Elaborating entity "PC_gen" for hierarchy "cpu:my_cpu|PC_gen:me_PC" File: D:/My_design/exp_12/cpu.v Line: 62
Warning (10240): Verilog HDL Always Construct warning at cpu.v(119): inferring latch(es) for variable "NextPC", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/cpu.v Line: 119
Info (10041): Inferred latch for "NextPC[0]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[1]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[2]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[3]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[4]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[5]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[6]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[7]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[8]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[9]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[10]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[11]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[12]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[13]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[14]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[15]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[16]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[17]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[18]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[19]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[20]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[21]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[22]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[23]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[24]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[25]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[26]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[27]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[28]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[29]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[30]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (10041): Inferred latch for "NextPC[31]" at cpu.v(122) File: D:/My_design/exp_12/cpu.v Line: 122
Info (12128): Elaborating entity "alu_input" for hierarchy "cpu:my_cpu|alu_input:my_aluinput" File: D:/My_design/exp_12/cpu.v Line: 66
Info (12128): Elaborating entity "alu" for hierarchy "cpu:my_cpu|alu:my_alu" File: D:/My_design/exp_12/cpu.v Line: 68
Warning (10230): Verilog HDL assignment warning at alu.v(38): truncated value with size 32 to match size of target (1) File: D:/My_design/exp_12/alu.v Line: 38
Warning (10240): Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable "aluresult", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/alu.v Line: 9
Warning (10240): Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable "less", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/alu.v Line: 9
Info (10041): Inferred latch for "aluresult[0]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[1]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[2]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[3]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[4]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[5]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[6]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[7]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[8]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[9]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[10]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[11]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[12]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[13]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[14]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[15]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[16]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[17]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[18]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[19]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[20]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[21]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[22]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[23]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[24]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[25]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[26]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[27]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[28]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[29]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[30]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "aluresult[31]" at alu.v(33) File: D:/My_design/exp_12/alu.v Line: 33
Info (10041): Inferred latch for "less" at alu.v(19) File: D:/My_design/exp_12/alu.v Line: 19
Info (12128): Elaborating entity "imm_gen" for hierarchy "cpu:my_cpu|imm_gen:my_imm" File: D:/My_design/exp_12/cpu.v Line: 78
Warning (10270): Verilog HDL Case Statement warning at cpu.v(160): incomplete case statement has no default case item File: D:/My_design/exp_12/cpu.v Line: 160
Warning (10240): Verilog HDL Always Construct warning at cpu.v(160): inferring latch(es) for variable "imm", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[0]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[1]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[2]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[3]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[4]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[5]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[6]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[7]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[8]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[9]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[10]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[11]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[12]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[13]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[14]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[15]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[16]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[17]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[18]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[19]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[20]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[21]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[22]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[23]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[24]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[25]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[26]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[27]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[28]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[29]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[30]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (10041): Inferred latch for "imm[31]" at cpu.v(160) File: D:/My_design/exp_12/cpu.v Line: 160
Info (12128): Elaborating entity "generate_contrl_signal" for hierarchy "cpu:my_cpu|generate_contrl_signal:my_signal" File: D:/My_design/exp_12/cpu.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at generate_contrl_signal.v(7): inferring latch(es) for variable "ExtOP", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/generate_contrl_signal.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at generate_contrl_signal.v(7): inferring latch(es) for variable "RegWr", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/generate_contrl_signal.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at generate_contrl_signal.v(7): inferring latch(es) for variable "Branch", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/generate_contrl_signal.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at generate_contrl_signal.v(7): inferring latch(es) for variable "MemtoReg", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/generate_contrl_signal.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at generate_contrl_signal.v(7): inferring latch(es) for variable "MemWr", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/generate_contrl_signal.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at generate_contrl_signal.v(7): inferring latch(es) for variable "ALUBsrc", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/generate_contrl_signal.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at generate_contrl_signal.v(7): inferring latch(es) for variable "ALUctr", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/generate_contrl_signal.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at generate_contrl_signal.v(7): inferring latch(es) for variable "ALUAsrc", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/generate_contrl_signal.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at generate_contrl_signal.v(7): inferring latch(es) for variable "MemOP", which holds its previous value in one or more paths through the always construct File: D:/My_design/exp_12/generate_contrl_signal.v Line: 7
Info (10041): Inferred latch for "ALUctr[0]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "ALUctr[1]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "ALUctr[2]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "ALUctr[3]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "ALUBsrc[0]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "ALUBsrc[1]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "ALUAsrc" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "MemOP[0]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "MemOP[1]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "MemOP[2]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "MemWr" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "Branch[0]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "Branch[1]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "Branch[2]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "RegWr" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "ExtOP[0]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "ExtOP[1]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "ExtOP[2]" at generate_contrl_signal.v(355) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 355
Info (10041): Inferred latch for "MemtoReg" at generate_contrl_signal.v(324) File: D:/My_design/exp_12/generate_contrl_signal.v Line: 324
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:my_cpu|regfile:myregfile" File: D:/My_design/exp_12/cpu.v Line: 97
Info (12128): Elaborating entity "keyboard_basic" for hierarchy "keyboard_basic:my_keyboard" File: D:/My_design/exp_12/exp12.v Line: 144
Warning (10036): Verilog HDL or VHDL warning at keyboard_basic.v(73): object "big_data" assigned a value but never read File: D:/My_design/exp_12/keyboard_basic.v Line: 73
Warning (10036): Verilog HDL or VHDL warning at keyboard_basic.v(12): object "shift" assigned a value but never read File: D:/My_design/exp_12/keyboard_basic.v Line: 12
Warning (10027): Verilog HDL or VHDL warning at the keyboard_basic.v(42): index expression is not wide enough to address all of the elements in the array File: D:/My_design/exp_12/keyboard_basic.v Line: 42
Warning (10230): Verilog HDL assignment warning at keyboard_basic.v(47): truncated value with size 32 to match size of target (8) File: D:/My_design/exp_12/keyboard_basic.v Line: 47
Warning (10230): Verilog HDL assignment warning at keyboard_basic.v(51): truncated value with size 32 to match size of target (8) File: D:/My_design/exp_12/keyboard_basic.v Line: 51
Warning (10230): Verilog HDL assignment warning at keyboard_basic.v(73): truncated value with size 8 to match size of target (1) File: D:/My_design/exp_12/keyboard_basic.v Line: 73
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "keyboard_basic:my_keyboard|ps2_keyboard:mykey" File: D:/My_design/exp_12/keyboard_basic.v Line: 28
Info (12128): Elaborating entity "regpile" for hierarchy "keyboard_basic:my_keyboard|regpile:my_reg" File: D:/My_design/exp_12/keyboard_basic.v Line: 74
Warning (10030): Net "regs.data_a" at keyboard_basic.v(93) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp_12/keyboard_basic.v Line: 93
Warning (10030): Net "regs.waddr_a" at keyboard_basic.v(93) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp_12/keyboard_basic.v Line: 93
Warning (10030): Net "regs.we_a" at keyboard_basic.v(93) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp_12/keyboard_basic.v Line: 93
Info (12128): Elaborating entity "big_regpile" for hierarchy "keyboard_basic:my_keyboard|big_regpile:big_reg" File: D:/My_design/exp_12/keyboard_basic.v Line: 75
Warning (10030): Net "regs.data_a" at keyboard_basic.v(83) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp_12/keyboard_basic.v Line: 83
Warning (10030): Net "regs.waddr_a" at keyboard_basic.v(83) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp_12/keyboard_basic.v Line: 83
Warning (10030): Net "regs.we_a" at keyboard_basic.v(83) has no driver or initial value, using a default initial value '0' File: D:/My_design/exp_12/keyboard_basic.v Line: 83
Info (12128): Elaborating entity "mem" for hierarchy "mem:my_dmem" File: D:/My_design/exp_12/exp12.v Line: 155
Info (12128): Elaborating entity "dmem_ram" for hierarchy "mem:my_dmem|dmem_ram:ram_1" File: D:/My_design/exp_12/mem.v Line: 22
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem:my_dmem|dmem_ram:ram_1|altsyncram:altsyncram_component" File: D:/My_design/exp_12/dmem_ram.v Line: 93
Info (12130): Elaborated megafunction instantiation "mem:my_dmem|dmem_ram:ram_1|altsyncram:altsyncram_component" File: D:/My_design/exp_12/dmem_ram.v Line: 93
Info (12133): Instantiated megafunction "mem:my_dmem|dmem_ram:ram_1|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/exp_12/dmem_ram.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hlu1.tdf
    Info (12023): Found entity 1: altsyncram_hlu1 File: D:/My_design/exp_12/db/altsyncram_hlu1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_hlu1" for hierarchy "mem:my_dmem|dmem_ram:ram_1|altsyncram:altsyncram_component|altsyncram_hlu1:auto_generated" File: d:/intel/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 32725 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported. File: D:/My_design/exp_12/dmem.mif Line: 1
    Warning (113026): Memory Initialization File Address 9 is not initialized File: D:/My_design/exp_12/dmem.mif Line: 1
    Warning (113027): Addresses ranging from 44 to 32767 are not initialized File: D:/My_design/exp_12/dmem.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: D:/My_design/exp_12/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "mem:my_dmem|dmem_ram:ram_1|altsyncram:altsyncram_component|altsyncram_hlu1:auto_generated|decode_8la:decode2" File: D:/My_design/exp_12/db/altsyncram_hlu1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: D:/My_design/exp_12/db/decode_11a.tdf Line: 22
Info (12128): Elaborating entity "decode_11a" for hierarchy "mem:my_dmem|dmem_ram:ram_1|altsyncram:altsyncram_component|altsyncram_hlu1:auto_generated|decode_11a:rden_decode_b" File: D:/My_design/exp_12/db/altsyncram_hlu1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: D:/My_design/exp_12/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "mem:my_dmem|dmem_ram:ram_1|altsyncram:altsyncram_component|altsyncram_hlu1:auto_generated|mux_5hb:mux3" File: D:/My_design/exp_12/db/altsyncram_hlu1.tdf Line: 49
Info (12128): Elaborating entity "imem_rom" for hierarchy "imem_rom:my_imem" File: D:/My_design/exp_12/exp12.v Line: 161
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem_rom:my_imem|altsyncram:altsyncram_component" File: D:/My_design/exp_12/imem_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "imem_rom:my_imem|altsyncram:altsyncram_component" File: D:/My_design/exp_12/imem_rom.v Line: 81
Info (12133): Instantiated megafunction "imem_rom:my_imem|altsyncram:altsyncram_component" with the following parameter: File: D:/My_design/exp_12/imem_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=imem"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_75i1.tdf
    Info (12023): Found entity 1: altsyncram_75i1 File: D:/My_design/exp_12/db/altsyncram_75i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_75i1" for hierarchy "imem_rom:my_imem|altsyncram:altsyncram_component|altsyncram_75i1:auto_generated" File: d:/intel/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_joj2.tdf
    Info (12023): Found entity 1: altsyncram_joj2 File: D:/My_design/exp_12/db/altsyncram_joj2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_joj2" for hierarchy "imem_rom:my_imem|altsyncram:altsyncram_component|altsyncram_75i1:auto_generated|altsyncram_joj2:altsyncram1" File: D:/My_design/exp_12/db/altsyncram_75i1.tdf Line: 34
Warning (113028): 64674 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/My_design/exp_12/imem.mif Line: 1
    Warning (113027): Addresses ranging from 862 to 65535 are not initialized File: D:/My_design/exp_12/imem.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: D:/My_design/exp_12/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "imem_rom:my_imem|altsyncram:altsyncram_component|altsyncram_75i1:auto_generated|altsyncram_joj2:altsyncram1|decode_dla:decode4" File: D:/My_design/exp_12/db/altsyncram_joj2.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: D:/My_design/exp_12/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "imem_rom:my_imem|altsyncram:altsyncram_component|altsyncram_75i1:auto_generated|altsyncram_joj2:altsyncram1|decode_61a:rden_decode_a" File: D:/My_design/exp_12/db/altsyncram_joj2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: D:/My_design/exp_12/db/mux_ahb.tdf Line: 22
Info (12128): Elaborating entity "mux_ahb" for hierarchy "imem_rom:my_imem|altsyncram:altsyncram_component|altsyncram_75i1:auto_generated|altsyncram_joj2:altsyncram1|mux_ahb:mux6" File: D:/My_design/exp_12/db/altsyncram_joj2.tdf Line: 51
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "imem_rom:my_imem|altsyncram:altsyncram_component|altsyncram_75i1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/My_design/exp_12/db/altsyncram_75i1.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "imem_rom:my_imem|altsyncram:altsyncram_component|altsyncram_75i1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/My_design/exp_12/db/altsyncram_75i1.tdf Line: 35
Info (12133): Instantiated megafunction "imem_rom:my_imem|altsyncram:altsyncram_component|altsyncram_75i1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/My_design/exp_12/db/altsyncram_75i1.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1768777069"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "imem_rom:my_imem|altsyncram:altsyncram_component|altsyncram_75i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intel/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "imem_rom:my_imem|altsyncram:altsyncram_component|altsyncram_75i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intel/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "imem_rom:my_imem|altsyncram:altsyncram_component|altsyncram_75i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/intel/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "color" for hierarchy "color:color_mem" File: D:/My_design/exp_12/exp12.v Line: 169
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:clkgen_4" File: D:/My_design/exp_12/exp12.v Line: 173
Info (12128): Elaborating entity "bcd7seg" for hierarchy "bcd7seg:bcd0" File: D:/My_design/exp_12/exp12.v Line: 218
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.06.07.18:55:24 Progress: Loading sldae8edda9/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Error (11176): Alt_sld_fab: Exception during generation: C:\Users\\AppData\Local\Temp\alt9150_3099027156555049639.dir\0003_Temp\5471191230.txt
Error (11176): Generation stopped, 1 or more modules remaining
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 2 modules, 1 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sldae8edda9/alt_sld_fab.v
Error (12154): Can't elaborate inferred hierarchy "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/My_design/exp_12/exp12.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 71 warnings
    Error: Peak virtual memory: 4905 megabytes
    Error: Processing ended: Tue Jun 07 18:55:36 2022
    Error: Elapsed time: 00:00:39
    Error: Total CPU time (on all processors): 00:01:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/My_design/exp_12/exp12.map.smsg.


