{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600114719385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600114719650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 15:18:38 2020 " "Processing started: Mon Sep 14 15:18:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600114719650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114719650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComputadorBasico -c ComputadorBasico " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComputadorBasico -c ComputadorBasico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114719650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600114726109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600114726111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Alu8bits " "Found entity 1: Alu8bits" {  } { { "Alu8bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Alu8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114775406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114775406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testalus3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testalus3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestALUs3 " "Found entity 1: TestALUs3" {  } { { "TestALUs3.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/TestALUs3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114775410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114775410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register8Bits " "Found entity 1: Register8Bits" {  } { { "Register8Bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Register8Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114775414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114775414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8bits " "Found entity 1: CPU8bits" {  } { { "CPU8bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114775419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114775419 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Multiplex8bits.vhd " "Can't analyze file -- file Multiplex8bits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1600114775435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbus61.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxbus61.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxbus61-arch1 " "Found design unit 1: muxbus61-arch1" {  } { { "muxbus61.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/muxbus61.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114776347 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxbus61 " "Found entity 1: muxbus61" {  } { { "muxbus61.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/muxbus61.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114776347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114776347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux18-demux_archi " "Found design unit 1: demux18-demux_archi" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114776352 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux18 " "Found entity 1: demux18" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114776352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114776352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryrams5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryrams5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryrams5-SYN " "Found design unit 1: memoryrams5-SYN" {  } { { "memoryRAMs5.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114776359 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryRAMs5 " "Found entity 1: memoryRAMs5" {  } { { "memoryRAMs5.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114776359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114776359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmemoriarom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testmemoriarom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestMemoriaROM " "Found entity 1: TestMemoriaROM" {  } { { "TestMemoriaROM.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/TestMemoriaROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114776368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114776368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_SM-a " "Found design unit 1: ControlUnit_SM-a" {  } { { "ControlUnit_SM.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114776381 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_SM " "Found entity 1: ControlUnit_SM" {  } { { "ControlUnit_SM.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114776381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114776381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8bits_v2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu8bits_v2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8bits_v2 " "Found entity 1: CPU8bits_v2" {  } { { "CPU8bits_v2.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114776385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114776385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computadorbasicofinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file computadorbasicofinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComputadorBasicoFinal " "Found entity 1: ComputadorBasicoFinal" {  } { { "ComputadorBasicoFinal.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ComputadorBasicoFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114776390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114776390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ComputadorBasicoFinal " "Elaborating entity \"ComputadorBasicoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600114776665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU8bits_v2 CPU8bits_v2:inst " "Elaborating entity \"CPU8bits_v2\" for hierarchy \"CPU8bits_v2:inst\"" {  } { { "ComputadorBasicoFinal.bdf" "inst" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ComputadorBasicoFinal.bdf" { { 104 64 416 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114776764 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ControlUnit_SM inst8 " "Block or symbol \"ControlUnit_SM\" of instance \"inst8\" overlaps another block or symbol" {  } { { "CPU8bits_v2.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { 168 -576 -344 408 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1600114776767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu8bits CPU8bits_v2:inst\|Alu8bits:inst " "Elaborating entity \"Alu8bits\" for hierarchy \"CPU8bits_v2:inst\|Alu8bits:inst\"" {  } { { "CPU8bits_v2.bdf" "inst" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { 160 904 1136 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114776769 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Ov " "Pin \"Ov\" is missing source" {  } { { "Alu8bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Alu8bits.bdf" { { 760 464 640 776 "Ov" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1600114776772 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR4 inst9 " "Primitive \"OR4\" of instance \"inst9\" not used" {  } { { "Alu8bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Alu8bits.bdf" { { 728 392 456 808 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1600114776772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 CPU8bits_v2:inst\|Alu8bits:inst\|74181:inst1 " "Elaborating entity \"74181\" for hierarchy \"CPU8bits_v2:inst\|Alu8bits:inst\|74181:inst1\"" {  } { { "Alu8bits.bdf" "inst1" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Alu8bits.bdf" { { 152 208 464 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114776831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU8bits_v2:inst\|Alu8bits:inst\|74181:inst1 " "Elaborated megafunction instantiation \"CPU8bits_v2:inst\|Alu8bits:inst\|74181:inst1\"" {  } { { "Alu8bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Alu8bits.bdf" { { 152 208 464 272 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114776833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_SM CPU8bits_v2:inst\|ControlUnit_SM:inst8 " "Elaborating entity \"ControlUnit_SM\" for hierarchy \"CPU8bits_v2:inst\|ControlUnit_SM:inst8\"" {  } { { "CPU8bits_v2.bdf" "inst8" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { 168 -576 -344 408 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114776841 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ControlUnit_SM.vhd(35) " "VHDL Process Statement warning at ControlUnit_SM.vhd(35): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1600114776843 "|ControlUnit_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCtemp ControlUnit_SM.vhd(94) " "VHDL Process Statement warning at ControlUnit_SM.vhd(94): signal \"PCtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1600114776843 "|ControlUnit_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCtemp ControlUnit_SM.vhd(96) " "VHDL Process Statement warning at ControlUnit_SM.vhd(96): signal \"PCtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1600114776843 "|ControlUnit_SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCtemp ControlUnit_SM.vhd(98) " "VHDL Process Statement warning at ControlUnit_SM.vhd(98): signal \"PCtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit_SM.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1600114776844 "|ControlUnit_SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxbus61 CPU8bits_v2:inst\|muxbus61:inst11 " "Elaborating entity \"muxbus61\" for hierarchy \"CPU8bits_v2:inst\|muxbus61:inst11\"" {  } { { "CPU8bits_v2.bdf" "inst11" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { 360 528 688 536 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114776846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8Bits CPU8bits_v2:inst\|Register8Bits:inst2 " "Elaborating entity \"Register8Bits\" for hierarchy \"CPU8bits_v2:inst\|Register8Bits:inst2\"" {  } { { "CPU8bits_v2.bdf" "inst2" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { 16 32 216 112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114776866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374 CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst " "Elaborating entity \"74374\" for hierarchy \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\"" {  } { { "Register8Bits.bdf" "inst" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Register8Bits.bdf" { { 224 592 712 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114776939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst " "Elaborated megafunction instantiation \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\"" {  } { { "Register8Bits.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Register8Bits.bdf" { { 224 592 712 416 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114776943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux18 CPU8bits_v2:inst\|demux18:inst1 " "Elaborating entity \"demux18\" for hierarchy \"CPU8bits_v2:inst\|demux18:inst1\"" {  } { { "CPU8bits_v2.bdf" "inst1" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { 456 -432 -280 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114776953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX CPU8bits_v2:inst\|BUSMUX:inst12 " "Elaborating entity \"BUSMUX\" for hierarchy \"CPU8bits_v2:inst\|BUSMUX:inst12\"" {  } { { "CPU8bits_v2.bdf" "inst12" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { -24 -376 -264 64 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114777049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU8bits_v2:inst\|BUSMUX:inst12 " "Elaborated megafunction instantiation \"CPU8bits_v2:inst\|BUSMUX:inst12\"" {  } { { "CPU8bits_v2.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { -24 -376 -264 64 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114777051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU8bits_v2:inst\|BUSMUX:inst12 " "Instantiated megafunction \"CPU8bits_v2:inst\|BUSMUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114777052 ""}  } { { "CPU8bits_v2.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { -24 -376 -264 64 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600114777052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU8bits_v2:inst\|BUSMUX:inst12\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"CPU8bits_v2:inst\|BUSMUX:inst12\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114777134 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU8bits_v2:inst\|BUSMUX:inst12\|lpm_mux:\$00000 CPU8bits_v2:inst\|BUSMUX:inst12 " "Elaborated megafunction instantiation \"CPU8bits_v2:inst\|BUSMUX:inst12\|lpm_mux:\$00000\", which is child of megafunction instantiation \"CPU8bits_v2:inst\|BUSMUX:inst12\"" {  } { { "busmux.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CPU8bits_v2.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf" { { -24 -376 -264 64 "inst12" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114777139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kc " "Found entity 1: mux_0kc" {  } { { "db/mux_0kc.tdf" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/db/mux_0kc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114777247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114777247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kc CPU8bits_v2:inst\|BUSMUX:inst12\|lpm_mux:\$00000\|mux_0kc:auto_generated " "Elaborating entity \"mux_0kc\" for hierarchy \"CPU8bits_v2:inst\|BUSMUX:inst12\|lpm_mux:\$00000\|mux_0kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114777249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryRAMs5 memoryRAMs5:inst1 " "Elaborating entity \"memoryRAMs5\" for hierarchy \"memoryRAMs5:inst1\"" {  } { { "ComputadorBasicoFinal.bdf" "inst1" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ComputadorBasicoFinal.bdf" { { 104 816 1032 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114777297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memoryRAMs5:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memoryRAMs5:inst1\|altsyncram:altsyncram_component\"" {  } { { "memoryRAMs5.vhd" "altsyncram_component" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114778051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoryRAMs5:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memoryRAMs5:inst1\|altsyncram:altsyncram_component\"" {  } { { "memoryRAMs5.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114778130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoryRAMs5:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"memoryRAMs5:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ProgramaS5.mif " "Parameter \"init_file\" = \"ProgramaS5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600114778131 ""}  } { { "memoryRAMs5.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600114778131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_df24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_df24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_df24 " "Found entity 1: altsyncram_df24" {  } { { "db/altsyncram_df24.tdf" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/db/altsyncram_df24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600114778351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114778351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_df24 memoryRAMs5:inst1\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated " "Elaborating entity \"altsyncram_df24\" for hierarchy \"memoryRAMs5:inst1\|altsyncram:altsyncram_component\|altsyncram_df24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114778352 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU8bits_v2:inst\|demux18:inst1\|Mux2 " "Found clock multiplexer CPU8bits_v2:inst\|demux18:inst1\|Mux2" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1600114779181 "|ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU8bits_v2:inst\|demux18:inst1\|Mux3 " "Found clock multiplexer CPU8bits_v2:inst\|demux18:inst1\|Mux3" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1600114779181 "|ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU8bits_v2:inst\|demux18:inst1\|Mux4 " "Found clock multiplexer CPU8bits_v2:inst\|demux18:inst1\|Mux4" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1600114779181 "|ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1|Mux4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU8bits_v2:inst\|demux18:inst1\|Mux5 " "Found clock multiplexer CPU8bits_v2:inst\|demux18:inst1\|Mux5" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1600114779181 "|ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU8bits_v2:inst\|demux18:inst1\|Mux6 " "Found clock multiplexer CPU8bits_v2:inst\|demux18:inst1\|Mux6" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1600114779181 "|ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU8bits_v2:inst\|demux18:inst1\|Mux7 " "Found clock multiplexer CPU8bits_v2:inst\|demux18:inst1\|Mux7" {  } { { "demux18.vhd" "" { Text "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1600114779181 "|ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1|Mux7"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1600114779181 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "30 " "Ignored 30 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "30 " "Ignored 30 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1600114779185 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1600114779185 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|47 R0\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|47\" to the node \"R0\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|47 R1\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|47\" to the node \"R1\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|47 R2\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|47\" to the node \"R2\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|47 R3\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|47\" to the node \"R3\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|47 R4\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|47\" to the node \"R4\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|47 R5\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|47\" to the node \"R5\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|46 R0\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|46\" to the node \"R0\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|46 R1\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|46\" to the node \"R1\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|46 R2\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|46\" to the node \"R2\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|46 R3\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|46\" to the node \"R3\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|46 R4\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|46\" to the node \"R4\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|46 R5\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|46\" to the node \"R5\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|45 R0\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|45\" to the node \"R0\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|45 R1\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|45\" to the node \"R1\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|45 R2\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|45\" to the node \"R2\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|45 R3\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|45\" to the node \"R3\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|45 R4\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|45\" to the node \"R4\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|45 R5\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|45\" to the node \"R5\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|44 R0\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|44\" to the node \"R0\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|44 R1\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|44\" to the node \"R1\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|44 R2\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|44\" to the node \"R2\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|44 R3\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|44\" to the node \"R3\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|44 R4\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|44\" to the node \"R4\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|44 R5\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|44\" to the node \"R5\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|43 R0\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|43\" to the node \"R0\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|43 R1\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|43\" to the node \"R1\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|43 R2\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|43\" to the node \"R2\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|43 R3\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|43\" to the node \"R3\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|43 R4\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|43\" to the node \"R4\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|43 R5\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|43\" to the node \"R5\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|42 R0\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|42\" to the node \"R0\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|42 R1\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|42\" to the node \"R1\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|42 R2\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|42\" to the node \"R2\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|42 R3\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|42\" to the node \"R3\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|42 R4\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|42\" to the node \"R4\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|42 R5\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|42\" to the node \"R5\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|41 R0\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|41\" to the node \"R0\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|41 R1\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|41\" to the node \"R1\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|41 R2\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|41\" to the node \"R2\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|41 R3\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|41\" to the node \"R3\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|41 R4\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|41\" to the node \"R4\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|41 R5\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|41\" to the node \"R5\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|40 R0\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|40\" to the node \"R0\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|40 R1\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|40\" to the node \"R1\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|40 R2\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|40\" to the node \"R2\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|40 R3\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|40\" to the node \"R3\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|40 R4\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|40\" to the node \"R4\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|40 R5\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|40\" to the node \"R5\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1600114780159 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1600114780159 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|47 CPU8bits_v2:inst\|muxbus61:inst10\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|47\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|47 CPU8bits_v2:inst\|muxbus61:inst10\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|47\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|47 CPU8bits_v2:inst\|muxbus61:inst10\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|47\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|47 CPU8bits_v2:inst\|muxbus61:inst10\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|47\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|47 CPU8bits_v2:inst\|muxbus61:inst10\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|47\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|47 CPU8bits_v2:inst\|muxbus61:inst10\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|47\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|46 CPU8bits_v2:inst\|muxbus61:inst10\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|46\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|46 CPU8bits_v2:inst\|muxbus61:inst10\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|46\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|46 CPU8bits_v2:inst\|muxbus61:inst10\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|46\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|46 CPU8bits_v2:inst\|muxbus61:inst10\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|46\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|46 CPU8bits_v2:inst\|muxbus61:inst10\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|46\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|46 CPU8bits_v2:inst\|muxbus61:inst10\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|46\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|45 CPU8bits_v2:inst\|muxbus61:inst10\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|45\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|45 CPU8bits_v2:inst\|muxbus61:inst10\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|45\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|45 CPU8bits_v2:inst\|muxbus61:inst10\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|45\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|45 CPU8bits_v2:inst\|muxbus61:inst10\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|45\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|45 CPU8bits_v2:inst\|muxbus61:inst10\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|45\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|45 CPU8bits_v2:inst\|muxbus61:inst10\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|45\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|44 CPU8bits_v2:inst\|muxbus61:inst10\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|44\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|44 CPU8bits_v2:inst\|muxbus61:inst10\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|44\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|44 CPU8bits_v2:inst\|muxbus61:inst10\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|44\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|44 CPU8bits_v2:inst\|muxbus61:inst10\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|44\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|44 CPU8bits_v2:inst\|muxbus61:inst10\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|44\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|44 CPU8bits_v2:inst\|muxbus61:inst10\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|44\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|43 CPU8bits_v2:inst\|muxbus61:inst10\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|43\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|43 CPU8bits_v2:inst\|muxbus61:inst10\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|43\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|43 CPU8bits_v2:inst\|muxbus61:inst10\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|43\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|43 CPU8bits_v2:inst\|muxbus61:inst10\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|43\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|43 CPU8bits_v2:inst\|muxbus61:inst10\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|43\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|43 CPU8bits_v2:inst\|muxbus61:inst10\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|43\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|42 CPU8bits_v2:inst\|muxbus61:inst10\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|42\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|42 CPU8bits_v2:inst\|muxbus61:inst10\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|42\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|42 CPU8bits_v2:inst\|muxbus61:inst10\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|42\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|42 CPU8bits_v2:inst\|muxbus61:inst10\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|42\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|42 CPU8bits_v2:inst\|muxbus61:inst10\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|42\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|42 CPU8bits_v2:inst\|muxbus61:inst10\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|42\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|41 CPU8bits_v2:inst\|muxbus61:inst10\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|41\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|41 CPU8bits_v2:inst\|muxbus61:inst10\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|41\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|41 CPU8bits_v2:inst\|muxbus61:inst10\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|41\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|41 CPU8bits_v2:inst\|muxbus61:inst10\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|41\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|41 CPU8bits_v2:inst\|muxbus61:inst10\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|41\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|41 CPU8bits_v2:inst\|muxbus61:inst10\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|41\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|40 CPU8bits_v2:inst\|muxbus61:inst10\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst2\|74374:inst\|40\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|40 CPU8bits_v2:inst\|muxbus61:inst10\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst3\|74374:inst\|40\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|40 CPU8bits_v2:inst\|muxbus61:inst10\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst4\|74374:inst\|40\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|40 CPU8bits_v2:inst\|muxbus61:inst10\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst5\|74374:inst\|40\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|40 CPU8bits_v2:inst\|muxbus61:inst10\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst6\|74374:inst\|40\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|40 CPU8bits_v2:inst\|muxbus61:inst10\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU8bits_v2:inst\|Register8Bits:inst7\|74374:inst\|40\" to the node \"CPU8bits_v2:inst\|muxbus61:inst10\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1600114780168 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1600114780168 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Ov GND " "Pin \"Ov\" is stuck at GND" {  } { { "ComputadorBasicoFinal.bdf" "" { Schematic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ComputadorBasicoFinal.bdf" { { 160 416 592 176 "Ov" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600114780368 "|ComputadorBasicoFinal|Ov"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1600114780368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1600114780522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600114782480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600114782480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "324 " "Implemented 324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600114783112 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600114783112 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600114783112 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1600114783112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600114783112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5084 " "Peak virtual memory: 5084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600114783405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 15:19:43 2020 " "Processing ended: Mon Sep 14 15:19:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600114783405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600114783405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600114783405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600114783405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1600114788306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600114788349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 15:19:45 2020 " "Processing started: Mon Sep 14 15:19:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600114788349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1600114788349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ComputadorBasico -c ComputadorBasico " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ComputadorBasico -c ComputadorBasico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1600114788350 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1600114789201 ""}
{ "Info" "0" "" "Project  = ComputadorBasico" {  } {  } 0 0 "Project  = ComputadorBasico" 0 0 "Fitter" 0 0 1600114789203 ""}
{ "Info" "0" "" "Revision = ComputadorBasico" {  } {  } 0 0 "Revision = ComputadorBasico" 0 0 "Fitter" 0 0 1600114789203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1600114790188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1600114790191 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ComputadorBasico 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"ComputadorBasico\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1600114790240 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1600114790417 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1600114790417 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1600114791916 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1600114792007 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1600114792718 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1600114792753 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "108 108 " "No exact pin location assignment(s) for 108 pins of 108 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1600114793377 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1600114816958 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clkCPU~inputCLKENA0 33 global CLKCTRL_G10 " "clkCPU~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1600114818525 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1600114818525 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600114818528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1600114818538 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600114818540 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600114818544 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1600114818547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1600114818548 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1600114818549 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ComputadorBasico.sdc " "Synopsys Design Constraints File file not found: 'ComputadorBasico.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1600114822158 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1600114822159 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1600114822169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1600114822170 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1600114822172 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1600114822227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1600114822232 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1600114822232 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:30 " "Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600114822425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1600114842300 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1600114844521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600114849908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1600114863961 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1600114893778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:44 " "Fitter placement operations ending: elapsed time is 00:00:44" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600114893779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1600114899938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1600114918822 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1600114918822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1600114941620 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1600114941620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600114941630 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.93 " "Total time spent on timing analysis during the Fitter is 3.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1600114946419 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600114946533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600114948723 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600114948724 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600114954400 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600114966303 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/output_files/ComputadorBasico.fit.smsg " "Generated suppressed messages file C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/output_files/ComputadorBasico.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1600114967454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6874 " "Peak virtual memory: 6874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600114971039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 15:22:51 2020 " "Processing ended: Mon Sep 14 15:22:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600114971039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:06 " "Elapsed time: 00:03:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600114971039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:27 " "Total CPU time (on all processors): 00:04:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600114971039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1600114971039 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1600114974108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600114974130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 15:22:53 2020 " "Processing started: Mon Sep 14 15:22:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600114974130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1600114974130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ComputadorBasico -c ComputadorBasico " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ComputadorBasico -c ComputadorBasico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1600114974130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1600114977159 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1600114992907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5041 " "Peak virtual memory: 5041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600114994275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 15:23:14 2020 " "Processing ended: Mon Sep 14 15:23:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600114994275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600114994275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600114994275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1600114994275 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1600114995315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1600114998025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600114998051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 15:23:16 2020 " "Processing started: Mon Sep 14 15:23:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600114998051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600114998051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ComputadorBasico -c ComputadorBasico " "Command: quartus_sta ComputadorBasico -c ComputadorBasico" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600114998052 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1600114998643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115000836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115000837 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115000969 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115000969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ComputadorBasico.sdc " "Synopsys Design Constraints File file not found: 'ComputadorBasico.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115002507 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115002509 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkCPU clkCPU " "create_clock -period 1.000 -name clkCPU clkCPU" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1600115002515 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead " "create_clock -period 1.000 -name CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1600115002515 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg " "create_clock -period 1.000 -name CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1600115002515 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115002515 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115002520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115002533 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1600115002537 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1600115002632 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1600115002727 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115002727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.888 " "Worst-case setup slack is -8.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.888            -373.746 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg  " "   -8.888            -373.746 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.885             -18.889 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead  " "   -3.885             -18.889 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.994             -50.124 clkCPU  " "   -2.994             -50.124 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115002750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.557 " "Worst-case hold slack is -1.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557             -30.865 clkCPU  " "   -1.557             -30.865 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.337               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg  " "    1.337               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.242               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead  " "    3.242               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115002781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115002847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115002908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166             -32.868 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead  " "   -3.166             -32.868 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -55.049 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg  " "   -0.724             -55.049 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -45.777 clkCPU  " "   -0.724             -45.777 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115002955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115002955 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1600115003017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115003092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115009391 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115009744 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1600115009788 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115009788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.168 " "Worst-case setup slack is -9.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115009819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115009819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.168            -384.778 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg  " "   -9.168            -384.778 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115009819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.993             -19.216 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead  " "   -3.993             -19.216 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115009819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.272             -46.345 clkCPU  " "   -3.272             -46.345 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115009819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115009819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.647 " "Worst-case hold slack is -1.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115009855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115009855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.647             -32.615 clkCPU  " "   -1.647             -32.615 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115009855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.380               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg  " "    1.380               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115009855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.350               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead  " "    3.350               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115009855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115009855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115009901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115009932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115010005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115010005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166             -32.840 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead  " "   -3.166             -32.840 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115010005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -55.121 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg  " "   -0.724             -55.121 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115010005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -45.781 clkCPU  " "   -0.724             -45.781 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115010005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115010005 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1600115010069 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115010848 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115014238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115014470 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1600115014478 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115014478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.489 " "Worst-case setup slack is -3.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.489            -145.736 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg  " "   -3.489            -145.736 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.422              -4.912 clkCPU  " "   -1.422              -4.912 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149              -5.526 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead  " "   -1.149              -5.526 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115014509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.628 " "Worst-case hold slack is -0.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.628             -12.245 clkCPU  " "   -0.628             -12.245 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg  " "    0.399               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.161               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead  " "    1.161               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115014543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115014581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115014620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -21.709 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead  " "   -2.174             -21.709 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532              -4.186 clkCPU  " "   -0.532              -4.186 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157              -1.184 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg  " "   -0.157              -1.184 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115014666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115014666 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1600115014724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115015130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1600115015136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115015136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.244 " "Worst-case setup slack is -3.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.244            -134.976 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg  " "   -3.244            -134.976 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.330              -3.034 clkCPU  " "   -1.330              -3.034 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.080              -5.179 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead  " "   -1.080              -5.179 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115016203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.649 " "Worst-case hold slack is -0.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.649             -12.924 clkCPU  " "   -0.649             -12.924 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg  " "    0.372               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.112               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead  " "    1.112               0.000 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115016234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115016312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115016332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -21.662 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead  " "   -2.174             -21.662 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|MemRead " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544              -4.183 clkCPU  " "   -0.544              -4.183 clkCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.317 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg  " "   -0.091              -0.317 CPU8bits_v2:inst\|ControlUnit_SM:inst8\|ClkReg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600115016361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115016361 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115022580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115022588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5470 " "Peak virtual memory: 5470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600115024168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 15:23:44 2020 " "Processing ended: Mon Sep 14 15:23:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600115024168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600115024168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600115024168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115024168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600115027585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600115027608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 15:23:47 2020 " "Processing started: Mon Sep 14 15:23:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600115027608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1600115027608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ComputadorBasico -c ComputadorBasico " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ComputadorBasico -c ComputadorBasico" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1600115027608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1600115031818 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1600115031979 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ComputadorBasico.vo C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/simulation/modelsim/ simulation " "Generated file ComputadorBasico.vo in folder \"C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1600115032763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600115033347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 15:23:53 2020 " "Processing ended: Mon Sep 14 15:23:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600115033347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600115033347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600115033347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1600115033347 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 130 s " "Quartus Prime Full Compilation was successful. 0 errors, 130 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1600115034531 ""}
