Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /dept/enee/software/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab tb_PEA -debug typical -s top 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data_in' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/test/test_verilog/test_FSM1-GC/test03/tb_PEA.v:58]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data_out' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/test/test_verilog/test_FSM1-GC/test03/tb_PEA.v:59]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data_in' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/test/test_verilog/test_FSM1-GC/test03/tb_PEA.v:62]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data_out' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/test/test_verilog/test_FSM1-GC/test03/tb_PEA.v:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'data_pop' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/test/test_verilog/test_FSM1-GC/test03/tb_PEA.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'result' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/src/verilog/designs/design_1/invoke_PEA.v:62]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 10 for port 'addr' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/src/verilog/designs/design_1/firing_state_FSM2.v:85]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 10 for port 'wr_addr' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/src/verilog/designs/design_1/firing_state_FSM2.v:89]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'FIFO_population' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/src/verilog/designs/design_1/firing_state_FSM2.v:94]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'FIFO_population' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/src/verilog/designs/design_1/firing_state_FSM2.v:98]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'N_out' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/src/verilog/designs/design_1/firing_state_FSM2.v:113]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'rd_addr_S' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/src/verilog/designs/design_1/firing_state_FSM2.v:115]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'N' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/src/verilog/designs/design_1/firing_state_FSM2.v:118]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 10 for port 'result_free_space' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/test/test_verilog/test_FSM1-GC/test03/tb_PEA.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 10 for port 'status_free_space' [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/test/test_verilog/test_FSM1-GC/test03/tb_PEA.v:74]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'en_wr_output_fifo' is not permitted [/afs/glue.umd.edu/home/glue/n/o/nolson12/home/enee408c/labs/FINAL/team1/src/verilog/designs/design_1/firing_state_FSM2.v:113]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
