#!/bin/sh

################################################################################
# Specify the filepath of the verilog library file of standard cell
################################################################################
#VERILOG_LIB=/afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Verilog/NangateOpenCellLibrary.v

#SDF_LOCATION="../syn/results/riscv8bit.mapped.sdf"

vcs -full64 ../syn/results/riscv8bit.mapped.v ../tb/riscv8bit_tb.v +v2k -debug_all -top riscv8bit_tb \
  -timescale=1ns/1ps +neg_tchk +warn=noTFIPC -v /afs/ee.ust.hk/staff/ee/dept/public/elec516/eesm_5020_2017spring/eesm_5020/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Verilog/NangateOpenCellLibrary.v +define+SDF_FILE=\"../syn/results/riscv8bit.mapped.sdf\"
