module partsel_00000(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire signed [7:27] x4;
  wire signed [6:26] x5;
  wire signed [24:4] x6;
  wire [25:4] x7;
  wire [1:26] x8;
  wire [6:25] x9;
  wire [28:7] x10;
  wire signed [31:0] x11;
  wire signed [6:28] x12;
  wire [30:0] x13;
  wire signed [7:27] x14;
  wire [24:2] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [3:29] p0 = 572453940;
  localparam [0:30] p1 = 243716431;
  localparam [7:30] p2 = 407510876;
  localparam signed [31:3] p3 = 394408280;
  assign x4 = p2[24 + s0 -: 3];
  assign x5 = x4[17 -: 2];
  assign x6 = {({2{(ctrl[2] || ctrl[1] && ctrl[0] ? (x0[30 + s3 +: 8] & x2[13 -: 1]) : x4[7 + s2])}} + {2{{2{{2{x2[20 -: 4]}}}}}}), x0[8 + s3]};
  assign x7 = {((p3[8 + s1 +: 7] + x5[26 + s2 -: 2]) & x5[24 + s3 +: 2]), {2{p1}}};
  assign x8 = (!ctrl[1] || ctrl[2] && !ctrl[0] ? p3[13] : (x5[13] | x3));
  assign x9 = x0[19 + s1];
  assign x10 = p3[4 + s3 -: 7];
  assign x11 = ((x4 & p0[20]) ^ (x7[27 + s2 -: 1] | {x3[14 +: 2], p1[14]}));
  assign x12 = {{((ctrl[2] && !ctrl[1] || ctrl[0] ? (!ctrl[2] && ctrl[3] && ctrl[3] ? x10 : p0) : p2[26 + s3 -: 3]) | {x10[19 + s3 -: 4], (!ctrl[3] || !ctrl[0] && !ctrl[3] ? x9[11 +: 4] : p2[15 -: 4])}), x7[9 + s2]}, p2[18 -: 2]};
  assign x13 = x2[30 + s0 -: 2];
  assign x14 = {2{(ctrl[2] || ctrl[0] && ctrl[1] ? x0[18 + s1] : x3)}};
  assign x15 = (((x1[4 + s0 -: 7] + ({2{p1[4 + s2 -: 5]}} ^ ((x4 | x4[5 + s3 -: 2]) + x8[24 + s0 -: 1]))) + (p2[15 + s0] & x6[15])) ^ (p2[12 + s2 -: 2] + (x13[19 + s1] - p1[8 +: 2])));
  assign y0 = x2[7 + s1];
  assign y1 = p0[28 + s1 +: 6];
  assign y2 = ((({2{(p2[21] ^ x6[18 + s3])}} - x0[9 + s1 -: 7]) | (x12[12] | x4[14 + s3 -: 8])) ^ p3[15 +: 4]);
  assign y3 = p1[21 + s1 -: 6];
endmodule
