<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml LoboVIC.twx LoboVIC.ncd -o LoboVIC.twr LoboVIC.pcf -ucf
LoboVIC.ucf

</twCmdLine><twDesign>LoboVIC.ncd</twDesign><twDesignPath>LoboVIC.ncd</twDesignPath><twPCF>LoboVIC.pcf</twPCF><twPcfPath>LoboVIC.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;tnm_clk50&quot; 20 ns HIGH 50 %;" ScopeName="">TS_clk50 = PERIOD TIMEGRP &quot;tnm_clk50&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP &quot;tnm_clk50&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKFX" slack="1.000" period="4.000" constraintValue="4.000" deviceLimit="3.000" freqLimit="333.333" physResource="DCM_TMDS_inst/CLKFX" logResource="DCM_TMDS_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="DCM_TMDS_CLKFX"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="DCM_TMDS_inst/CLKIN" logResource="DCM_TMDS_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="DCM_TMDS_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="DCM_TMDS_inst/CLKIN" logResource="DCM_TMDS_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="DCM_TMDS_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;tnm_clk50&quot; 20 ns HIGH 50 %;" ScopeName="">TS_DCM_TMDS_CLKFX = PERIOD TIMEGRP &quot;DCM_TMDS_CLKFX&quot; TS_clk50 / 5 HIGH 50%;</twConstName><twItemCnt>103</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>103</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.989</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMIout/TMDS_shift_red_2 (SLICE_X16Y14.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">HDMIout/encode_R/TMDS_2</twSrc><twDest BELType="FF">HDMIout/TMDS_shift_red_2</twDest><twTotPathDel>2.885</twTotPathDel><twClkSkew dest = "1.749" src = "2.448">0.699</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.405</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>HDMIout/encode_R/TMDS_2</twSrc><twDest BELType='FF'>HDMIout/TMDS_shift_red_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>HDMIout/encode_R/TMDS&lt;2&gt;</twComp><twBEL>HDMIout/encode_R/TMDS_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.209</twDelInfo><twComp>HDMIout/encode_R/TMDS&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>HDMIout/TMDS_shift_red&lt;5&gt;</twComp><twBEL>HDMIout/Mmux_GND_20_o_TMDS_red[9]_mux_56_OUT31</twBEL><twBEL>HDMIout/TMDS_shift_red_2</twBEL></twPathDel><twLogDel>0.676</twLogDel><twRouteDel>2.209</twRouteDel><twTotDel>2.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk_TMDS</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMIout/TMDS_shift_blue_9 (SLICE_X9Y14.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="FF">HDMIout/encode_B/TMDS_9</twSrc><twDest BELType="FF">HDMIout/TMDS_shift_blue_9</twDest><twTotPathDel>2.864</twTotPathDel><twClkSkew dest = "1.778" src = "2.477">0.699</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.405</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>HDMIout/encode_B/TMDS_9</twSrc><twDest BELType='FF'>HDMIout/TMDS_shift_blue_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>HDMIout/encode_B/TMDS&lt;6&gt;</twComp><twBEL>HDMIout/encode_B/TMDS_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>HDMIout/encode_B/TMDS&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>HDMIout/TMDS_shift_blue&lt;8&gt;</twComp><twBEL>HDMIout/Mmux_GND_20_o_TMDS_blue[9]_mux_58_OUT101</twBEL><twBEL>HDMIout/TMDS_shift_blue_9</twBEL></twPathDel><twLogDel>0.789</twLogDel><twRouteDel>2.075</twRouteDel><twTotDel>2.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk_TMDS</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMIout/TMDS_shift_green_3 (SLICE_X15Y20.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">HDMIout/encode_G/TMDS_3</twSrc><twDest BELType="FF">HDMIout/TMDS_shift_green_3</twDest><twTotPathDel>2.861</twTotPathDel><twClkSkew dest = "1.682" src = "2.381">0.699</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.405</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>HDMIout/encode_G/TMDS_3</twSrc><twDest BELType='FF'>HDMIout/TMDS_shift_green_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>HDMIout/encode_R/TMDS&lt;0&gt;</twComp><twBEL>HDMIout/encode_G/TMDS_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.012</twDelInfo><twComp>HDMIout/encode_G/TMDS&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>HDMIout/TMDS_shift_green&lt;5&gt;</twComp><twBEL>HDMIout/Mmux_GND_20_o_TMDS_green[9]_mux_57_OUT41</twBEL><twBEL>HDMIout/TMDS_shift_green_3</twBEL></twPathDel><twLogDel>0.849</twLogDel><twRouteDel>2.012</twRouteDel><twTotDel>2.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk_TMDS</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_DCM_TMDS_CLKFX = PERIOD TIMEGRP &quot;DCM_TMDS_CLKFX&quot; TS_clk50 / 5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMIout/TMDS_shift_red_8 (SLICE_X16Y16.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">HDMIout/encode_R/TMDS_8</twSrc><twDest BELType="FF">HDMIout/TMDS_shift_red_8</twDest><twTotPathDel>0.766</twTotPathDel><twClkSkew dest = "1.086" src = "0.752">-0.334</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.405</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>HDMIout/encode_R/TMDS_8</twSrc><twDest BELType='FF'>HDMIout/TMDS_shift_red_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X17Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>HDMIout/encode_R/TMDS&lt;9&gt;</twComp><twBEL>HDMIout/encode_R/TMDS_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>HDMIout/encode_R/TMDS&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y16.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>HDMIout/TMDS_shift_red&lt;8&gt;</twComp><twBEL>HDMIout/Mmux_GND_20_o_TMDS_red[9]_mux_56_OUT91</twBEL><twBEL>HDMIout/TMDS_shift_red_8</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.371</twRouteDel><twTotDel>0.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_TMDS</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMIout/TMDS_shift_blue_6 (SLICE_X8Y10.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.047</twSlack><twSrc BELType="FF">HDMIout/encode_B/TMDS_6</twSrc><twDest BELType="FF">HDMIout/TMDS_shift_blue_6</twDest><twTotPathDel>0.780</twTotPathDel><twClkSkew dest = "1.170" src = "0.842">-0.328</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.405</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>HDMIout/encode_B/TMDS_6</twSrc><twDest BELType='FF'>HDMIout/TMDS_shift_blue_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y14.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>HDMIout/encode_B/TMDS&lt;6&gt;</twComp><twBEL>HDMIout/encode_B/TMDS_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y10.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.415</twDelInfo><twComp>HDMIout/encode_B/TMDS&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>HDMIout/TMDS_shift_blue&lt;3&gt;</twComp><twBEL>HDMIout/Mmux_GND_20_o_TMDS_blue[9]_mux_58_OUT71</twBEL><twBEL>HDMIout/TMDS_shift_blue_6</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.415</twRouteDel><twTotDel>0.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_TMDS</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMIout/TMDS_shift_red_0 (SLICE_X16Y14.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.053</twSlack><twSrc BELType="FF">HDMIout/encode_R/TMDS_0</twSrc><twDest BELType="FF">HDMIout/TMDS_shift_red_0</twDest><twTotPathDel>0.860</twTotPathDel><twClkSkew dest = "1.148" src = "0.746">-0.402</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.405</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>HDMIout/encode_R/TMDS_0</twSrc><twDest BELType='FF'>HDMIout/TMDS_shift_red_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X14Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>HDMIout/encode_R/TMDS&lt;0&gt;</twComp><twBEL>HDMIout/encode_R/TMDS_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y14.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.463</twDelInfo><twComp>HDMIout/encode_R/TMDS&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>HDMIout/TMDS_shift_red&lt;5&gt;</twComp><twBEL>HDMIout/Mmux_GND_20_o_TMDS_red[9]_mux_56_OUT11</twBEL><twBEL>HDMIout/TMDS_shift_red_0</twBEL></twPathDel><twLogDel>0.397</twLogDel><twRouteDel>0.463</twRouteDel><twTotDel>0.860</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_TMDS</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="23"><twPinLimitBanner>Component Switching Limit Checks: TS_DCM_TMDS_CLKFX = PERIOD TIMEGRP &quot;DCM_TMDS_CLKFX&quot; TS_clk50 / 5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="24" type="MINPERIOD" name="Tbcper_I" slack="1.334" period="4.000" constraintValue="4.000" deviceLimit="2.666" freqLimit="375.094" physResource="BUFG_TMDSp/I0" logResource="BUFG_TMDSp/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="DCM_TMDS_CLKFX"/><twPinLimit anchorID="25" type="MINPERIOD" name="Tcp" slack="3.520" period="4.000" constraintValue="4.000" deviceLimit="0.480" freqLimit="2083.333" physResource="HDMIout/TMDS_shift_blue&lt;3&gt;/CLK" logResource="HDMIout/TMDS_shift_blue_4/CK" locationPin="SLICE_X8Y10.CLK" clockNet="clk_TMDS"/><twPinLimit anchorID="26" type="MINPERIOD" name="Tcp" slack="3.520" period="4.000" constraintValue="4.000" deviceLimit="0.480" freqLimit="2083.333" physResource="HDMIout/TMDS_shift_blue&lt;3&gt;/CLK" logResource="HDMIout/TMDS_shift_blue_0/CK" locationPin="SLICE_X8Y10.CLK" clockNet="clk_TMDS"/></twPinLimitRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;tnm_clk50&quot; 20 ns HIGH 50 %;" ScopeName="">TS_pixclk = PERIOD TIMEGRP &quot;pixclk&quot; TS_clk50 * 2 HIGH 50%;</twConstName><twItemCnt>19914792</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1121</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>24.440</twMinPer></twConstHead><twPathRptBanner iPaths="1161312" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMIout/encode_R/balance_acc_2 (SLICE_X18Y17.D5), 1161312 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.560</twSlack><twSrc BELType="FF">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="FF">HDMIout/encode_R/balance_acc_2</twDest><twTotPathDel>24.203</twTotPathDel><twClkSkew dest = "0.688" src = "0.740">0.052</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='FF'>HDMIout/encode_R/balance_acc_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X10Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.684</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">5.018</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/DP.HIGH</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/F7.DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y58.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_5</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_3_f7</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh152</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>HDMIout/Sh152</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh153</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.735</twDelInfo><twComp>HDMIout/Sh15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_OR_460_o3</twComp><twBEL>HDMIout/encode_R/XNOR1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>HDMIout/encode_R/XNOR</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;1&gt;</twComp><twBEL>HDMIout/encode_R/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>HDMIout/encode_R/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;1&gt;</twComp><twBEL>HDMIout/encode_R/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_OR_460_o2</twComp><twBEL>HDMIout/encode_R/Msub_balance_acc_inc_lut&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>HDMIout/encode_R/Msub_balance_acc_inc_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>N429</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;2&gt;</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_xor&lt;2&gt;11</twBEL><twBEL>HDMIout/encode_R/balance_acc_2</twBEL></twPathDel><twLogDel>3.883</twLogDel><twRouteDel>20.320</twRouteDel><twTotDel>24.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.572</twSlack><twSrc BELType="FF">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="FF">HDMIout/encode_R/balance_acc_2</twDest><twTotPathDel>24.191</twTotPathDel><twClkSkew dest = "0.688" src = "0.740">0.052</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='FF'>HDMIout/encode_R/balance_acc_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X10Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.684</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">5.018</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/DP.LOW</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/F7.DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y58.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_5</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_3_f7</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh152</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>HDMIout/Sh152</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh153</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.735</twDelInfo><twComp>HDMIout/Sh15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_OR_460_o3</twComp><twBEL>HDMIout/encode_R/XNOR1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>HDMIout/encode_R/XNOR</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;1&gt;</twComp><twBEL>HDMIout/encode_R/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>HDMIout/encode_R/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;1&gt;</twComp><twBEL>HDMIout/encode_R/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_OR_460_o2</twComp><twBEL>HDMIout/encode_R/Msub_balance_acc_inc_lut&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>HDMIout/encode_R/Msub_balance_acc_inc_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>N429</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;2&gt;</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_xor&lt;2&gt;11</twBEL><twBEL>HDMIout/encode_R/balance_acc_2</twBEL></twPathDel><twLogDel>3.871</twLogDel><twRouteDel>20.320</twRouteDel><twTotDel>24.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.696</twSlack><twSrc BELType="RAM">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twSrc><twDest BELType="FF">HDMIout/encode_R/balance_acc_2</twDest><twTotPathDel>24.052</twTotPathDel><twClkSkew dest = "0.600" src = "0.667">0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twSrc><twDest BELType='FF'>HDMIout/encode_R/balance_acc_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vmemdbus&lt;2&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.A6</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.678</twDelInfo><twComp>vmemdbus&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/DP.HIGH</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/F7.DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y58.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_5</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_3_f7</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh152</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>HDMIout/Sh152</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh153</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.735</twDelInfo><twComp>HDMIout/Sh15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_OR_460_o3</twComp><twBEL>HDMIout/encode_R/XNOR1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>HDMIout/encode_R/XNOR</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;1&gt;</twComp><twBEL>HDMIout/encode_R/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>HDMIout/encode_R/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;1&gt;</twComp><twBEL>HDMIout/encode_R/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_OR_460_o2</twComp><twBEL>HDMIout/encode_R/Msub_balance_acc_inc_lut&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>HDMIout/encode_R/Msub_balance_acc_inc_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>N429</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;2&gt;</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_xor&lt;2&gt;11</twBEL><twBEL>HDMIout/encode_R/balance_acc_2</twBEL></twPathDel><twLogDel>5.507</twLogDel><twRouteDel>18.545</twRouteDel><twTotDel>24.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1161312" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMIout/encode_R/balance_acc_3 (SLICE_X16Y17.B6), 1161312 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.882</twSlack><twSrc BELType="FF">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="FF">HDMIout/encode_R/balance_acc_3</twDest><twTotPathDel>23.882</twTotPathDel><twClkSkew dest = "0.689" src = "0.740">0.051</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='FF'>HDMIout/encode_R/balance_acc_3</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X10Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.684</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">5.018</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/DP.HIGH</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/F7.DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y58.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_5</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_3_f7</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh152</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>HDMIout/Sh152</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh153</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.735</twDelInfo><twComp>HDMIout/Sh15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_OR_460_o3</twComp><twBEL>HDMIout/encode_R/XNOR1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>HDMIout/encode_R/XNOR</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;1&gt;</twComp><twBEL>HDMIout/encode_R/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>HDMIout/encode_R/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;1&gt;</twComp><twBEL>HDMIout/encode_R/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_OR_460_o2</twComp><twBEL>HDMIout/encode_R/Msub_balance_acc_inc_lut&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>HDMIout/encode_R/Msub_balance_acc_inc_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>N429</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y17.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_xor&lt;3&gt;11</twBEL><twBEL>HDMIout/encode_R/balance_acc_3</twBEL></twPathDel><twLogDel>3.873</twLogDel><twRouteDel>20.009</twRouteDel><twTotDel>23.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.894</twSlack><twSrc BELType="FF">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="FF">HDMIout/encode_R/balance_acc_3</twDest><twTotPathDel>23.870</twTotPathDel><twClkSkew dest = "0.689" src = "0.740">0.051</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='FF'>HDMIout/encode_R/balance_acc_3</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X10Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.684</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">5.018</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/DP.LOW</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/F7.DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y58.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_5</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_3_f7</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh152</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>HDMIout/Sh152</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh153</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.735</twDelInfo><twComp>HDMIout/Sh15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_OR_460_o3</twComp><twBEL>HDMIout/encode_R/XNOR1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>HDMIout/encode_R/XNOR</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;1&gt;</twComp><twBEL>HDMIout/encode_R/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>HDMIout/encode_R/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;1&gt;</twComp><twBEL>HDMIout/encode_R/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_OR_460_o2</twComp><twBEL>HDMIout/encode_R/Msub_balance_acc_inc_lut&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>HDMIout/encode_R/Msub_balance_acc_inc_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>N429</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y17.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_xor&lt;3&gt;11</twBEL><twBEL>HDMIout/encode_R/balance_acc_3</twBEL></twPathDel><twLogDel>3.861</twLogDel><twRouteDel>20.009</twRouteDel><twTotDel>23.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.018</twSlack><twSrc BELType="RAM">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twSrc><twDest BELType="FF">HDMIout/encode_R/balance_acc_3</twDest><twTotPathDel>23.731</twTotPathDel><twClkSkew dest = "0.601" src = "0.667">0.066</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twSrc><twDest BELType='FF'>HDMIout/encode_R/balance_acc_3</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB16_X0Y8.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X0Y8.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y20.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vmemdbus&lt;2&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.A6</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.678</twDelInfo><twComp>vmemdbus&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/DP.HIGH</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/F7.DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y58.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_5</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_3_f7</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh152</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>HDMIout/Sh152</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh153</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.735</twDelInfo><twComp>HDMIout/Sh15</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_OR_460_o3</twComp><twBEL>HDMIout/encode_R/XNOR1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>HDMIout/encode_R/XNOR</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;1&gt;</twComp><twBEL>HDMIout/encode_R/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>HDMIout/encode_R/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;1&gt;</twComp><twBEL>HDMIout/encode_R/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y17.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y17.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_R/GND_22_o_GND_22_o_OR_460_o2</twComp><twBEL>HDMIout/encode_R/Msub_balance_acc_inc_lut&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>HDMIout/encode_R/Msub_balance_acc_inc_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>N429</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y17.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>HDMIout/encode_R/Maccum_balance_acc_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_xor&lt;3&gt;11</twBEL><twBEL>HDMIout/encode_R/balance_acc_3</twBEL></twPathDel><twLogDel>5.497</twLogDel><twRouteDel>18.234</twRouteDel><twTotDel>23.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1010025" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMIout/encode_B/balance_acc_3 (SLICE_X1Y9.A5), 1010025 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.337</twSlack><twSrc BELType="FF">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="FF">HDMIout/encode_B/balance_acc_3</twDest><twTotPathDel>23.524</twTotPathDel><twClkSkew dest = "0.786" src = "0.740">-0.046</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='FF'>HDMIout/encode_B/balance_acc_3</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X10Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.684</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">5.018</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/DP.HIGH</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/F7.DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y58.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_5</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_3_f7</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh152</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>HDMIout/Sh152</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh153</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.C1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">2.902</twDelInfo><twComp>HDMIout/Sh15</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>HDMIout/encode_B/ADDERTREE_INTERNAL_Madd5_cy&lt;1&gt;</twComp><twBEL>HDMIout/encode_B/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>HDMIout/encode_B/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/encode_B/Msub_balance_acc_inc_xor&lt;2&gt;12</twComp><twBEL>HDMIout/encode_B/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>HDMIout/encode_B/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/encode_B/Msub_balance_acc_inc_xor&lt;2&gt;12</twComp><twBEL>HDMIout/encode_B/Msub_balance_acc_inc_xor&lt;2&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>HDMIout/encode_B/Msub_balance_acc_inc_xor&lt;2&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/encode_B/Msub_balance_acc_inc_xor&lt;2&gt;12</twComp><twBEL>HDMIout/encode_B/Maccum_balance_acc_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y9.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>HDMIout/encode_B/Maccum_balance_acc_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_B/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_B/Maccum_balance_acc_xor&lt;3&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y9.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N453</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>HDMIout/encode_B/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_B/Maccum_balance_acc_xor&lt;3&gt;11</twBEL><twBEL>HDMIout/encode_B/balance_acc_3</twBEL></twPathDel><twLogDel>3.707</twLogDel><twRouteDel>19.817</twRouteDel><twTotDel>23.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.349</twSlack><twSrc BELType="FF">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="FF">HDMIout/encode_B/balance_acc_3</twDest><twTotPathDel>23.512</twTotPathDel><twClkSkew dest = "0.786" src = "0.740">-0.046</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='FF'>HDMIout/encode_B/balance_acc_3</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X10Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.684</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.B4</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">5.018</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/DP.LOW</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/F7.DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y58.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_5</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_3_f7</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh152</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>HDMIout/Sh152</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh153</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.C1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">2.902</twDelInfo><twComp>HDMIout/Sh15</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>HDMIout/encode_B/ADDERTREE_INTERNAL_Madd5_cy&lt;1&gt;</twComp><twBEL>HDMIout/encode_B/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>HDMIout/encode_B/ADDERTREE_INTERNAL_Madd7_cy&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/encode_B/Msub_balance_acc_inc_xor&lt;2&gt;12</twComp><twBEL>HDMIout/encode_B/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>HDMIout/encode_B/GND_22_o_GND_22_o_and_26_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/encode_B/Msub_balance_acc_inc_xor&lt;2&gt;12</twComp><twBEL>HDMIout/encode_B/Msub_balance_acc_inc_xor&lt;2&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>HDMIout/encode_B/Msub_balance_acc_inc_xor&lt;2&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/encode_B/Msub_balance_acc_inc_xor&lt;2&gt;12</twComp><twBEL>HDMIout/encode_B/Maccum_balance_acc_lut&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y9.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>HDMIout/encode_B/Maccum_balance_acc_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_B/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_B/Maccum_balance_acc_xor&lt;3&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y9.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N453</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>HDMIout/encode_B/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_B/Maccum_balance_acc_xor&lt;3&gt;11</twBEL><twBEL>HDMIout/encode_B/balance_acc_3</twBEL></twPathDel><twLogDel>3.695</twLogDel><twRouteDel>19.817</twRouteDel><twTotDel>23.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.452</twSlack><twSrc BELType="FF">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="FF">HDMIout/encode_B/balance_acc_3</twDest><twTotPathDel>23.409</twTotPathDel><twClkSkew dest = "0.786" src = "0.740">-0.046</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='FF'>HDMIout/encode_B/balance_acc_3</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X10Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X10Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.684</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">5.018</twDelInfo><twComp>vmemdbus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/DP.HIGH</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram122/F7.DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.678</twDelInfo><twComp>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y58.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_5</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_3_f7</twBEL><twBEL>charmem/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX15_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>chrdbusV&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh152</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>HDMIout/Sh152</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/Sh152</twComp><twBEL>HDMIout/Sh153</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y10.D4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">2.465</twDelInfo><twComp>HDMIout/Sh15</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_B/ADDERTREE_INTERNAL_Madd_15</twComp><twBEL>HDMIout/encode_B/ADDERTREE_INTERNAL_Madd5_xor&lt;1&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y10.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>HDMIout/encode_B/ADDERTREE_INTERNAL_Madd_15</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_B/ADDERTREE_INTERNAL_Madd5_cy&lt;1&gt;</twComp><twBEL>HDMIout/encode_B/GND_22_o_GND_22_o_OR_460_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y9.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>HDMIout/encode_B/GND_22_o_GND_22_o_OR_460_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_B/TMDS&lt;5&gt;</twComp><twBEL>HDMIout/encode_B/Mmux_invert_q_m11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>HDMIout/encode_B/invert_q_m</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>HDMIout/encode_B/Msub_balance_acc_inc_xor&lt;2&gt;12</twComp><twBEL>HDMIout/encode_B/Maccum_balance_acc_xor&lt;1&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y9.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>HDMIout/encode_B/Maccum_balance_acc_xor&lt;1&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>HDMIout/encode_B/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_B/Maccum_balance_acc_xor&lt;3&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y9.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N453</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>HDMIout/encode_B/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_B/Maccum_balance_acc_xor&lt;3&gt;11</twBEL><twBEL>HDMIout/encode_B/balance_acc_3</twBEL></twPathDel><twLogDel>3.677</twLogDel><twRouteDel>19.732</twRouteDel><twTotDel>23.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pixclk = PERIOD TIMEGRP &quot;pixclk&quot; TS_clk50 * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMIout/encode_R/balance_acc_0 (SLICE_X18Y17.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">HDMIout/encode_R/balance_acc_0</twSrc><twDest BELType="FF">HDMIout/encode_R/balance_acc_0</twDest><twTotPathDel>0.420</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>HDMIout/encode_R/balance_acc_0</twSrc><twDest BELType='FF'>HDMIout/encode_R/balance_acc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;2&gt;</twComp><twBEL>HDMIout/encode_R/balance_acc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y17.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>HDMIout/encode_R/balance_acc&lt;2&gt;</twComp><twBEL>HDMIout/encode_R/Maccum_balance_acc_xor&lt;0&gt;11</twBEL><twBEL>HDMIout/encode_R/balance_acc_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.030</twRouteDel><twTotDel>0.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twDestClk><twPctLog>92.9</twPctLog><twPctRoute>7.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMIout/Xmod8_0 (SLICE_X9Y22.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">HDMIout/Xmod8_0</twSrc><twDest BELType="FF">HDMIout/Xmod8_0</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>HDMIout/Xmod8_0</twSrc><twDest BELType='FF'>HDMIout/Xmod8_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X9Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>HDMIout/Xmod8&lt;2&gt;</twComp><twBEL>HDMIout/Xmod8_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y22.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>HDMIout/Xmod8&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>HDMIout/Xmod8&lt;2&gt;</twComp><twBEL>HDMIout/Mcount_Xmod8_xor&lt;0&gt;11_INV_0</twBEL><twBEL>HDMIout/Xmod8_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMIout/encode_B/balance_acc_3 (SLICE_X1Y9.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">HDMIout/encode_B/balance_acc_3</twSrc><twDest BELType="FF">HDMIout/encode_B/balance_acc_3</twDest><twTotPathDel>0.443</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>HDMIout/encode_B/balance_acc_3</twSrc><twDest BELType='FF'>HDMIout/encode_B/balance_acc_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X1Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>HDMIout/encode_B/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_B/balance_acc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y9.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>HDMIout/encode_B/balance_acc&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y9.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>HDMIout/encode_B/balance_acc&lt;3&gt;</twComp><twBEL>HDMIout/encode_B/Maccum_balance_acc_xor&lt;3&gt;11</twBEL><twBEL>HDMIout/encode_B/balance_acc_3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.030</twRouteDel><twTotDel>0.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">pixclk_BUFG</twDestClk><twPctLog>93.2</twPctLog><twPctRoute>6.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_pixclk = PERIOD TIMEGRP &quot;pixclk&quot; TS_clk50 * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X1Y2.CLKB" clockNet="pixclk_BUFG"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X1Y0.CLKB" clockNet="pixclk_BUFG"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB" logResource="vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB" locationPin="RAMB16_X1Y6.CLKB" clockNet="pixclk_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;tnm_clk50&quot; 20 ns HIGH 50 %;" ScopeName="">TS_clockgen_clkout1 = PERIOD TIMEGRP &quot;clockgen_clkout1&quot; TS_clk50 / 0.1 HIGH         50%;</twConstName><twItemCnt>509097</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1950</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.719</twMinPer></twConstHead><twPathRptBanner iPaths="195" iCriticalPaths="0" sType="EndPoint">Paths for end point vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y0.ADDRA0), 195 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>185.281</twSlack><twSrc BELType="RAM">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twSrc><twDest BELType="RAM">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>14.537</twTotPathDel><twClkSkew dest = "0.705" src = "0.687">-0.018</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.394" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.200</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twSrc><twDest BELType='RAM'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y0.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkCPU</twSrcClk><twPathDel><twSite>RAMB16_X1Y0.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memcpudbusI&lt;0&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>memcpudbusI&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu1/IRHOLD&lt;1&gt;</twComp><twBEL>cpu1/Mmux_DIMUX11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>cpu1/DIMUX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuabus_reg&lt;0&gt;</twComp><twBEL>cpu1/Mmux_AB1613</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y33.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>cpu1/Mmux_AB1612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuabus_reg&lt;0&gt;</twComp><twBEL>cpu1/Mmux_AB1614</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ADDRA0</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">5.575</twDelInfo><twComp>cpuabus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>3.464</twLogDel><twRouteDel>11.073</twRouteDel><twTotDel>14.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>185.733</twSlack><twSrc BELType="RAM">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twSrc><twDest BELType="RAM">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>14.092</twTotPathDel><twClkSkew dest = "0.705" src = "0.680">-0.025</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.394" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.200</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twSrc><twDest BELType='RAM'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkCPU</twSrcClk><twPathDel><twSite>RAMB16_X1Y2.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y12.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.331</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memcpudbusI&lt;0&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>memcpudbusI&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu1/IRHOLD&lt;1&gt;</twComp><twBEL>cpu1/Mmux_DIMUX11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>cpu1/DIMUX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuabus_reg&lt;0&gt;</twComp><twBEL>cpu1/Mmux_AB1613</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y33.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>cpu1/Mmux_AB1612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuabus_reg&lt;0&gt;</twComp><twBEL>cpu1/Mmux_AB1614</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ADDRA0</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">5.575</twDelInfo><twComp>cpuabus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>3.464</twLogDel><twRouteDel>10.628</twRouteDel><twTotDel>14.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>185.978</twSlack><twSrc BELType="FF">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType="RAM">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>13.872</twTotPathDel><twClkSkew dest = "0.793" src = "0.743">-0.050</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.394" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.200</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twSrc><twDest BELType='RAM'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkCPU</twSrcClk><twPathDel><twSite>SLICE_X11Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.781</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>memcpudbusI&lt;0&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>memcpudbusI&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu1/IRHOLD&lt;1&gt;</twComp><twBEL>cpu1/Mmux_DIMUX11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y33.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>cpu1/DIMUX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y33.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuabus_reg&lt;0&gt;</twComp><twBEL>cpu1/Mmux_AB1613</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y33.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>cpu1/Mmux_AB1612</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuabus_reg&lt;0&gt;</twComp><twBEL>cpu1/Mmux_AB1614</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y0.ADDRA0</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">5.575</twDelInfo><twComp>cpuabus&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y0.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.794</twLogDel><twRouteDel>12.078</twRouteDel><twTotDel>13.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="248" iCriticalPaths="0" sType="EndPoint">Paths for end point vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y8.ADDRA3), 248 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>185.311</twSlack><twSrc BELType="FF">cpu1/state_FSM_FFd37</twSrc><twDest BELType="RAM">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>14.504</twTotPathDel><twClkSkew dest = "0.731" src = "0.716">-0.015</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.394" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.200</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu1/state_FSM_FFd37</twSrc><twDest BELType='RAM'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkCPU</twSrcClk><twPathDel><twSite>SLICE_X14Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu1/state_FSM_FFd37</twComp><twBEL>cpu1/state_FSM_FFd37</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>cpu1/state_FSM_FFd37</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu1/_n1204</twComp><twBEL>cpu1/regsel&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>cpu1/regsel&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu1/state_FSM_FFd50</twComp><twBEL>cpu1/regsel&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.207</twDelInfo><twComp>cpu1/regsel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>cpu1/_n0607&lt;0&gt;</twComp><twBEL>cpu1/Mram_AXYS4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>cpu1/_n0607&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuabus_reg&lt;4&gt;</twComp><twBEL>cpu1/Mmux_AB1314</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ADDRA3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">6.392</twDelInfo><twComp>cpuabus&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y8.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.931</twLogDel><twRouteDel>12.573</twRouteDel><twTotDel>14.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>185.421</twSlack><twSrc BELType="FF">cpu1/state_FSM_FFd14</twSrc><twDest BELType="RAM">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>14.404</twTotPathDel><twClkSkew dest = "0.731" src = "0.706">-0.025</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.394" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.200</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu1/state_FSM_FFd14</twSrc><twDest BELType='RAM'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X19Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkCPU</twSrcClk><twPathDel><twSite>SLICE_X19Y39.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu1/state_FSM_FFd13</twComp><twBEL>cpu1/state_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>cpu1/state_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu1/_n1204</twComp><twBEL>cpu1/regsel&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>cpu1/regsel&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu1/state_FSM_FFd50</twComp><twBEL>cpu1/regsel&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.207</twDelInfo><twComp>cpu1/regsel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>cpu1/_n0607&lt;0&gt;</twComp><twBEL>cpu1/Mram_AXYS4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>cpu1/_n0607&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuabus_reg&lt;4&gt;</twComp><twBEL>cpu1/Mmux_AB1314</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ADDRA3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">6.392</twDelInfo><twComp>cpuabus&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y8.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.973</twLogDel><twRouteDel>12.431</twRouteDel><twTotDel>14.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>185.463</twSlack><twSrc BELType="FF">cpu1/state_FSM_FFd35</twSrc><twDest BELType="RAM">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twTotPathDel>14.362</twTotPathDel><twClkSkew dest = "0.731" src = "0.706">-0.025</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.394" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.200</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu1/state_FSM_FFd35</twSrc><twDest BELType='RAM'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkCPU</twSrcClk><twPathDel><twSite>SLICE_X14Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu1/state_FSM_FFd35</twComp><twBEL>cpu1/state_FSM_FFd35</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>cpu1/state_FSM_FFd35</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N206</twComp><twBEL>cpu1/regsel&lt;0&gt;31_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>N206</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu1/state_FSM_FFd50</twComp><twBEL>cpu1/regsel&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.207</twDelInfo><twComp>cpu1/regsel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>cpu1/_n0607&lt;0&gt;</twComp><twBEL>cpu1/Mram_AXYS4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>cpu1/_n0607&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuabus_reg&lt;4&gt;</twComp><twBEL>cpu1/Mmux_AB1314</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ADDRA3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">6.392</twDelInfo><twComp>cpuabus&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y8.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twLogDel>1.931</twLogDel><twRouteDel>12.431</twRouteDel><twTotDel>14.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3088" iCriticalPaths="0" sType="EndPoint">Paths for end point ledstat_2 (SLICE_X5Y2.CE), 3088 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>185.326</twSlack><twSrc BELType="FF">cpu1/state_FSM_FFd37</twSrc><twDest BELType="FF">ledstat_2</twDest><twTotPathDel>14.543</twTotPathDel><twClkSkew dest = "0.785" src = "0.716">-0.069</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.394" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.200</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu1/state_FSM_FFd37</twSrc><twDest BELType='FF'>ledstat_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X14Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkCPU</twSrcClk><twPathDel><twSite>SLICE_X14Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>cpu1/state_FSM_FFd37</twComp><twBEL>cpu1/state_FSM_FFd37</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>cpu1/state_FSM_FFd37</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu1/_n1204</twComp><twBEL>cpu1/regsel&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>cpu1/regsel&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu1/state_FSM_FFd50</twComp><twBEL>cpu1/regsel&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.207</twDelInfo><twComp>cpu1/regsel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>cpu1/_n0607&lt;0&gt;</twComp><twBEL>cpu1/Mram_AXYS4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>cpu1/_n0607&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuabus_reg&lt;4&gt;</twComp><twBEL>cpu1/Mmux_AB1314</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y35.B1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.698</twDelInfo><twComp>cpuabus&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpuabus_reg&lt;7&gt;</twComp><twBEL>GND_1_o_cpuWrite_AND_229_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>GND_1_o_cpuWrite_AND_229_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart1/fifo_tx_unit/full_reg</twComp><twBEL>GND_1_o_cpuWrite_AND_229_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>GND_1_o_cpuWrite_AND_229_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart1/fifo_tx_unit/full_reg</twComp><twBEL>GND_1_o_cpuWrite_AND_229_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.766</twDelInfo><twComp>GND_1_o_cpuWrite_AND_229_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ledstat&lt;2&gt;</twComp><twBEL>ledstat_2</twBEL></twPathDel><twLogDel>2.716</twLogDel><twRouteDel>11.827</twRouteDel><twTotDel>14.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>185.422</twSlack><twSrc BELType="RAM">vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twSrc><twDest BELType="FF">ledstat_2</twDest><twTotPathDel>14.450</twTotPathDel><twClkSkew dest = "0.697" src = "0.625">-0.072</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.394" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.200</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twSrc><twDest BELType='FF'>ledstat_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y8.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkCPU</twSrcClk><twPathDel><twSite>RAMB16_X1Y8.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.096</twDelInfo><twComp>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memcpudbusI&lt;2&gt;</twComp><twBEL>vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux31</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>memcpudbusI&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu1/DIHOLD&lt;3&gt;</twComp><twBEL>Mmux_cpudbusI31</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>cpudbusI&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu1/IRHOLD&lt;2&gt;</twComp><twBEL>cpu1/Mmux_DIMUX31</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.927</twDelInfo><twComp>cpu1/DIMUX&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>cpu1/ABL_2</twComp><twBEL>cpu1/Mmux_AB1414</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>cpuabus&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart1/fifo_tx_unit/full_reg</twComp><twBEL>GND_1_o_cpuWrite_AND_229_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.766</twDelInfo><twComp>GND_1_o_cpuWrite_AND_229_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ledstat&lt;2&gt;</twComp><twBEL>ledstat_2</twBEL></twPathDel><twLogDel>3.736</twLogDel><twRouteDel>10.714</twRouteDel><twTotDel>14.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>185.436</twSlack><twSrc BELType="FF">cpu1/state_FSM_FFd14</twSrc><twDest BELType="FF">ledstat_2</twDest><twTotPathDel>14.443</twTotPathDel><twClkSkew dest = "0.785" src = "0.706">-0.079</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.394" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.200</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu1/state_FSM_FFd14</twSrc><twDest BELType='FF'>ledstat_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X19Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkCPU</twSrcClk><twPathDel><twSite>SLICE_X19Y39.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>cpu1/state_FSM_FFd13</twComp><twBEL>cpu1/state_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>cpu1/state_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu1/_n1204</twComp><twBEL>cpu1/regsel&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>cpu1/regsel&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu1/state_FSM_FFd50</twComp><twBEL>cpu1/regsel&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.207</twDelInfo><twComp>cpu1/regsel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y40.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>cpu1/_n0607&lt;0&gt;</twComp><twBEL>cpu1/Mram_AXYS4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>cpu1/_n0607&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpuabus_reg&lt;4&gt;</twComp><twBEL>cpu1/Mmux_AB1314</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y35.B1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.698</twDelInfo><twComp>cpuabus&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y35.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpuabus_reg&lt;7&gt;</twComp><twBEL>GND_1_o_cpuWrite_AND_229_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>GND_1_o_cpuWrite_AND_229_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart1/fifo_tx_unit/full_reg</twComp><twBEL>GND_1_o_cpuWrite_AND_229_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>GND_1_o_cpuWrite_AND_229_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart1/fifo_tx_unit/full_reg</twComp><twBEL>GND_1_o_cpuWrite_AND_229_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.766</twDelInfo><twComp>GND_1_o_cpuWrite_AND_229_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ledstat&lt;2&gt;</twComp><twBEL>ledstat_2</twBEL></twPathDel><twLogDel>2.758</twLogDel><twRouteDel>11.685</twRouteDel><twTotDel>14.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clockgen_clkout1 = PERIOD TIMEGRP &quot;clockgen_clkout1&quot; TS_clk50 / 0.1 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart1/fifo_tx_unit/Mram_array_reg22/DP (SLICE_X8Y30.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">uart1/fifo_tx_unit/w_ptr_reg_1</twSrc><twDest BELType="RAM">uart1/fifo_tx_unit/Mram_array_reg22/DP</twDest><twTotPathDel>0.316</twTotPathDel><twClkSkew dest = "0.044" src = "0.039">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart1/fifo_tx_unit/w_ptr_reg_1</twSrc><twDest BELType='RAM'>uart1/fifo_tx_unit/Mram_array_reg22/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twSrcClk><twPathDel><twSite>SLICE_X9Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>uart1/fifo_tx_unit/w_ptr_reg&lt;1&gt;</twComp><twBEL>uart1/fifo_tx_unit/w_ptr_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.246</twDelInfo><twComp>uart1/fifo_tx_unit/w_ptr_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>uart1/tx_fifo_out&lt;6&gt;</twComp><twBEL>uart1/fifo_tx_unit/Mram_array_reg22/DP</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.246</twRouteDel><twTotDel>0.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart1/fifo_tx_unit/Mram_array_reg21/DP (SLICE_X8Y30.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">uart1/fifo_tx_unit/w_ptr_reg_1</twSrc><twDest BELType="RAM">uart1/fifo_tx_unit/Mram_array_reg21/DP</twDest><twTotPathDel>0.316</twTotPathDel><twClkSkew dest = "0.044" src = "0.039">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart1/fifo_tx_unit/w_ptr_reg_1</twSrc><twDest BELType='RAM'>uart1/fifo_tx_unit/Mram_array_reg21/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twSrcClk><twPathDel><twSite>SLICE_X9Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>uart1/fifo_tx_unit/w_ptr_reg&lt;1&gt;</twComp><twBEL>uart1/fifo_tx_unit/w_ptr_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.246</twDelInfo><twComp>uart1/fifo_tx_unit/w_ptr_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>uart1/tx_fifo_out&lt;6&gt;</twComp><twBEL>uart1/fifo_tx_unit/Mram_array_reg21/DP</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.246</twRouteDel><twTotDel>0.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart1/fifo_tx_unit/Mram_array_reg22/SP (SLICE_X8Y30.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">uart1/fifo_tx_unit/w_ptr_reg_1</twSrc><twDest BELType="RAM">uart1/fifo_tx_unit/Mram_array_reg22/SP</twDest><twTotPathDel>0.316</twTotPathDel><twClkSkew dest = "0.044" src = "0.039">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart1/fifo_tx_unit/w_ptr_reg_1</twSrc><twDest BELType='RAM'>uart1/fifo_tx_unit/Mram_array_reg22/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twSrcClk><twPathDel><twSite>SLICE_X9Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>uart1/fifo_tx_unit/w_ptr_reg&lt;1&gt;</twComp><twBEL>uart1/fifo_tx_unit/w_ptr_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.246</twDelInfo><twComp>uart1/fifo_tx_unit/w_ptr_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>uart1/tx_fifo_out&lt;6&gt;</twComp><twBEL>uart1/fifo_tx_unit/Mram_array_reg22/SP</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.246</twRouteDel><twTotDel>0.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">clkCPU</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: TS_clockgen_clkout1 = PERIOD TIMEGRP &quot;clockgen_clkout1&quot; TS_clk50 / 0.1 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="196.430" period="200.000" constraintValue="200.000" deviceLimit="3.570" freqLimit="280.112" physResource="vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA" logResource="vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA" locationPin="RAMB16_X1Y2.CLKA" clockNet="clkCPU"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="196.430" period="200.000" constraintValue="200.000" deviceLimit="3.570" freqLimit="280.112" physResource="vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA" logResource="vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA" locationPin="RAMB16_X1Y0.CLKA" clockNet="clkCPU"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="196.430" period="200.000" constraintValue="200.000" deviceLimit="3.570" freqLimit="280.112" physResource="vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA" logResource="vmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA" locationPin="RAMB16_X1Y6.CLKA" clockNet="clkCPU"/></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_clk50 = PERIOD &quot;tnm_clk50&quot; 20 ns HIGH 50 %;" ScopeName="">TS_clockgen_clkout0 = PERIOD TIMEGRP &quot;clockgen_clkout0&quot; TS_clk50 / 0.24 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: TS_clockgen_clkout0 = PERIOD TIMEGRP &quot;clockgen_clkout0&quot; TS_clk50 / 0.24 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="87" type="MINPERIOD" name="Tbcper_I" slack="80.667" period="83.333" constraintValue="83.333" deviceLimit="2.666" freqLimit="375.094" physResource="clockgen/clkout1_buf/I0" logResource="clockgen/clkout1_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="clockgen/clkout0"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tockper" slack="81.084" period="83.333" constraintValue="83.333" deviceLimit="2.249" freqLimit="444.642" physResource="clk12usb_OBUF/CLK0" logResource="ODDR2_clk12usb/CK0" locationPin="OLOGIC_X12Y25.CLK0" clockNet="clk12out"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tockper" slack="81.293" period="83.333" constraintValue="83.333" deviceLimit="2.040" freqLimit="490.196" physResource="clk12usb_OBUF/CLK1" logResource="ODDR2_clk12usb/CK1" locationPin="OLOGIC_X12Y25.CLK1" clockNet="clk12out"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="90"><twConstRollup name="TS_clk50" fullName="TS_clk50 = PERIOD TIMEGRP &quot;tnm_clk50&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="19.945" errors="0" errorRollup="0" items="0" itemsRollup="20423992"/><twConstRollup name="TS_DCM_TMDS_CLKFX" fullName="TS_DCM_TMDS_CLKFX = PERIOD TIMEGRP &quot;DCM_TMDS_CLKFX&quot; TS_clk50 / 5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="3.989" actualRollup="N/A" errors="0" errorRollup="0" items="103" itemsRollup="0"/><twConstRollup name="TS_pixclk" fullName="TS_pixclk = PERIOD TIMEGRP &quot;pixclk&quot; TS_clk50 * 2 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="24.440" actualRollup="N/A" errors="0" errorRollup="0" items="19914792" itemsRollup="0"/><twConstRollup name="TS_clockgen_clkout1" fullName="TS_clockgen_clkout1 = PERIOD TIMEGRP &quot;clockgen_clkout1&quot; TS_clk50 / 0.1 HIGH         50%;" type="child" depth="1" requirement="200.000" prefType="period" actual="14.719" actualRollup="N/A" errors="0" errorRollup="0" items="509097" itemsRollup="0"/><twConstRollup name="TS_clockgen_clkout0" fullName="TS_clockgen_clkout0 = PERIOD TIMEGRP &quot;clockgen_clkout0&quot; TS_clk50 / 0.24 HIGH         50%;" type="child" depth="1" requirement="83.333" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="91">0</twUnmetConstCnt><twDataSheet anchorID="92" twNameLen="15"><twClk2SUList anchorID="93" twDestWidth="7"><twDest>clk_50M</twDest><twClk2SU><twSrc>clk_50M</twSrc><twRiseRise>24.440</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="94"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>20423992</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>9315</twConnCnt></twConstCov><twStats anchorID="95"><twMinPer>24.440</twMinPer><twFootnote number="1" /><twMaxFreq>40.917</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Mar 16 15:44:25 2017 </twTimestamp></twFoot><twClientInfo anchorID="96"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 247 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
