Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 15 19:25:14 2023
| Host         : DESKTOP-RSF5MMH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUctr[0]
                            (input port)
  Destination:            F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.359ns  (logic 5.682ns (36.995%)  route 9.677ns (63.005%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  ALUctr[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  ALUctr_IBUF[0]_inst/O
                         net (fo=15, routed)          5.114     6.611    ALUctr_IBUF[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.124     6.735 r  zero_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.508     7.243    zero_OBUF_inst_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.367 r  F_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           1.182     8.549    F_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.152     8.701 r  F_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.873    11.574    F_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.785    15.359 r  F_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.359    F[1]
    T10                                                               r  F[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[0]
                            (input port)
  Destination:            F[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.234ns  (logic 5.647ns (37.071%)  route 9.586ns (62.929%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  ALUctr[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  ALUctr_IBUF[0]_inst/O
                         net (fo=15, routed)          5.388     6.885    ALUctr_IBUF[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.009 r  F_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.798     7.807    F_OBUF[7]_inst_i_7_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.931 r  F_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.668     8.599    F_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.150     8.749 r  F_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.732    11.481    F_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.752    15.234 r  F_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.234    F[4]
    K13                                                               r  F[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[0]
                            (input port)
  Destination:            F[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.183ns  (logic 5.663ns (37.297%)  route 9.520ns (62.703%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  ALUctr[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  ALUctr_IBUF[0]_inst/O
                         net (fo=15, routed)          5.388     6.885    ALUctr_IBUF[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.009 r  F_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.798     7.807    F_OBUF[7]_inst_i_7_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.931 r  F_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.832     8.763    F_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.154     8.917 r  F_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.502    11.419    F_OBUF[6]
    T11                  OBUF (Prop_obuf_I_O)         3.764    15.183 r  F_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.183    F[6]
    T11                                                               r  F[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[0]
                            (input port)
  Destination:            F[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.060ns  (logic 5.425ns (36.019%)  route 9.635ns (63.981%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  ALUctr[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  ALUctr_IBUF[0]_inst/O
                         net (fo=15, routed)          5.388     6.885    ALUctr_IBUF[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.009 f  F_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.798     7.807    F_OBUF[7]_inst_i_7_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.931 f  F_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.668     8.599    F_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.124     8.723 r  F_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.781    11.505    F_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.060 r  F_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.060    F[2]
    R10                                                               r  F[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[0]
                            (input port)
  Destination:            F[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.632ns  (logic 5.406ns (36.950%)  route 9.225ns (63.050%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  ALUctr[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  ALUctr_IBUF[0]_inst/O
                         net (fo=15, routed)          5.388     6.885    ALUctr_IBUF[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.009 r  F_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.798     7.807    F_OBUF[7]_inst_i_7_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.931 r  F_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           1.023     8.954    F_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y84          LUT4 (Prop_lut4_I1_O)        0.124     9.078 r  F_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.016    11.094    F_OBUF[7]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.632 r  F_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.632    F[7]
    L18                                                               r  F[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[0]
                            (input port)
  Destination:            F[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.516ns  (logic 5.403ns (37.218%)  route 9.113ns (62.782%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  ALUctr[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  ALUctr_IBUF[0]_inst/O
                         net (fo=15, routed)          5.388     6.885    ALUctr_IBUF[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124     7.009 r  F_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.798     7.807    F_OBUF[7]_inst_i_7_n_0
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.931 r  F_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.832     8.763    F_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.887 r  F_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.095    10.982    F_OBUF[5]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.516 r  F_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.516    F[5]
    P15                                                               r  F[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[0]
                            (input port)
  Destination:            F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.282ns  (logic 5.362ns (37.543%)  route 8.920ns (62.457%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  ALUctr[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  ALUctr_IBUF[0]_inst/O
                         net (fo=15, routed)          5.114     6.611    ALUctr_IBUF[0]
    SLICE_X0Y86          LUT5 (Prop_lut5_I1_O)        0.124     6.735 f  zero_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.508     7.243    zero_OBUF_inst_i_2_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.367 f  F_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           1.182     8.549    F_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.124     8.673 r  F_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.116    10.789    F_OBUF[3]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.282 r  F_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.282    F[3]
    K16                                                               r  F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[0]
                            (input port)
  Destination:            zero
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.795ns  (logic 5.422ns (39.302%)  route 8.373ns (60.698%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  ALUctr[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 f  ALUctr_IBUF[0]_inst/O
                         net (fo=15, routed)          4.782     6.279    ALUctr_IBUF[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I1_O)        0.124     6.403 f  zero_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.416     6.819    zero_OBUF_inst_i_11_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.943 r  zero_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.667     7.610    zero_OBUF_inst_i_5_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.734 r  zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.509    10.242    zero_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.795 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000    13.795    zero
    J13                                                               r  zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[1]
                            (input port)
  Destination:            cf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.128ns  (logic 5.250ns (39.993%)  route 7.878ns (60.007%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  ALUctr[1] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  ALUctr_IBUF[1]_inst/O
                         net (fo=9, routed)           4.731     6.213    ALUctr_IBUF[1]
    SLICE_X2Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.337 r  cf_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.641     6.978    cf_OBUF_inst_i_2_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.506     9.608    cf_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.128 r  cf_OBUF_inst/O
                         net (fo=0)                   0.000    13.128    cf
    H17                                                               r  cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctr[1]
                            (input port)
  Destination:            of
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.935ns  (logic 5.265ns (40.707%)  route 7.669ns (59.293%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  ALUctr[1] (IN)
                         net (fo=0)                   0.000     0.000    ALUctr[1]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  ALUctr_IBUF[1]_inst/O
                         net (fo=9, routed)           4.731     6.213    ALUctr_IBUF[1]
    SLICE_X2Y86          LUT2 (Prop_lut2_I0_O)        0.124     6.337 r  cf_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.813     7.150    cf_OBUF_inst_i_2_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.274 r  of_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.126     9.399    of_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.935 r  of_OBUF_inst/O
                         net (fo=0)                   0.000    12.935    of
    K15                                                               r  of (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            of
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.557ns (62.346%)  route 0.940ns (37.654%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=8, routed)           0.415     0.691    B_IBUF[3]
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.045     0.736 r  of_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.525     1.261    of_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.497 r  of_OBUF_inst/O
                         net (fo=0)                   0.000     2.497    of
    K15                                                               r  of (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            F[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 1.593ns (59.584%)  route 1.081ns (40.416%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  B_IBUF[1]_inst/O
                         net (fo=12, routed)          0.548     0.813    B_IBUF[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I3_O)        0.045     0.858 r  F_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.071     0.929    F_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y84          LUT4 (Prop_lut4_I2_O)        0.045     0.974 r  F_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.462     1.436    F_OBUF[7]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.674 r  F_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.674    F[7]
    L18                                                               r  F[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.537ns (56.689%)  route 1.174ns (43.311%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=9, routed)           0.481     0.734    A_IBUF[2]
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.779 r  F_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.176     0.955    F_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.045     1.000 r  F_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.517     1.517    F_OBUF[3]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.712 r  F_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.712    F[3]
    K16                                                               r  F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            cf
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.542ns (55.870%)  route 1.218ns (44.130%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=8, routed)           0.537     0.812    B_IBUF[3]
    SLICE_X0Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.857 r  cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.681     1.538    cf_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.760 r  cf_OBUF_inst/O
                         net (fo=0)                   0.000     2.760    cf
    H17                                                               r  cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            zero
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.817ns  (logic 1.591ns (56.474%)  route 1.226ns (43.526%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  A_IBUF[1]_inst/O
                         net (fo=13, routed)          0.485     0.732    A_IBUF[1]
    SLICE_X0Y86          LUT6 (Prop_lut6_I1_O)        0.045     0.777 r  zero_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.058     0.835    zero_OBUF_inst_i_4_n_0
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.880 r  zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.684     1.563    zero_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.817 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000     2.817    zero
    J13                                                               r  zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            F[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.577ns (54.793%)  route 1.301ns (45.207%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=9, routed)           0.481     0.734    A_IBUF[2]
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.779 r  F_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.304     1.083    F_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.045     1.128 r  F_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.516     1.644    F_OBUF[5]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.879 r  F_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.879    F[5]
    P15                                                               r  F[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            F[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.141ns  (logic 1.599ns (50.915%)  route 1.542ns (49.085%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=9, routed)           0.481     0.734    A_IBUF[2]
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.779 f  F_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.247     1.026    F_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.071 r  F_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.813     1.884    F_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.141 r  F_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.141    F[2]
    R10                                                               r  F[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            F[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.155ns  (logic 1.668ns (52.883%)  route 1.486ns (47.117%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=9, routed)           0.481     0.734    A_IBUF[2]
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.779 r  F_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.304     1.083    F_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.044     1.127 r  F_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.701     1.828    F_OBUF[6]
    T11                  OBUF (Prop_obuf_I_O)         1.326     3.155 r  F_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.155    F[6]
    T11                                                               r  F[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            F[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.653ns (52.236%)  route 1.511ns (47.764%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=9, routed)           0.481     0.734    A_IBUF[2]
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.779 r  F_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.247     1.026    F_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.042     1.068 r  F_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.783     1.851    F_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         1.313     3.164 r  F_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.164    F[4]
    K13                                                               r  F[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.218ns  (logic 1.691ns (52.568%)  route 1.526ns (47.432%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=9, routed)           0.481     0.734    A_IBUF[2]
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.779 r  F_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.176     0.955    F_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.049     1.004 r  F_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.869     1.873    F_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.344     3.218 r  F_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.218    F[1]
    T10                                                               r  F[1] (OUT)
  -------------------------------------------------------------------    -------------------





