
Vonalszenzor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004508  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  080045c8  080045c8  000145c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080046bc  080046bc  000146bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080046c4  080046c4  000146c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080046c8  080046c8  000146c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000508  20000000  080046cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000004b4  20000508  08004bd4  00020508  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200009bc  08004bd4  000209bc  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020508  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001b402  00000000  00000000  00020530  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003896  00000000  00000000  0003b932  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001020  00000000  00000000  0003f1c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ec8  00000000  00000000  000401e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008153  00000000  00000000  000410b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004e17  00000000  00000000  00049203  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004e01a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003bbc  00000000  00000000  0004e098  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000508 	.word	0x20000508
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080045b0 	.word	0x080045b0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000050c 	.word	0x2000050c
 8000104:	080045b0 	.word	0x080045b0

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000238:	4b07      	ldr	r3, [pc, #28]	; (8000258 <HAL_Init+0x24>)
 800023a:	4a07      	ldr	r2, [pc, #28]	; (8000258 <HAL_Init+0x24>)
 800023c:	6812      	ldr	r2, [r2, #0]
 800023e:	2110      	movs	r1, #16
 8000240:	430a      	orrs	r2, r1
 8000242:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000244:	2000      	movs	r0, #0
 8000246:	f000 f809 	bl	800025c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800024a:	f003 fd0f 	bl	8003c6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800024e:	2300      	movs	r3, #0
}
 8000250:	0018      	movs	r0, r3
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	40022000 	.word	0x40022000

0800025c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000264:	f001 fb6c 	bl	8001940 <HAL_RCC_GetHCLKFreq>
 8000268:	0002      	movs	r2, r0
 800026a:	23fa      	movs	r3, #250	; 0xfa
 800026c:	0099      	lsls	r1, r3, #2
 800026e:	0010      	movs	r0, r2
 8000270:	f7ff ff54 	bl	800011c <__udivsi3>
 8000274:	0003      	movs	r3, r0
 8000276:	0018      	movs	r0, r3
 8000278:	f000 fc0a 	bl	8000a90 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800027c:	6879      	ldr	r1, [r7, #4]
 800027e:	2301      	movs	r3, #1
 8000280:	425b      	negs	r3, r3
 8000282:	2200      	movs	r2, #0
 8000284:	0018      	movs	r0, r3
 8000286:	f000 fbdd 	bl	8000a44 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 800028a:	2300      	movs	r3, #0
}
 800028c:	0018      	movs	r0, r3
 800028e:	46bd      	mov	sp, r7
 8000290:	b002      	add	sp, #8
 8000292:	bd80      	pop	{r7, pc}

08000294 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
  uwTick++;
 8000298:	4b03      	ldr	r3, [pc, #12]	; (80002a8 <HAL_IncTick+0x14>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	1c5a      	adds	r2, r3, #1
 800029e:	4b02      	ldr	r3, [pc, #8]	; (80002a8 <HAL_IncTick+0x14>)
 80002a0:	601a      	str	r2, [r3, #0]
}
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}
 80002a8:	200009a8 	.word	0x200009a8

080002ac <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
  return uwTick;
 80002b0:	4b02      	ldr	r3, [pc, #8]	; (80002bc <HAL_GetTick+0x10>)
 80002b2:	681b      	ldr	r3, [r3, #0]
}
 80002b4:	0018      	movs	r0, r3
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)
 80002bc:	200009a8 	.word	0x200009a8

080002c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b084      	sub	sp, #16
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002c8:	f7ff fff0 	bl	80002ac <HAL_GetTick>
 80002cc:	0003      	movs	r3, r0
 80002ce:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	3301      	adds	r3, #1
 80002d8:	d002      	beq.n	80002e0 <HAL_Delay+0x20>
  {
     wait++;
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	3301      	adds	r3, #1
 80002de:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002e0:	46c0      	nop			; (mov r8, r8)
 80002e2:	f7ff ffe3 	bl	80002ac <HAL_GetTick>
 80002e6:	0002      	movs	r2, r0
 80002e8:	68bb      	ldr	r3, [r7, #8]
 80002ea:	1ad2      	subs	r2, r2, r3
 80002ec:	68fb      	ldr	r3, [r7, #12]
 80002ee:	429a      	cmp	r2, r3
 80002f0:	d3f7      	bcc.n	80002e2 <HAL_Delay+0x22>
  {
  }
}
 80002f2:	46c0      	nop			; (mov r8, r8)
 80002f4:	46bd      	mov	sp, r7
 80002f6:	b004      	add	sp, #16
 80002f8:	bd80      	pop	{r7, pc}
	...

080002fc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b084      	sub	sp, #16
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000304:	230f      	movs	r3, #15
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	2200      	movs	r2, #0
 800030a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 800030c:	2300      	movs	r3, #0
 800030e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	2b00      	cmp	r3, #0
 8000314:	d101      	bne.n	800031a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000316:	2301      	movs	r3, #1
 8000318:	e124      	b.n	8000564 <HAL_ADC_Init+0x268>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800031e:	2b00      	cmp	r3, #0
 8000320:	d10a      	bne.n	8000338 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	2200      	movs	r2, #0
 8000326:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	2240      	movs	r2, #64	; 0x40
 800032c:	2100      	movs	r1, #0
 800032e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	0018      	movs	r0, r3
 8000334:	f003 fcc4 	bl	8003cc0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800033c:	2210      	movs	r2, #16
 800033e:	4013      	ands	r3, r2
 8000340:	d000      	beq.n	8000344 <HAL_ADC_Init+0x48>
 8000342:	e102      	b.n	800054a <HAL_ADC_Init+0x24e>
 8000344:	230f      	movs	r3, #15
 8000346:	18fb      	adds	r3, r7, r3
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d000      	beq.n	8000350 <HAL_ADC_Init+0x54>
 800034e:	e0fc      	b.n	800054a <HAL_ADC_Init+0x24e>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	689b      	ldr	r3, [r3, #8]
 8000356:	2204      	movs	r2, #4
 8000358:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800035a:	d000      	beq.n	800035e <HAL_ADC_Init+0x62>
 800035c:	e0f5      	b.n	800054a <HAL_ADC_Init+0x24e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000362:	4a82      	ldr	r2, [pc, #520]	; (800056c <HAL_ADC_Init+0x270>)
 8000364:	4013      	ands	r3, r2
 8000366:	2202      	movs	r2, #2
 8000368:	431a      	orrs	r2, r3
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	689b      	ldr	r3, [r3, #8]
 8000374:	2203      	movs	r2, #3
 8000376:	4013      	ands	r3, r2
 8000378:	2b01      	cmp	r3, #1
 800037a:	d112      	bne.n	80003a2 <HAL_ADC_Init+0xa6>
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	2201      	movs	r2, #1
 8000384:	4013      	ands	r3, r2
 8000386:	2b01      	cmp	r3, #1
 8000388:	d009      	beq.n	800039e <HAL_ADC_Init+0xa2>
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	68da      	ldr	r2, [r3, #12]
 8000390:	2380      	movs	r3, #128	; 0x80
 8000392:	021b      	lsls	r3, r3, #8
 8000394:	401a      	ands	r2, r3
 8000396:	2380      	movs	r3, #128	; 0x80
 8000398:	021b      	lsls	r3, r3, #8
 800039a:	429a      	cmp	r2, r3
 800039c:	d101      	bne.n	80003a2 <HAL_ADC_Init+0xa6>
 800039e:	2301      	movs	r3, #1
 80003a0:	e000      	b.n	80003a4 <HAL_ADC_Init+0xa8>
 80003a2:	2300      	movs	r3, #0
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d116      	bne.n	80003d6 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	687a      	ldr	r2, [r7, #4]
 80003ae:	6812      	ldr	r2, [r2, #0]
 80003b0:	68d2      	ldr	r2, [r2, #12]
 80003b2:	2118      	movs	r1, #24
 80003b4:	438a      	bics	r2, r1
 80003b6:	0011      	movs	r1, r2
 80003b8:	687a      	ldr	r2, [r7, #4]
 80003ba:	6892      	ldr	r2, [r2, #8]
 80003bc:	430a      	orrs	r2, r1
 80003be:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	687a      	ldr	r2, [r7, #4]
 80003c6:	6812      	ldr	r2, [r2, #0]
 80003c8:	6912      	ldr	r2, [r2, #16]
 80003ca:	0092      	lsls	r2, r2, #2
 80003cc:	0891      	lsrs	r1, r2, #2
 80003ce:	687a      	ldr	r2, [r7, #4]
 80003d0:	6852      	ldr	r2, [r2, #4]
 80003d2:	430a      	orrs	r2, r1
 80003d4:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	687a      	ldr	r2, [r7, #4]
 80003dc:	6812      	ldr	r2, [r2, #0]
 80003de:	68d2      	ldr	r2, [r2, #12]
 80003e0:	4963      	ldr	r1, [pc, #396]	; (8000570 <HAL_ADC_Init+0x274>)
 80003e2:	400a      	ands	r2, r1
 80003e4:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	699b      	ldr	r3, [r3, #24]
 80003ea:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	69db      	ldr	r3, [r3, #28]
 80003f0:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80003f2:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	6a1b      	ldr	r3, [r3, #32]
 80003f8:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 80003fa:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000400:	2b01      	cmp	r3, #1
 8000402:	d002      	beq.n	800040a <HAL_ADC_Init+0x10e>
 8000404:	2380      	movs	r3, #128	; 0x80
 8000406:	015b      	lsls	r3, r3, #5
 8000408:	e000      	b.n	800040c <HAL_ADC_Init+0x110>
 800040a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 800040c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                   |
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8000412:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	691b      	ldr	r3, [r3, #16]
 8000418:	2b02      	cmp	r3, #2
 800041a:	d101      	bne.n	8000420 <HAL_ADC_Init+0x124>
 800041c:	2304      	movs	r3, #4
 800041e:	e000      	b.n	8000422 <HAL_ADC_Init+0x126>
 8000420:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                   |
 8000422:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000428:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 800042a:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 800042c:	68ba      	ldr	r2, [r7, #8]
 800042e:	4313      	orrs	r3, r2
 8000430:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000436:	2b01      	cmp	r3, #1
 8000438:	d115      	bne.n	8000466 <HAL_ADC_Init+0x16a>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	6a1b      	ldr	r3, [r3, #32]
 800043e:	2b00      	cmp	r3, #0
 8000440:	d105      	bne.n	800044e <HAL_ADC_Init+0x152>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000442:	68bb      	ldr	r3, [r7, #8]
 8000444:	2280      	movs	r2, #128	; 0x80
 8000446:	0252      	lsls	r2, r2, #9
 8000448:	4313      	orrs	r3, r2
 800044a:	60bb      	str	r3, [r7, #8]
 800044c:	e00b      	b.n	8000466 <HAL_ADC_Init+0x16a>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000452:	2220      	movs	r2, #32
 8000454:	431a      	orrs	r2, r3
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800045e:	2201      	movs	r2, #1
 8000460:	431a      	orrs	r2, r3
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800046a:	23c2      	movs	r3, #194	; 0xc2
 800046c:	33ff      	adds	r3, #255	; 0xff
 800046e:	429a      	cmp	r2, r3
 8000470:	d007      	beq.n	8000482 <HAL_ADC_Init+0x186>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	6a9a      	ldr	r2, [r3, #40]	; 0x28
                    hadc->Init.ExternalTrigConvEdge );
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800047a:	4313      	orrs	r3, r2
 800047c:	68ba      	ldr	r2, [r7, #8]
 800047e:	4313      	orrs	r3, r2
 8000480:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	687a      	ldr	r2, [r7, #4]
 8000488:	6812      	ldr	r2, [r2, #0]
 800048a:	68d1      	ldr	r1, [r2, #12]
 800048c:	68ba      	ldr	r2, [r7, #8]
 800048e:	430a      	orrs	r2, r1
 8000490:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000496:	2380      	movs	r3, #128	; 0x80
 8000498:	055b      	lsls	r3, r3, #21
 800049a:	429a      	cmp	r2, r3
 800049c:	d01b      	beq.n	80004d6 <HAL_ADC_Init+0x1da>
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004a2:	2b01      	cmp	r3, #1
 80004a4:	d017      	beq.n	80004d6 <HAL_ADC_Init+0x1da>
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004aa:	2b02      	cmp	r3, #2
 80004ac:	d013      	beq.n	80004d6 <HAL_ADC_Init+0x1da>
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004b2:	2b03      	cmp	r3, #3
 80004b4:	d00f      	beq.n	80004d6 <HAL_ADC_Init+0x1da>
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004ba:	2b04      	cmp	r3, #4
 80004bc:	d00b      	beq.n	80004d6 <HAL_ADC_Init+0x1da>
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004c2:	2b05      	cmp	r3, #5
 80004c4:	d007      	beq.n	80004d6 <HAL_ADC_Init+0x1da>
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004ca:	2b06      	cmp	r3, #6
 80004cc:	d003      	beq.n	80004d6 <HAL_ADC_Init+0x1da>
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80004d2:	2b07      	cmp	r3, #7
 80004d4:	d112      	bne.n	80004fc <HAL_ADC_Init+0x200>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	687a      	ldr	r2, [r7, #4]
 80004dc:	6812      	ldr	r2, [r2, #0]
 80004de:	6952      	ldr	r2, [r2, #20]
 80004e0:	2107      	movs	r1, #7
 80004e2:	438a      	bics	r2, r1
 80004e4:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	687a      	ldr	r2, [r7, #4]
 80004ec:	6812      	ldr	r2, [r2, #0]
 80004ee:	6951      	ldr	r1, [r2, #20]
 80004f0:	687a      	ldr	r2, [r7, #4]
 80004f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80004f4:	2007      	movs	r0, #7
 80004f6:	4002      	ands	r2, r0
 80004f8:	430a      	orrs	r2, r1
 80004fa:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	68db      	ldr	r3, [r3, #12]
 8000502:	4a1c      	ldr	r2, [pc, #112]	; (8000574 <HAL_ADC_Init+0x278>)
 8000504:	401a      	ands	r2, r3
 8000506:	68bb      	ldr	r3, [r7, #8]
 8000508:	429a      	cmp	r2, r3
 800050a:	d10b      	bne.n	8000524 <HAL_ADC_Init+0x228>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	2200      	movs	r2, #0
 8000510:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000516:	2203      	movs	r2, #3
 8000518:	4393      	bics	r3, r2
 800051a:	2201      	movs	r2, #1
 800051c:	431a      	orrs	r2, r3
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	645a      	str	r2, [r3, #68]	; 0x44
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000522:	e01c      	b.n	800055e <HAL_ADC_Init+0x262>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000528:	2212      	movs	r2, #18
 800052a:	4393      	bics	r3, r2
 800052c:	2210      	movs	r2, #16
 800052e:	431a      	orrs	r2, r3
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000538:	2201      	movs	r2, #1
 800053a:	431a      	orrs	r2, r3
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 8000540:	230f      	movs	r3, #15
 8000542:	18fb      	adds	r3, r7, r3
 8000544:	2201      	movs	r2, #1
 8000546:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000548:	e009      	b.n	800055e <HAL_ADC_Init+0x262>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800054e:	2210      	movs	r2, #16
 8000550:	431a      	orrs	r2, r3
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	645a      	str	r2, [r3, #68]	; 0x44
        
    tmp_hal_status = HAL_ERROR;
 8000556:	230f      	movs	r3, #15
 8000558:	18fb      	adds	r3, r7, r3
 800055a:	2201      	movs	r2, #1
 800055c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800055e:	230f      	movs	r3, #15
 8000560:	18fb      	adds	r3, r7, r3
 8000562:	781b      	ldrb	r3, [r3, #0]
}
 8000564:	0018      	movs	r0, r3
 8000566:	46bd      	mov	sp, r7
 8000568:	b004      	add	sp, #16
 800056a:	bd80      	pop	{r7, pc}
 800056c:	fffffefd 	.word	0xfffffefd
 8000570:	fffe0219 	.word	0xfffe0219
 8000574:	833fffe7 	.word	0x833fffe7

08000578 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	2204      	movs	r2, #4
 8000588:	4013      	ands	r3, r2
 800058a:	2b04      	cmp	r3, #4
 800058c:	d106      	bne.n	800059c <HAL_ADC_IRQHandler+0x24>
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	685b      	ldr	r3, [r3, #4]
 8000594:	2204      	movs	r2, #4
 8000596:	4013      	ands	r3, r2
 8000598:	2b04      	cmp	r3, #4
 800059a:	d00d      	beq.n	80005b8 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2208      	movs	r2, #8
 80005a4:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80005a6:	2b08      	cmp	r3, #8
 80005a8:	d14f      	bne.n	800064a <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	2208      	movs	r2, #8
 80005b2:	4013      	ands	r3, r2
 80005b4:	2b08      	cmp	r3, #8
 80005b6:	d148      	bne.n	800064a <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005bc:	2210      	movs	r2, #16
 80005be:	4013      	ands	r3, r2
 80005c0:	d106      	bne.n	80005d0 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005c6:	2280      	movs	r2, #128	; 0x80
 80005c8:	0092      	lsls	r2, r2, #2
 80005ca:	431a      	orrs	r2, r3
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	68da      	ldr	r2, [r3, #12]
 80005d6:	23c0      	movs	r3, #192	; 0xc0
 80005d8:	011b      	lsls	r3, r3, #4
 80005da:	4013      	ands	r3, r2
 80005dc:	d12d      	bne.n	800063a <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	6a1b      	ldr	r3, [r3, #32]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d129      	bne.n	800063a <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	2208      	movs	r2, #8
 80005ee:	4013      	ands	r3, r2
 80005f0:	2b08      	cmp	r3, #8
 80005f2:	d122      	bne.n	800063a <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	689b      	ldr	r3, [r3, #8]
 80005fa:	2204      	movs	r2, #4
 80005fc:	4013      	ands	r3, r2
 80005fe:	d110      	bne.n	8000622 <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	687a      	ldr	r2, [r7, #4]
 8000606:	6812      	ldr	r2, [r2, #0]
 8000608:	6852      	ldr	r2, [r2, #4]
 800060a:	210c      	movs	r1, #12
 800060c:	438a      	bics	r2, r1
 800060e:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000614:	4a32      	ldr	r2, [pc, #200]	; (80006e0 <HAL_ADC_IRQHandler+0x168>)
 8000616:	4013      	ands	r3, r2
 8000618:	2201      	movs	r2, #1
 800061a:	431a      	orrs	r2, r3
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	645a      	str	r2, [r3, #68]	; 0x44
 8000620:	e00b      	b.n	800063a <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000626:	2220      	movs	r2, #32
 8000628:	431a      	orrs	r2, r3
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000632:	2201      	movs	r2, #1
 8000634:	431a      	orrs	r2, r3
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Conversion complete callback */
    /* Note: into callback, to determine if conversion has been triggered     */
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
      HAL_ADC_ConvCpltCallback(hadc);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	0018      	movs	r0, r3
 800063e:	f003 fd39 	bl	80040b4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	220c      	movs	r2, #12
 8000648:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	2280      	movs	r2, #128	; 0x80
 8000652:	4013      	ands	r3, r2
 8000654:	2b80      	cmp	r3, #128	; 0x80
 8000656:	d115      	bne.n	8000684 <HAL_ADC_IRQHandler+0x10c>
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	685b      	ldr	r3, [r3, #4]
 800065e:	2280      	movs	r2, #128	; 0x80
 8000660:	4013      	ands	r3, r2
 8000662:	2b80      	cmp	r3, #128	; 0x80
 8000664:	d10e      	bne.n	8000684 <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800066a:	2280      	movs	r2, #128	; 0x80
 800066c:	0252      	lsls	r2, r2, #9
 800066e:	431a      	orrs	r2, r3
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	645a      	str	r2, [r3, #68]	; 0x44

    /* Level out of window callback */ 
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	0018      	movs	r0, r3
 8000678:	f000 f834 	bl	80006e4 <HAL_ADC_LevelOutOfWindowCallback>
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2280      	movs	r2, #128	; 0x80
 8000682:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	2210      	movs	r2, #16
 800068c:	4013      	ands	r3, r2
 800068e:	2b10      	cmp	r3, #16
 8000690:	d122      	bne.n	80006d8 <HAL_ADC_IRQHandler+0x160>
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	685b      	ldr	r3, [r3, #4]
 8000698:	2210      	movs	r2, #16
 800069a:	4013      	ands	r3, r2
 800069c:	2b10      	cmp	r3, #16
 800069e:	d11b      	bne.n	80006d8 <HAL_ADC_IRQHandler+0x160>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006a4:	2b01      	cmp	r3, #1
 80006a6:	d005      	beq.n	80006b4 <HAL_ADC_IRQHandler+0x13c>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	68db      	ldr	r3, [r3, #12]
 80006ae:	2201      	movs	r2, #1
 80006b0:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80006b2:	d00d      	beq.n	80006d0 <HAL_ADC_IRQHandler+0x158>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80006b8:	2202      	movs	r2, #2
 80006ba:	431a      	orrs	r2, r3
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	2210      	movs	r2, #16
 80006c6:	601a      	str	r2, [r3, #0]
      
      /* Error callback */ 
      HAL_ADC_ErrorCallback(hadc);
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	0018      	movs	r0, r3
 80006cc:	f000 f812 	bl	80006f4 <HAL_ADC_ErrorCallback>
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2210      	movs	r2, #16
 80006d6:	601a      	str	r2, [r3, #0]
  }

}
 80006d8:	46c0      	nop			; (mov r8, r8)
 80006da:	46bd      	mov	sp, r7
 80006dc:	b002      	add	sp, #8
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	fffffefe 	.word	0xfffffefe

080006e4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80006ec:	46c0      	nop			; (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	b002      	add	sp, #8
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80006fc:	46c0      	nop			; (mov r8, r8)
 80006fe:	46bd      	mov	sp, r7
 8000700:	b002      	add	sp, #8
 8000702:	bd80      	pop	{r7, pc}

08000704 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800070e:	230f      	movs	r3, #15
 8000710:	18fb      	adds	r3, r7, r3
 8000712:	2200      	movs	r2, #0
 8000714:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000716:	2300      	movs	r3, #0
 8000718:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800071e:	2380      	movs	r3, #128	; 0x80
 8000720:	055b      	lsls	r3, r3, #21
 8000722:	429a      	cmp	r2, r3
 8000724:	d011      	beq.n	800074a <HAL_ADC_ConfigChannel+0x46>
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800072a:	2b01      	cmp	r3, #1
 800072c:	d00d      	beq.n	800074a <HAL_ADC_ConfigChannel+0x46>
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000732:	2b02      	cmp	r3, #2
 8000734:	d009      	beq.n	800074a <HAL_ADC_ConfigChannel+0x46>
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800073a:	2b03      	cmp	r3, #3
 800073c:	d005      	beq.n	800074a <HAL_ADC_ConfigChannel+0x46>
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000742:	2b04      	cmp	r3, #4
 8000744:	d001      	beq.n	800074a <HAL_ADC_ConfigChannel+0x46>
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	2240      	movs	r2, #64	; 0x40
 800074e:	5c9b      	ldrb	r3, [r3, r2]
 8000750:	2b01      	cmp	r3, #1
 8000752:	d101      	bne.n	8000758 <HAL_ADC_ConfigChannel+0x54>
 8000754:	2302      	movs	r3, #2
 8000756:	e0bc      	b.n	80008d2 <HAL_ADC_ConfigChannel+0x1ce>
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	2240      	movs	r2, #64	; 0x40
 800075c:	2101      	movs	r1, #1
 800075e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	689b      	ldr	r3, [r3, #8]
 8000766:	2204      	movs	r2, #4
 8000768:	4013      	ands	r3, r2
 800076a:	d000      	beq.n	800076e <HAL_ADC_ConfigChannel+0x6a>
 800076c:	e0a0      	b.n	80008b0 <HAL_ADC_ConfigChannel+0x1ac>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	685b      	ldr	r3, [r3, #4]
 8000772:	4a5a      	ldr	r2, [pc, #360]	; (80008dc <HAL_ADC_ConfigChannel+0x1d8>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d100      	bne.n	800077a <HAL_ADC_ConfigChannel+0x76>
 8000778:	e078      	b.n	800086c <HAL_ADC_ConfigChannel+0x168>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	687a      	ldr	r2, [r7, #4]
 8000780:	6812      	ldr	r2, [r2, #0]
 8000782:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8000784:	683a      	ldr	r2, [r7, #0]
 8000786:	6812      	ldr	r2, [r2, #0]
 8000788:	2001      	movs	r0, #1
 800078a:	4090      	lsls	r0, r2
 800078c:	0002      	movs	r2, r0
 800078e:	430a      	orrs	r2, r1
 8000790:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000796:	2380      	movs	r3, #128	; 0x80
 8000798:	055b      	lsls	r3, r3, #21
 800079a:	429a      	cmp	r2, r3
 800079c:	d037      	beq.n	800080e <HAL_ADC_ConfigChannel+0x10a>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d033      	beq.n	800080e <HAL_ADC_ConfigChannel+0x10a>
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007aa:	2b02      	cmp	r3, #2
 80007ac:	d02f      	beq.n	800080e <HAL_ADC_ConfigChannel+0x10a>
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007b2:	2b03      	cmp	r3, #3
 80007b4:	d02b      	beq.n	800080e <HAL_ADC_ConfigChannel+0x10a>
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007ba:	2b04      	cmp	r3, #4
 80007bc:	d027      	beq.n	800080e <HAL_ADC_ConfigChannel+0x10a>
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007c2:	2b05      	cmp	r3, #5
 80007c4:	d023      	beq.n	800080e <HAL_ADC_ConfigChannel+0x10a>
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007ca:	2b06      	cmp	r3, #6
 80007cc:	d01f      	beq.n	800080e <HAL_ADC_ConfigChannel+0x10a>
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007d2:	2b07      	cmp	r3, #7
 80007d4:	d01b      	beq.n	800080e <HAL_ADC_ConfigChannel+0x10a>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	689a      	ldr	r2, [r3, #8]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	695b      	ldr	r3, [r3, #20]
 80007e0:	2107      	movs	r1, #7
 80007e2:	400b      	ands	r3, r1
 80007e4:	429a      	cmp	r2, r3
 80007e6:	d012      	beq.n	800080e <HAL_ADC_ConfigChannel+0x10a>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	687a      	ldr	r2, [r7, #4]
 80007ee:	6812      	ldr	r2, [r2, #0]
 80007f0:	6952      	ldr	r2, [r2, #20]
 80007f2:	2107      	movs	r1, #7
 80007f4:	438a      	bics	r2, r1
 80007f6:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	687a      	ldr	r2, [r7, #4]
 80007fe:	6812      	ldr	r2, [r2, #0]
 8000800:	6951      	ldr	r1, [r2, #20]
 8000802:	683a      	ldr	r2, [r7, #0]
 8000804:	6892      	ldr	r2, [r2, #8]
 8000806:	2007      	movs	r0, #7
 8000808:	4002      	ands	r2, r0
 800080a:	430a      	orrs	r2, r1
 800080c:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	2b10      	cmp	r3, #16
 8000814:	d003      	beq.n	800081e <HAL_ADC_ConfigChannel+0x11a>
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	2b11      	cmp	r3, #17
 800081c:	d152      	bne.n	80008c4 <HAL_ADC_ConfigChannel+0x1c0>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800081e:	4a30      	ldr	r2, [pc, #192]	; (80008e0 <HAL_ADC_ConfigChannel+0x1dc>)
 8000820:	4b2f      	ldr	r3, [pc, #188]	; (80008e0 <HAL_ADC_ConfigChannel+0x1dc>)
 8000822:	6819      	ldr	r1, [r3, #0]
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2b10      	cmp	r3, #16
 800082a:	d102      	bne.n	8000832 <HAL_ADC_ConfigChannel+0x12e>
 800082c:	2380      	movs	r3, #128	; 0x80
 800082e:	041b      	lsls	r3, r3, #16
 8000830:	e001      	b.n	8000836 <HAL_ADC_ConfigChannel+0x132>
 8000832:	2380      	movs	r3, #128	; 0x80
 8000834:	03db      	lsls	r3, r3, #15
 8000836:	430b      	orrs	r3, r1
 8000838:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	2b10      	cmp	r3, #16
 8000840:	d140      	bne.n	80008c4 <HAL_ADC_ConfigChannel+0x1c0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000842:	4b28      	ldr	r3, [pc, #160]	; (80008e4 <HAL_ADC_ConfigChannel+0x1e0>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4928      	ldr	r1, [pc, #160]	; (80008e8 <HAL_ADC_ConfigChannel+0x1e4>)
 8000848:	0018      	movs	r0, r3
 800084a:	f7ff fc67 	bl	800011c <__udivsi3>
 800084e:	0003      	movs	r3, r0
 8000850:	001a      	movs	r2, r3
 8000852:	0013      	movs	r3, r2
 8000854:	009b      	lsls	r3, r3, #2
 8000856:	189b      	adds	r3, r3, r2
 8000858:	005b      	lsls	r3, r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800085c:	e002      	b.n	8000864 <HAL_ADC_ConfigChannel+0x160>
          {
            wait_loop_index--;
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	3b01      	subs	r3, #1
 8000862:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d1f9      	bne.n	800085e <HAL_ADC_ConfigChannel+0x15a>
 800086a:	e02b      	b.n	80008c4 <HAL_ADC_ConfigChannel+0x1c0>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	687a      	ldr	r2, [r7, #4]
 8000872:	6812      	ldr	r2, [r2, #0]
 8000874:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8000876:	683a      	ldr	r2, [r7, #0]
 8000878:	6812      	ldr	r2, [r2, #0]
 800087a:	2001      	movs	r0, #1
 800087c:	4090      	lsls	r0, r2
 800087e:	0002      	movs	r2, r0
 8000880:	43d2      	mvns	r2, r2
 8000882:	400a      	ands	r2, r1
 8000884:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	2b10      	cmp	r3, #16
 800088c:	d003      	beq.n	8000896 <HAL_ADC_ConfigChannel+0x192>
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	2b11      	cmp	r3, #17
 8000894:	d116      	bne.n	80008c4 <HAL_ADC_ConfigChannel+0x1c0>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000896:	4a12      	ldr	r2, [pc, #72]	; (80008e0 <HAL_ADC_ConfigChannel+0x1dc>)
 8000898:	4b11      	ldr	r3, [pc, #68]	; (80008e0 <HAL_ADC_ConfigChannel+0x1dc>)
 800089a:	6819      	ldr	r1, [r3, #0]
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	2b10      	cmp	r3, #16
 80008a2:	d101      	bne.n	80008a8 <HAL_ADC_ConfigChannel+0x1a4>
 80008a4:	4b11      	ldr	r3, [pc, #68]	; (80008ec <HAL_ADC_ConfigChannel+0x1e8>)
 80008a6:	e000      	b.n	80008aa <HAL_ADC_ConfigChannel+0x1a6>
 80008a8:	4b11      	ldr	r3, [pc, #68]	; (80008f0 <HAL_ADC_ConfigChannel+0x1ec>)
 80008aa:	400b      	ands	r3, r1
 80008ac:	6013      	str	r3, [r2, #0]
 80008ae:	e009      	b.n	80008c4 <HAL_ADC_ConfigChannel+0x1c0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b4:	2220      	movs	r2, #32
 80008b6:	431a      	orrs	r2, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 80008bc:	230f      	movs	r3, #15
 80008be:	18fb      	adds	r3, r7, r3
 80008c0:	2201      	movs	r2, #1
 80008c2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	2240      	movs	r2, #64	; 0x40
 80008c8:	2100      	movs	r1, #0
 80008ca:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80008cc:	230f      	movs	r3, #15
 80008ce:	18fb      	adds	r3, r7, r3
 80008d0:	781b      	ldrb	r3, [r3, #0]
}
 80008d2:	0018      	movs	r0, r3
 80008d4:	46bd      	mov	sp, r7
 80008d6:	b004      	add	sp, #16
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	46c0      	nop			; (mov r8, r8)
 80008dc:	00001001 	.word	0x00001001
 80008e0:	40012708 	.word	0x40012708
 80008e4:	20000000 	.word	0x20000000
 80008e8:	000f4240 	.word	0x000f4240
 80008ec:	ff7fffff 	.word	0xff7fffff
 80008f0:	ffbfffff 	.word	0xffbfffff

080008f4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	0002      	movs	r2, r0
 80008fc:	1dfb      	adds	r3, r7, #7
 80008fe:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000900:	4b06      	ldr	r3, [pc, #24]	; (800091c <NVIC_EnableIRQ+0x28>)
 8000902:	1dfa      	adds	r2, r7, #7
 8000904:	7812      	ldrb	r2, [r2, #0]
 8000906:	0011      	movs	r1, r2
 8000908:	221f      	movs	r2, #31
 800090a:	400a      	ands	r2, r1
 800090c:	2101      	movs	r1, #1
 800090e:	4091      	lsls	r1, r2
 8000910:	000a      	movs	r2, r1
 8000912:	601a      	str	r2, [r3, #0]
}
 8000914:	46c0      	nop			; (mov r8, r8)
 8000916:	46bd      	mov	sp, r7
 8000918:	b002      	add	sp, #8
 800091a:	bd80      	pop	{r7, pc}
 800091c:	e000e100 	.word	0xe000e100

08000920 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000920:	b5b0      	push	{r4, r5, r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
 8000926:	0002      	movs	r2, r0
 8000928:	6039      	str	r1, [r7, #0]
 800092a:	1dfb      	adds	r3, r7, #7
 800092c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800092e:	1dfb      	adds	r3, r7, #7
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	2b7f      	cmp	r3, #127	; 0x7f
 8000934:	d932      	bls.n	800099c <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000936:	4c2f      	ldr	r4, [pc, #188]	; (80009f4 <NVIC_SetPriority+0xd4>)
 8000938:	1dfb      	adds	r3, r7, #7
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	001a      	movs	r2, r3
 800093e:	230f      	movs	r3, #15
 8000940:	4013      	ands	r3, r2
 8000942:	3b08      	subs	r3, #8
 8000944:	0899      	lsrs	r1, r3, #2
 8000946:	4a2b      	ldr	r2, [pc, #172]	; (80009f4 <NVIC_SetPriority+0xd4>)
 8000948:	1dfb      	adds	r3, r7, #7
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	0018      	movs	r0, r3
 800094e:	230f      	movs	r3, #15
 8000950:	4003      	ands	r3, r0
 8000952:	3b08      	subs	r3, #8
 8000954:	089b      	lsrs	r3, r3, #2
 8000956:	3306      	adds	r3, #6
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	18d3      	adds	r3, r2, r3
 800095c:	3304      	adds	r3, #4
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	1dfa      	adds	r2, r7, #7
 8000962:	7812      	ldrb	r2, [r2, #0]
 8000964:	0010      	movs	r0, r2
 8000966:	2203      	movs	r2, #3
 8000968:	4002      	ands	r2, r0
 800096a:	00d2      	lsls	r2, r2, #3
 800096c:	20ff      	movs	r0, #255	; 0xff
 800096e:	4090      	lsls	r0, r2
 8000970:	0002      	movs	r2, r0
 8000972:	43d2      	mvns	r2, r2
 8000974:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	019b      	lsls	r3, r3, #6
 800097a:	20ff      	movs	r0, #255	; 0xff
 800097c:	4018      	ands	r0, r3
 800097e:	1dfb      	adds	r3, r7, #7
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	001d      	movs	r5, r3
 8000984:	2303      	movs	r3, #3
 8000986:	402b      	ands	r3, r5
 8000988:	00db      	lsls	r3, r3, #3
 800098a:	4098      	lsls	r0, r3
 800098c:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800098e:	431a      	orrs	r2, r3
 8000990:	1d8b      	adds	r3, r1, #6
 8000992:	009b      	lsls	r3, r3, #2
 8000994:	18e3      	adds	r3, r4, r3
 8000996:	3304      	adds	r3, #4
 8000998:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800099a:	e027      	b.n	80009ec <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800099c:	4c16      	ldr	r4, [pc, #88]	; (80009f8 <NVIC_SetPriority+0xd8>)
 800099e:	1dfb      	adds	r3, r7, #7
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	b25b      	sxtb	r3, r3
 80009a4:	089b      	lsrs	r3, r3, #2
 80009a6:	4914      	ldr	r1, [pc, #80]	; (80009f8 <NVIC_SetPriority+0xd8>)
 80009a8:	1dfa      	adds	r2, r7, #7
 80009aa:	7812      	ldrb	r2, [r2, #0]
 80009ac:	b252      	sxtb	r2, r2
 80009ae:	0892      	lsrs	r2, r2, #2
 80009b0:	32c0      	adds	r2, #192	; 0xc0
 80009b2:	0092      	lsls	r2, r2, #2
 80009b4:	5852      	ldr	r2, [r2, r1]
 80009b6:	1df9      	adds	r1, r7, #7
 80009b8:	7809      	ldrb	r1, [r1, #0]
 80009ba:	0008      	movs	r0, r1
 80009bc:	2103      	movs	r1, #3
 80009be:	4001      	ands	r1, r0
 80009c0:	00c9      	lsls	r1, r1, #3
 80009c2:	20ff      	movs	r0, #255	; 0xff
 80009c4:	4088      	lsls	r0, r1
 80009c6:	0001      	movs	r1, r0
 80009c8:	43c9      	mvns	r1, r1
 80009ca:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009cc:	683a      	ldr	r2, [r7, #0]
 80009ce:	0192      	lsls	r2, r2, #6
 80009d0:	20ff      	movs	r0, #255	; 0xff
 80009d2:	4010      	ands	r0, r2
 80009d4:	1dfa      	adds	r2, r7, #7
 80009d6:	7812      	ldrb	r2, [r2, #0]
 80009d8:	0015      	movs	r5, r2
 80009da:	2203      	movs	r2, #3
 80009dc:	402a      	ands	r2, r5
 80009de:	00d2      	lsls	r2, r2, #3
 80009e0:	4090      	lsls	r0, r2
 80009e2:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009e4:	430a      	orrs	r2, r1
 80009e6:	33c0      	adds	r3, #192	; 0xc0
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	511a      	str	r2, [r3, r4]
}
 80009ec:	46c0      	nop			; (mov r8, r8)
 80009ee:	46bd      	mov	sp, r7
 80009f0:	b002      	add	sp, #8
 80009f2:	bdb0      	pop	{r4, r5, r7, pc}
 80009f4:	e000ed00 	.word	0xe000ed00
 80009f8:	e000e100 	.word	0xe000e100

080009fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	3b01      	subs	r3, #1
 8000a08:	4a0c      	ldr	r2, [pc, #48]	; (8000a3c <SysTick_Config+0x40>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d901      	bls.n	8000a12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a0e:	2301      	movs	r3, #1
 8000a10:	e010      	b.n	8000a34 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a12:	4b0b      	ldr	r3, [pc, #44]	; (8000a40 <SysTick_Config+0x44>)
 8000a14:	687a      	ldr	r2, [r7, #4]
 8000a16:	3a01      	subs	r2, #1
 8000a18:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	425b      	negs	r3, r3
 8000a1e:	2103      	movs	r1, #3
 8000a20:	0018      	movs	r0, r3
 8000a22:	f7ff ff7d 	bl	8000920 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a26:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <SysTick_Config+0x44>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a2c:	4b04      	ldr	r3, [pc, #16]	; (8000a40 <SysTick_Config+0x44>)
 8000a2e:	2207      	movs	r2, #7
 8000a30:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a32:	2300      	movs	r3, #0
}
 8000a34:	0018      	movs	r0, r3
 8000a36:	46bd      	mov	sp, r7
 8000a38:	b002      	add	sp, #8
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	00ffffff 	.word	0x00ffffff
 8000a40:	e000e010 	.word	0xe000e010

08000a44 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	60b9      	str	r1, [r7, #8]
 8000a4c:	607a      	str	r2, [r7, #4]
 8000a4e:	230f      	movs	r3, #15
 8000a50:	18fb      	adds	r3, r7, r3
 8000a52:	1c02      	adds	r2, r0, #0
 8000a54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a56:	68ba      	ldr	r2, [r7, #8]
 8000a58:	230f      	movs	r3, #15
 8000a5a:	18fb      	adds	r3, r7, r3
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	b25b      	sxtb	r3, r3
 8000a60:	0011      	movs	r1, r2
 8000a62:	0018      	movs	r0, r3
 8000a64:	f7ff ff5c 	bl	8000920 <NVIC_SetPriority>
}
 8000a68:	46c0      	nop			; (mov r8, r8)
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	b004      	add	sp, #16
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	0002      	movs	r2, r0
 8000a78:	1dfb      	adds	r3, r7, #7
 8000a7a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a7c:	1dfb      	adds	r3, r7, #7
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	b25b      	sxtb	r3, r3
 8000a82:	0018      	movs	r0, r3
 8000a84:	f7ff ff36 	bl	80008f4 <NVIC_EnableIRQ>
}
 8000a88:	46c0      	nop			; (mov r8, r8)
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	b002      	add	sp, #8
 8000a8e:	bd80      	pop	{r7, pc}

08000a90 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f7ff ffae 	bl	80009fc <SysTick_Config>
 8000aa0:	0003      	movs	r3, r0
}
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	b002      	add	sp, #8
 8000aa8:	bd80      	pop	{r7, pc}
	...

08000aac <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2b04      	cmp	r3, #4
 8000ab8:	d106      	bne.n	8000ac8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000aba:	4b08      	ldr	r3, [pc, #32]	; (8000adc <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8000abc:	4a07      	ldr	r2, [pc, #28]	; (8000adc <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8000abe:	6812      	ldr	r2, [r2, #0]
 8000ac0:	2104      	movs	r1, #4
 8000ac2:	430a      	orrs	r2, r1
 8000ac4:	601a      	str	r2, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000ac6:	e005      	b.n	8000ad4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000ac8:	4b04      	ldr	r3, [pc, #16]	; (8000adc <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8000aca:	4a04      	ldr	r2, [pc, #16]	; (8000adc <HAL_SYSTICK_CLKSourceConfig+0x30>)
 8000acc:	6812      	ldr	r2, [r2, #0]
 8000ace:	2104      	movs	r1, #4
 8000ad0:	438a      	bics	r2, r1
 8000ad2:	601a      	str	r2, [r3, #0]
}
 8000ad4:	46c0      	nop			; (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	b002      	add	sp, #8
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	e000e010 	.word	0xe000e010

08000ae0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000ae4:	f000 f803 	bl	8000aee <HAL_SYSTICK_Callback>
}
 8000ae8:	46c0      	nop			; (mov r8, r8)
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b084      	sub	sp, #16
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000b00:	2300      	movs	r3, #0
 8000b02:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d101      	bne.n	8000b0e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	e042      	b.n	8000b94 <HAL_DMA_Init+0x9c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	2221      	movs	r2, #33	; 0x21
 8000b12:	2102      	movs	r1, #2
 8000b14:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	4a1e      	ldr	r2, [pc, #120]	; (8000b9c <HAL_DMA_Init+0xa4>)
 8000b22:	4013      	ands	r3, r2
 8000b24:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000b2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	695b      	ldr	r3, [r3, #20]
 8000b40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	69db      	ldr	r3, [r3, #28]
 8000b4c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000b4e:	68fa      	ldr	r2, [r7, #12]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	68fa      	ldr	r2, [r7, #12]
 8000b5a:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	0018      	movs	r0, r3
 8000b60:	f000 f906 	bl	8000d70 <DMA_CalcBaseAndBitshift>
  
  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2200      	movs	r2, #0
 8000b68:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2200      	movs	r2, #0
 8000b74:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2200      	movs	r2, #0
 8000b7a:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2200      	movs	r2, #0
 8000b80:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2221      	movs	r2, #33	; 0x21
 8000b86:	2101      	movs	r1, #1
 8000b88:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2220      	movs	r2, #32
 8000b8e:	2100      	movs	r1, #0
 8000b90:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000b92:	2300      	movs	r3, #0
}  
 8000b94:	0018      	movs	r0, r3
 8000b96:	46bd      	mov	sp, r7
 8000b98:	b004      	add	sp, #16
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	ffffc00f 	.word	0xffffc00f

08000ba0 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ba8:	230f      	movs	r3, #15
 8000baa:	18fb      	adds	r3, r7, r3
 8000bac:	2200      	movs	r2, #0
 8000bae:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2221      	movs	r2, #33	; 0x21
 8000bb4:	5c9b      	ldrb	r3, [r3, r2]
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d007      	beq.n	8000bcc <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	2204      	movs	r2, #4
 8000bc0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000bc2:	230f      	movs	r3, #15
 8000bc4:	18fb      	adds	r3, r7, r3
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	701a      	strb	r2, [r3, #0]
 8000bca:	e028      	b.n	8000c1e <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	687a      	ldr	r2, [r7, #4]
 8000bd2:	6812      	ldr	r2, [r2, #0]
 8000bd4:	6812      	ldr	r2, [r2, #0]
 8000bd6:	210e      	movs	r1, #14
 8000bd8:	438a      	bics	r2, r1
 8000bda:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	687a      	ldr	r2, [r7, #4]
 8000be2:	6812      	ldr	r2, [r2, #0]
 8000be4:	6812      	ldr	r2, [r2, #0]
 8000be6:	2101      	movs	r1, #1
 8000be8:	438a      	bics	r2, r1
 8000bea:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bf0:	687a      	ldr	r2, [r7, #4]
 8000bf2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	000a      	movs	r2, r1
 8000bfa:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2221      	movs	r2, #33	; 0x21
 8000c00:	2101      	movs	r1, #1
 8000c02:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2220      	movs	r2, #32
 8000c08:	2100      	movs	r1, #0
 8000c0a:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d004      	beq.n	8000c1e <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c18:	687a      	ldr	r2, [r7, #4]
 8000c1a:	0010      	movs	r0, r2
 8000c1c:	4798      	blx	r3
    } 
  }
  return status;
 8000c1e:	230f      	movs	r3, #15
 8000c20:	18fb      	adds	r3, r7, r3
 8000c22:	781b      	ldrb	r3, [r3, #0]
}
 8000c24:	0018      	movs	r0, r3
 8000c26:	46bd      	mov	sp, r7
 8000c28:	b004      	add	sp, #16
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c48:	2204      	movs	r2, #4
 8000c4a:	409a      	lsls	r2, r3
 8000c4c:	0013      	movs	r3, r2
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	4013      	ands	r3, r2
 8000c52:	d024      	beq.n	8000c9e <HAL_DMA_IRQHandler+0x72>
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	2204      	movs	r2, #4
 8000c58:	4013      	ands	r3, r2
 8000c5a:	d020      	beq.n	8000c9e <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	2220      	movs	r2, #32
 8000c64:	4013      	ands	r3, r2
 8000c66:	d107      	bne.n	8000c78 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	687a      	ldr	r2, [r7, #4]
 8000c6e:	6812      	ldr	r2, [r2, #0]
 8000c70:	6812      	ldr	r2, [r2, #0]
 8000c72:	2104      	movs	r1, #4
 8000c74:	438a      	bics	r2, r1
 8000c76:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c7c:	687a      	ldr	r2, [r7, #4]
 8000c7e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000c80:	2104      	movs	r1, #4
 8000c82:	4091      	lsls	r1, r2
 8000c84:	000a      	movs	r2, r1
 8000c86:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d100      	bne.n	8000c92 <HAL_DMA_IRQHandler+0x66>
 8000c90:	e06a      	b.n	8000d68 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	0010      	movs	r0, r2
 8000c9a:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8000c9c:	e064      	b.n	8000d68 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca2:	2202      	movs	r2, #2
 8000ca4:	409a      	lsls	r2, r3
 8000ca6:	0013      	movs	r3, r2
 8000ca8:	68fa      	ldr	r2, [r7, #12]
 8000caa:	4013      	ands	r3, r2
 8000cac:	d02b      	beq.n	8000d06 <HAL_DMA_IRQHandler+0xda>
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	2202      	movs	r2, #2
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	d027      	beq.n	8000d06 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	2220      	movs	r2, #32
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	d10b      	bne.n	8000cda <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	687a      	ldr	r2, [r7, #4]
 8000cc8:	6812      	ldr	r2, [r2, #0]
 8000cca:	6812      	ldr	r2, [r2, #0]
 8000ccc:	210a      	movs	r1, #10
 8000cce:	438a      	bics	r2, r1
 8000cd0:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2221      	movs	r2, #33	; 0x21
 8000cd6:	2101      	movs	r1, #1
 8000cd8:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cde:	687a      	ldr	r2, [r7, #4]
 8000ce0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000ce2:	2102      	movs	r1, #2
 8000ce4:	4091      	lsls	r1, r2
 8000ce6:	000a      	movs	r2, r1
 8000ce8:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2220      	movs	r2, #32
 8000cee:	2100      	movs	r1, #0
 8000cf0:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d036      	beq.n	8000d68 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cfe:	687a      	ldr	r2, [r7, #4]
 8000d00:	0010      	movs	r0, r2
 8000d02:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8000d04:	e030      	b.n	8000d68 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d0a:	2208      	movs	r2, #8
 8000d0c:	409a      	lsls	r2, r3
 8000d0e:	0013      	movs	r3, r2
 8000d10:	68fa      	ldr	r2, [r7, #12]
 8000d12:	4013      	ands	r3, r2
 8000d14:	d028      	beq.n	8000d68 <HAL_DMA_IRQHandler+0x13c>
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	2208      	movs	r2, #8
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	d024      	beq.n	8000d68 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	6812      	ldr	r2, [r2, #0]
 8000d26:	6812      	ldr	r2, [r2, #0]
 8000d28:	210e      	movs	r1, #14
 8000d2a:	438a      	bics	r2, r1
 8000d2c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d32:	687a      	ldr	r2, [r7, #4]
 8000d34:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000d36:	2101      	movs	r1, #1
 8000d38:	4091      	lsls	r1, r2
 8000d3a:	000a      	movs	r2, r1
 8000d3c:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2201      	movs	r2, #1
 8000d42:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2221      	movs	r2, #33	; 0x21
 8000d48:	2101      	movs	r1, #1
 8000d4a:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2220      	movs	r2, #32
 8000d50:	2100      	movs	r1, #0
 8000d52:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d005      	beq.n	8000d68 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d60:	687a      	ldr	r2, [r7, #4]
 8000d62:	0010      	movs	r0, r2
 8000d64:	4798      	blx	r3
    }
   }
}  
 8000d66:	e7ff      	b.n	8000d68 <HAL_DMA_IRQHandler+0x13c>
 8000d68:	46c0      	nop			; (mov r8, r8)
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	b004      	add	sp, #16
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a08      	ldr	r2, [pc, #32]	; (8000da0 <DMA_CalcBaseAndBitshift+0x30>)
 8000d7e:	4694      	mov	ip, r2
 8000d80:	4463      	add	r3, ip
 8000d82:	2114      	movs	r1, #20
 8000d84:	0018      	movs	r0, r3
 8000d86:	f7ff f9c9 	bl	800011c <__udivsi3>
 8000d8a:	0003      	movs	r3, r0
 8000d8c:	009a      	lsls	r2, r3, #2
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a03      	ldr	r2, [pc, #12]	; (8000da4 <DMA_CalcBaseAndBitshift+0x34>)
 8000d96:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8000d98:	46c0      	nop			; (mov r8, r8)
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	b002      	add	sp, #8
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	bffdfff8 	.word	0xbffdfff8
 8000da4:	40020000 	.word	0x40020000

08000da8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000db2:	2300      	movs	r3, #0
 8000db4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000db6:	2300      	movs	r3, #0
 8000db8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000dbe:	e14f      	b.n	8001060 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	697a      	ldr	r2, [r7, #20]
 8000dc8:	4091      	lsls	r1, r2
 8000dca:	000a      	movs	r2, r1
 8000dcc:	4013      	ands	r3, r2
 8000dce:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d100      	bne.n	8000dd8 <HAL_GPIO_Init+0x30>
 8000dd6:	e140      	b.n	800105a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d003      	beq.n	8000de8 <HAL_GPIO_Init+0x40>
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	2b12      	cmp	r3, #18
 8000de6:	d123      	bne.n	8000e30 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	08da      	lsrs	r2, r3, #3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	3208      	adds	r2, #8
 8000df0:	0092      	lsls	r2, r2, #2
 8000df2:	58d3      	ldr	r3, [r2, r3]
 8000df4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	2207      	movs	r2, #7
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	220f      	movs	r2, #15
 8000e00:	409a      	lsls	r2, r3
 8000e02:	0013      	movs	r3, r2
 8000e04:	43da      	mvns	r2, r3
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	4013      	ands	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	691a      	ldr	r2, [r3, #16]
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	2107      	movs	r1, #7
 8000e14:	400b      	ands	r3, r1
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	409a      	lsls	r2, r3
 8000e1a:	0013      	movs	r3, r2
 8000e1c:	693a      	ldr	r2, [r7, #16]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	08da      	lsrs	r2, r3, #3
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	3208      	adds	r2, #8
 8000e2a:	0092      	lsls	r2, r2, #2
 8000e2c:	6939      	ldr	r1, [r7, #16]
 8000e2e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	2203      	movs	r2, #3
 8000e3c:	409a      	lsls	r2, r3
 8000e3e:	0013      	movs	r3, r2
 8000e40:	43da      	mvns	r2, r3
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	4013      	ands	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	2203      	movs	r2, #3
 8000e4e:	401a      	ands	r2, r3
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	409a      	lsls	r2, r3
 8000e56:	0013      	movs	r3, r2
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	693a      	ldr	r2, [r7, #16]
 8000e62:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d00b      	beq.n	8000e84 <HAL_GPIO_Init+0xdc>
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d007      	beq.n	8000e84 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e78:	2b11      	cmp	r3, #17
 8000e7a:	d003      	beq.n	8000e84 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	2b12      	cmp	r3, #18
 8000e82:	d130      	bne.n	8000ee6 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	689b      	ldr	r3, [r3, #8]
 8000e88:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	2203      	movs	r2, #3
 8000e90:	409a      	lsls	r2, r3
 8000e92:	0013      	movs	r3, r2
 8000e94:	43da      	mvns	r2, r3
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	4013      	ands	r3, r2
 8000e9a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	68da      	ldr	r2, [r3, #12]
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	005b      	lsls	r3, r3, #1
 8000ea4:	409a      	lsls	r2, r3
 8000ea6:	0013      	movs	r3, r2
 8000ea8:	693a      	ldr	r2, [r7, #16]
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	693a      	ldr	r2, [r7, #16]
 8000eb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000eba:	2201      	movs	r2, #1
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	409a      	lsls	r2, r3
 8000ec0:	0013      	movs	r3, r2
 8000ec2:	43da      	mvns	r2, r3
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	091b      	lsrs	r3, r3, #4
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	401a      	ands	r2, r3
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	409a      	lsls	r2, r3
 8000ed8:	0013      	movs	r3, r2
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	68db      	ldr	r3, [r3, #12]
 8000eea:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	409a      	lsls	r2, r3
 8000ef4:	0013      	movs	r3, r2
 8000ef6:	43da      	mvns	r2, r3
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	4013      	ands	r3, r2
 8000efc:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	689a      	ldr	r2, [r3, #8]
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	409a      	lsls	r2, r3
 8000f08:	0013      	movs	r3, r2
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	685a      	ldr	r2, [r3, #4]
 8000f1a:	2380      	movs	r3, #128	; 0x80
 8000f1c:	055b      	lsls	r3, r3, #21
 8000f1e:	4013      	ands	r3, r2
 8000f20:	d100      	bne.n	8000f24 <HAL_GPIO_Init+0x17c>
 8000f22:	e09a      	b.n	800105a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f24:	4b54      	ldr	r3, [pc, #336]	; (8001078 <HAL_GPIO_Init+0x2d0>)
 8000f26:	4a54      	ldr	r2, [pc, #336]	; (8001078 <HAL_GPIO_Init+0x2d0>)
 8000f28:	6992      	ldr	r2, [r2, #24]
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	430a      	orrs	r2, r1
 8000f2e:	619a      	str	r2, [r3, #24]
 8000f30:	4b51      	ldr	r3, [pc, #324]	; (8001078 <HAL_GPIO_Init+0x2d0>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	2201      	movs	r2, #1
 8000f36:	4013      	ands	r3, r2
 8000f38:	60bb      	str	r3, [r7, #8]
 8000f3a:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8000f3c:	4a4f      	ldr	r2, [pc, #316]	; (800107c <HAL_GPIO_Init+0x2d4>)
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	089b      	lsrs	r3, r3, #2
 8000f42:	3302      	adds	r3, #2
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	589b      	ldr	r3, [r3, r2]
 8000f48:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	2203      	movs	r2, #3
 8000f4e:	4013      	ands	r3, r2
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	220f      	movs	r2, #15
 8000f54:	409a      	lsls	r2, r3
 8000f56:	0013      	movs	r3, r2
 8000f58:	43da      	mvns	r2, r3
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	2390      	movs	r3, #144	; 0x90
 8000f64:	05db      	lsls	r3, r3, #23
 8000f66:	429a      	cmp	r2, r3
 8000f68:	d013      	beq.n	8000f92 <HAL_GPIO_Init+0x1ea>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a44      	ldr	r2, [pc, #272]	; (8001080 <HAL_GPIO_Init+0x2d8>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d00d      	beq.n	8000f8e <HAL_GPIO_Init+0x1e6>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a43      	ldr	r2, [pc, #268]	; (8001084 <HAL_GPIO_Init+0x2dc>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d007      	beq.n	8000f8a <HAL_GPIO_Init+0x1e2>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a42      	ldr	r2, [pc, #264]	; (8001088 <HAL_GPIO_Init+0x2e0>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d101      	bne.n	8000f86 <HAL_GPIO_Init+0x1de>
 8000f82:	2303      	movs	r3, #3
 8000f84:	e006      	b.n	8000f94 <HAL_GPIO_Init+0x1ec>
 8000f86:	2305      	movs	r3, #5
 8000f88:	e004      	b.n	8000f94 <HAL_GPIO_Init+0x1ec>
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	e002      	b.n	8000f94 <HAL_GPIO_Init+0x1ec>
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e000      	b.n	8000f94 <HAL_GPIO_Init+0x1ec>
 8000f92:	2300      	movs	r3, #0
 8000f94:	697a      	ldr	r2, [r7, #20]
 8000f96:	2103      	movs	r1, #3
 8000f98:	400a      	ands	r2, r1
 8000f9a:	0092      	lsls	r2, r2, #2
 8000f9c:	4093      	lsls	r3, r2
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000fa4:	4935      	ldr	r1, [pc, #212]	; (800107c <HAL_GPIO_Init+0x2d4>)
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	089b      	lsrs	r3, r3, #2
 8000faa:	3302      	adds	r3, #2
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fb2:	4b36      	ldr	r3, [pc, #216]	; (800108c <HAL_GPIO_Init+0x2e4>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	43da      	mvns	r2, r3
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685a      	ldr	r2, [r3, #4]
 8000fc6:	2380      	movs	r3, #128	; 0x80
 8000fc8:	025b      	lsls	r3, r3, #9
 8000fca:	4013      	ands	r3, r2
 8000fcc:	d003      	beq.n	8000fd6 <HAL_GPIO_Init+0x22e>
        {
          SET_BIT(temp, iocurrent); 
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000fd6:	4b2d      	ldr	r3, [pc, #180]	; (800108c <HAL_GPIO_Init+0x2e4>)
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000fdc:	4b2b      	ldr	r3, [pc, #172]	; (800108c <HAL_GPIO_Init+0x2e4>)
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	43da      	mvns	r2, r3
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685a      	ldr	r2, [r3, #4]
 8000ff0:	2380      	movs	r3, #128	; 0x80
 8000ff2:	029b      	lsls	r3, r3, #10
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	d003      	beq.n	8001000 <HAL_GPIO_Init+0x258>
        { 
          SET_BIT(temp, iocurrent); 
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001000:	4b22      	ldr	r3, [pc, #136]	; (800108c <HAL_GPIO_Init+0x2e4>)
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001006:	4b21      	ldr	r3, [pc, #132]	; (800108c <HAL_GPIO_Init+0x2e4>)
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	43da      	mvns	r2, r3
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	4013      	ands	r3, r2
 8001014:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685a      	ldr	r2, [r3, #4]
 800101a:	2380      	movs	r3, #128	; 0x80
 800101c:	035b      	lsls	r3, r3, #13
 800101e:	4013      	ands	r3, r2
 8001020:	d003      	beq.n	800102a <HAL_GPIO_Init+0x282>
        {
          SET_BIT(temp, iocurrent); 
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	4313      	orrs	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800102a:	4b18      	ldr	r3, [pc, #96]	; (800108c <HAL_GPIO_Init+0x2e4>)
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001030:	4b16      	ldr	r3, [pc, #88]	; (800108c <HAL_GPIO_Init+0x2e4>)
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	43da      	mvns	r2, r3
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	4013      	ands	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685a      	ldr	r2, [r3, #4]
 8001044:	2380      	movs	r3, #128	; 0x80
 8001046:	039b      	lsls	r3, r3, #14
 8001048:	4013      	ands	r3, r2
 800104a:	d003      	beq.n	8001054 <HAL_GPIO_Init+0x2ac>
        {
          SET_BIT(temp, iocurrent); 
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	4313      	orrs	r3, r2
 8001052:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001054:	4b0d      	ldr	r3, [pc, #52]	; (800108c <HAL_GPIO_Init+0x2e4>)
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	3301      	adds	r3, #1
 800105e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	40da      	lsrs	r2, r3
 8001068:	1e13      	subs	r3, r2, #0
 800106a:	d000      	beq.n	800106e <HAL_GPIO_Init+0x2c6>
 800106c:	e6a8      	b.n	8000dc0 <HAL_GPIO_Init+0x18>
  } 
}
 800106e:	46c0      	nop			; (mov r8, r8)
 8001070:	46bd      	mov	sp, r7
 8001072:	b006      	add	sp, #24
 8001074:	bd80      	pop	{r7, pc}
 8001076:	46c0      	nop			; (mov r8, r8)
 8001078:	40021000 	.word	0x40021000
 800107c:	40010000 	.word	0x40010000
 8001080:	48000400 	.word	0x48000400
 8001084:	48000800 	.word	0x48000800
 8001088:	48000c00 	.word	0x48000c00
 800108c:	40010400 	.word	0x40010400

08001090 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	0008      	movs	r0, r1
 800109a:	0011      	movs	r1, r2
 800109c:	1cbb      	adds	r3, r7, #2
 800109e:	1c02      	adds	r2, r0, #0
 80010a0:	801a      	strh	r2, [r3, #0]
 80010a2:	1c7b      	adds	r3, r7, #1
 80010a4:	1c0a      	adds	r2, r1, #0
 80010a6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010a8:	1c7b      	adds	r3, r7, #1
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d004      	beq.n	80010ba <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010b0:	1cbb      	adds	r3, r7, #2
 80010b2:	881a      	ldrh	r2, [r3, #0]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010b8:	e003      	b.n	80010c2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010ba:	1cbb      	adds	r3, r7, #2
 80010bc:	881a      	ldrh	r2, [r3, #0]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010c2:	46c0      	nop			; (mov r8, r8)
 80010c4:	46bd      	mov	sp, r7
 80010c6:	b002      	add	sp, #8
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80010d4:	2300      	movs	r3, #0
 80010d6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2201      	movs	r2, #1
 80010de:	4013      	ands	r3, r2
 80010e0:	d100      	bne.n	80010e4 <HAL_RCC_OscConfig+0x18>
 80010e2:	e08d      	b.n	8001200 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80010e4:	4bc3      	ldr	r3, [pc, #780]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	220c      	movs	r2, #12
 80010ea:	4013      	ands	r3, r2
 80010ec:	2b04      	cmp	r3, #4
 80010ee:	d00e      	beq.n	800110e <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010f0:	4bc0      	ldr	r3, [pc, #768]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	220c      	movs	r2, #12
 80010f6:	4013      	ands	r3, r2
 80010f8:	2b08      	cmp	r3, #8
 80010fa:	d116      	bne.n	800112a <HAL_RCC_OscConfig+0x5e>
 80010fc:	4bbd      	ldr	r3, [pc, #756]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 80010fe:	685a      	ldr	r2, [r3, #4]
 8001100:	2380      	movs	r3, #128	; 0x80
 8001102:	025b      	lsls	r3, r3, #9
 8001104:	401a      	ands	r2, r3
 8001106:	2380      	movs	r3, #128	; 0x80
 8001108:	025b      	lsls	r3, r3, #9
 800110a:	429a      	cmp	r2, r3
 800110c:	d10d      	bne.n	800112a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800110e:	4bb9      	ldr	r3, [pc, #740]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	2380      	movs	r3, #128	; 0x80
 8001114:	029b      	lsls	r3, r3, #10
 8001116:	4013      	ands	r3, r2
 8001118:	d100      	bne.n	800111c <HAL_RCC_OscConfig+0x50>
 800111a:	e070      	b.n	80011fe <HAL_RCC_OscConfig+0x132>
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d000      	beq.n	8001126 <HAL_RCC_OscConfig+0x5a>
 8001124:	e06b      	b.n	80011fe <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
 8001128:	e2b5      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	2b01      	cmp	r3, #1
 8001130:	d107      	bne.n	8001142 <HAL_RCC_OscConfig+0x76>
 8001132:	4bb0      	ldr	r3, [pc, #704]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001134:	4aaf      	ldr	r2, [pc, #700]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001136:	6812      	ldr	r2, [r2, #0]
 8001138:	2180      	movs	r1, #128	; 0x80
 800113a:	0249      	lsls	r1, r1, #9
 800113c:	430a      	orrs	r2, r1
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	e02f      	b.n	80011a2 <HAL_RCC_OscConfig+0xd6>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d10c      	bne.n	8001164 <HAL_RCC_OscConfig+0x98>
 800114a:	4baa      	ldr	r3, [pc, #680]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800114c:	4aa9      	ldr	r2, [pc, #676]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800114e:	6812      	ldr	r2, [r2, #0]
 8001150:	49a9      	ldr	r1, [pc, #676]	; (80013f8 <HAL_RCC_OscConfig+0x32c>)
 8001152:	400a      	ands	r2, r1
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	4ba7      	ldr	r3, [pc, #668]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001158:	4aa6      	ldr	r2, [pc, #664]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800115a:	6812      	ldr	r2, [r2, #0]
 800115c:	49a7      	ldr	r1, [pc, #668]	; (80013fc <HAL_RCC_OscConfig+0x330>)
 800115e:	400a      	ands	r2, r1
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	e01e      	b.n	80011a2 <HAL_RCC_OscConfig+0xd6>
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	2b05      	cmp	r3, #5
 800116a:	d10e      	bne.n	800118a <HAL_RCC_OscConfig+0xbe>
 800116c:	4ba1      	ldr	r3, [pc, #644]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800116e:	4aa1      	ldr	r2, [pc, #644]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001170:	6812      	ldr	r2, [r2, #0]
 8001172:	2180      	movs	r1, #128	; 0x80
 8001174:	02c9      	lsls	r1, r1, #11
 8001176:	430a      	orrs	r2, r1
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	4b9e      	ldr	r3, [pc, #632]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800117c:	4a9d      	ldr	r2, [pc, #628]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800117e:	6812      	ldr	r2, [r2, #0]
 8001180:	2180      	movs	r1, #128	; 0x80
 8001182:	0249      	lsls	r1, r1, #9
 8001184:	430a      	orrs	r2, r1
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	e00b      	b.n	80011a2 <HAL_RCC_OscConfig+0xd6>
 800118a:	4b9a      	ldr	r3, [pc, #616]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800118c:	4a99      	ldr	r2, [pc, #612]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800118e:	6812      	ldr	r2, [r2, #0]
 8001190:	4999      	ldr	r1, [pc, #612]	; (80013f8 <HAL_RCC_OscConfig+0x32c>)
 8001192:	400a      	ands	r2, r1
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	4b97      	ldr	r3, [pc, #604]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001198:	4a96      	ldr	r2, [pc, #600]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800119a:	6812      	ldr	r2, [r2, #0]
 800119c:	4997      	ldr	r1, [pc, #604]	; (80013fc <HAL_RCC_OscConfig+0x330>)
 800119e:	400a      	ands	r2, r1
 80011a0:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d014      	beq.n	80011d4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011aa:	f7ff f87f 	bl	80002ac <HAL_GetTick>
 80011ae:	0003      	movs	r3, r0
 80011b0:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011b2:	e008      	b.n	80011c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011b4:	f7ff f87a 	bl	80002ac <HAL_GetTick>
 80011b8:	0002      	movs	r2, r0
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	2b64      	cmp	r3, #100	; 0x64
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e267      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011c6:	4b8b      	ldr	r3, [pc, #556]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	2380      	movs	r3, #128	; 0x80
 80011cc:	029b      	lsls	r3, r3, #10
 80011ce:	4013      	ands	r3, r2
 80011d0:	d0f0      	beq.n	80011b4 <HAL_RCC_OscConfig+0xe8>
 80011d2:	e015      	b.n	8001200 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d4:	f7ff f86a 	bl	80002ac <HAL_GetTick>
 80011d8:	0003      	movs	r3, r0
 80011da:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011dc:	e008      	b.n	80011f0 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011de:	f7ff f865 	bl	80002ac <HAL_GetTick>
 80011e2:	0002      	movs	r2, r0
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b64      	cmp	r3, #100	; 0x64
 80011ea:	d901      	bls.n	80011f0 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e252      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011f0:	4b80      	ldr	r3, [pc, #512]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	2380      	movs	r3, #128	; 0x80
 80011f6:	029b      	lsls	r3, r3, #10
 80011f8:	4013      	ands	r3, r2
 80011fa:	d1f0      	bne.n	80011de <HAL_RCC_OscConfig+0x112>
 80011fc:	e000      	b.n	8001200 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011fe:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	2202      	movs	r2, #2
 8001206:	4013      	ands	r3, r2
 8001208:	d100      	bne.n	800120c <HAL_RCC_OscConfig+0x140>
 800120a:	e069      	b.n	80012e0 <HAL_RCC_OscConfig+0x214>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800120c:	4b79      	ldr	r3, [pc, #484]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	220c      	movs	r2, #12
 8001212:	4013      	ands	r3, r2
 8001214:	d00b      	beq.n	800122e <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001216:	4b77      	ldr	r3, [pc, #476]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	220c      	movs	r2, #12
 800121c:	4013      	ands	r3, r2
 800121e:	2b08      	cmp	r3, #8
 8001220:	d11c      	bne.n	800125c <HAL_RCC_OscConfig+0x190>
 8001222:	4b74      	ldr	r3, [pc, #464]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	2380      	movs	r3, #128	; 0x80
 8001228:	025b      	lsls	r3, r3, #9
 800122a:	4013      	ands	r3, r2
 800122c:	d116      	bne.n	800125c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800122e:	4b71      	ldr	r3, [pc, #452]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2202      	movs	r2, #2
 8001234:	4013      	ands	r3, r2
 8001236:	d005      	beq.n	8001244 <HAL_RCC_OscConfig+0x178>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d001      	beq.n	8001244 <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e228      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001244:	4a6b      	ldr	r2, [pc, #428]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001246:	4b6b      	ldr	r3, [pc, #428]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	21f8      	movs	r1, #248	; 0xf8
 800124c:	438b      	bics	r3, r1
 800124e:	0019      	movs	r1, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	691b      	ldr	r3, [r3, #16]
 8001254:	00db      	lsls	r3, r3, #3
 8001256:	430b      	orrs	r3, r1
 8001258:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800125a:	e041      	b.n	80012e0 <HAL_RCC_OscConfig+0x214>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d024      	beq.n	80012ae <HAL_RCC_OscConfig+0x1e2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001264:	4b63      	ldr	r3, [pc, #396]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001266:	4a63      	ldr	r2, [pc, #396]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001268:	6812      	ldr	r2, [r2, #0]
 800126a:	2101      	movs	r1, #1
 800126c:	430a      	orrs	r2, r1
 800126e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001270:	f7ff f81c 	bl	80002ac <HAL_GetTick>
 8001274:	0003      	movs	r3, r0
 8001276:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001278:	e008      	b.n	800128c <HAL_RCC_OscConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800127a:	f7ff f817 	bl	80002ac <HAL_GetTick>
 800127e:	0002      	movs	r2, r0
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	2b02      	cmp	r3, #2
 8001286:	d901      	bls.n	800128c <HAL_RCC_OscConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8001288:	2303      	movs	r3, #3
 800128a:	e204      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800128c:	4b59      	ldr	r3, [pc, #356]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2202      	movs	r2, #2
 8001292:	4013      	ands	r3, r2
 8001294:	d0f1      	beq.n	800127a <HAL_RCC_OscConfig+0x1ae>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001296:	4a57      	ldr	r2, [pc, #348]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001298:	4b56      	ldr	r3, [pc, #344]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	21f8      	movs	r1, #248	; 0xf8
 800129e:	438b      	bics	r3, r1
 80012a0:	0019      	movs	r1, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	691b      	ldr	r3, [r3, #16]
 80012a6:	00db      	lsls	r3, r3, #3
 80012a8:	430b      	orrs	r3, r1
 80012aa:	6013      	str	r3, [r2, #0]
 80012ac:	e018      	b.n	80012e0 <HAL_RCC_OscConfig+0x214>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012ae:	4b51      	ldr	r3, [pc, #324]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 80012b0:	4a50      	ldr	r2, [pc, #320]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 80012b2:	6812      	ldr	r2, [r2, #0]
 80012b4:	2101      	movs	r1, #1
 80012b6:	438a      	bics	r2, r1
 80012b8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ba:	f7fe fff7 	bl	80002ac <HAL_GetTick>
 80012be:	0003      	movs	r3, r0
 80012c0:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012c2:	e008      	b.n	80012d6 <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012c4:	f7fe fff2 	bl	80002ac <HAL_GetTick>
 80012c8:	0002      	movs	r2, r0
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e1df      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012d6:	4b47      	ldr	r3, [pc, #284]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2202      	movs	r2, #2
 80012dc:	4013      	ands	r3, r2
 80012de:	d1f1      	bne.n	80012c4 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2208      	movs	r2, #8
 80012e6:	4013      	ands	r3, r2
 80012e8:	d036      	beq.n	8001358 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	69db      	ldr	r3, [r3, #28]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d019      	beq.n	8001326 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012f2:	4b40      	ldr	r3, [pc, #256]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 80012f4:	4a3f      	ldr	r2, [pc, #252]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 80012f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80012f8:	2101      	movs	r1, #1
 80012fa:	430a      	orrs	r2, r1
 80012fc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012fe:	f7fe ffd5 	bl	80002ac <HAL_GetTick>
 8001302:	0003      	movs	r3, r0
 8001304:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001306:	e008      	b.n	800131a <HAL_RCC_OscConfig+0x24e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001308:	f7fe ffd0 	bl	80002ac <HAL_GetTick>
 800130c:	0002      	movs	r2, r0
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	2b02      	cmp	r3, #2
 8001314:	d901      	bls.n	800131a <HAL_RCC_OscConfig+0x24e>
        {
          return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e1bd      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800131a:	4b36      	ldr	r3, [pc, #216]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800131c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131e:	2202      	movs	r2, #2
 8001320:	4013      	ands	r3, r2
 8001322:	d0f1      	beq.n	8001308 <HAL_RCC_OscConfig+0x23c>
 8001324:	e018      	b.n	8001358 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001326:	4b33      	ldr	r3, [pc, #204]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001328:	4a32      	ldr	r2, [pc, #200]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800132a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800132c:	2101      	movs	r1, #1
 800132e:	438a      	bics	r2, r1
 8001330:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001332:	f7fe ffbb 	bl	80002ac <HAL_GetTick>
 8001336:	0003      	movs	r3, r0
 8001338:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0x282>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800133c:	f7fe ffb6 	bl	80002ac <HAL_GetTick>
 8001340:	0002      	movs	r2, r0
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b02      	cmp	r3, #2
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e1a3      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800134e:	4b29      	ldr	r3, [pc, #164]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001352:	2202      	movs	r2, #2
 8001354:	4013      	ands	r3, r2
 8001356:	d1f1      	bne.n	800133c <HAL_RCC_OscConfig+0x270>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2204      	movs	r2, #4
 800135e:	4013      	ands	r3, r2
 8001360:	d100      	bne.n	8001364 <HAL_RCC_OscConfig+0x298>
 8001362:	e0b5      	b.n	80014d0 <HAL_RCC_OscConfig+0x404>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001364:	2317      	movs	r3, #23
 8001366:	18fb      	adds	r3, r7, r3
 8001368:	2200      	movs	r2, #0
 800136a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800136c:	4b21      	ldr	r3, [pc, #132]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800136e:	69da      	ldr	r2, [r3, #28]
 8001370:	2380      	movs	r3, #128	; 0x80
 8001372:	055b      	lsls	r3, r3, #21
 8001374:	4013      	ands	r3, r2
 8001376:	d111      	bne.n	800139c <HAL_RCC_OscConfig+0x2d0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001378:	4b1e      	ldr	r3, [pc, #120]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800137a:	4a1e      	ldr	r2, [pc, #120]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 800137c:	69d2      	ldr	r2, [r2, #28]
 800137e:	2180      	movs	r1, #128	; 0x80
 8001380:	0549      	lsls	r1, r1, #21
 8001382:	430a      	orrs	r2, r1
 8001384:	61da      	str	r2, [r3, #28]
 8001386:	4b1b      	ldr	r3, [pc, #108]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 8001388:	69da      	ldr	r2, [r3, #28]
 800138a:	2380      	movs	r3, #128	; 0x80
 800138c:	055b      	lsls	r3, r3, #21
 800138e:	4013      	ands	r3, r2
 8001390:	60fb      	str	r3, [r7, #12]
 8001392:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001394:	2317      	movs	r3, #23
 8001396:	18fb      	adds	r3, r7, r3
 8001398:	2201      	movs	r2, #1
 800139a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800139c:	4b18      	ldr	r3, [pc, #96]	; (8001400 <HAL_RCC_OscConfig+0x334>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	2380      	movs	r3, #128	; 0x80
 80013a2:	005b      	lsls	r3, r3, #1
 80013a4:	4013      	ands	r3, r2
 80013a6:	d11a      	bne.n	80013de <HAL_RCC_OscConfig+0x312>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013a8:	4b15      	ldr	r3, [pc, #84]	; (8001400 <HAL_RCC_OscConfig+0x334>)
 80013aa:	4a15      	ldr	r2, [pc, #84]	; (8001400 <HAL_RCC_OscConfig+0x334>)
 80013ac:	6812      	ldr	r2, [r2, #0]
 80013ae:	2180      	movs	r1, #128	; 0x80
 80013b0:	0049      	lsls	r1, r1, #1
 80013b2:	430a      	orrs	r2, r1
 80013b4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013b6:	f7fe ff79 	bl	80002ac <HAL_GetTick>
 80013ba:	0003      	movs	r3, r0
 80013bc:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013be:	e008      	b.n	80013d2 <HAL_RCC_OscConfig+0x306>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013c0:	f7fe ff74 	bl	80002ac <HAL_GetTick>
 80013c4:	0002      	movs	r2, r0
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	2b64      	cmp	r3, #100	; 0x64
 80013cc:	d901      	bls.n	80013d2 <HAL_RCC_OscConfig+0x306>
        {
          return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e161      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013d2:	4b0b      	ldr	r3, [pc, #44]	; (8001400 <HAL_RCC_OscConfig+0x334>)
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	2380      	movs	r3, #128	; 0x80
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	4013      	ands	r3, r2
 80013dc:	d0f0      	beq.n	80013c0 <HAL_RCC_OscConfig+0x2f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d10e      	bne.n	8001404 <HAL_RCC_OscConfig+0x338>
 80013e6:	4b03      	ldr	r3, [pc, #12]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 80013e8:	4a02      	ldr	r2, [pc, #8]	; (80013f4 <HAL_RCC_OscConfig+0x328>)
 80013ea:	6a12      	ldr	r2, [r2, #32]
 80013ec:	2101      	movs	r1, #1
 80013ee:	430a      	orrs	r2, r1
 80013f0:	621a      	str	r2, [r3, #32]
 80013f2:	e035      	b.n	8001460 <HAL_RCC_OscConfig+0x394>
 80013f4:	40021000 	.word	0x40021000
 80013f8:	fffeffff 	.word	0xfffeffff
 80013fc:	fffbffff 	.word	0xfffbffff
 8001400:	40007000 	.word	0x40007000
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d10c      	bne.n	8001426 <HAL_RCC_OscConfig+0x35a>
 800140c:	4ba4      	ldr	r3, [pc, #656]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800140e:	4aa4      	ldr	r2, [pc, #656]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001410:	6a12      	ldr	r2, [r2, #32]
 8001412:	2101      	movs	r1, #1
 8001414:	438a      	bics	r2, r1
 8001416:	621a      	str	r2, [r3, #32]
 8001418:	4ba1      	ldr	r3, [pc, #644]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800141a:	4aa1      	ldr	r2, [pc, #644]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800141c:	6a12      	ldr	r2, [r2, #32]
 800141e:	2104      	movs	r1, #4
 8001420:	438a      	bics	r2, r1
 8001422:	621a      	str	r2, [r3, #32]
 8001424:	e01c      	b.n	8001460 <HAL_RCC_OscConfig+0x394>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	2b05      	cmp	r3, #5
 800142c:	d10c      	bne.n	8001448 <HAL_RCC_OscConfig+0x37c>
 800142e:	4b9c      	ldr	r3, [pc, #624]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001430:	4a9b      	ldr	r2, [pc, #620]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001432:	6a12      	ldr	r2, [r2, #32]
 8001434:	2104      	movs	r1, #4
 8001436:	430a      	orrs	r2, r1
 8001438:	621a      	str	r2, [r3, #32]
 800143a:	4b99      	ldr	r3, [pc, #612]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800143c:	4a98      	ldr	r2, [pc, #608]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800143e:	6a12      	ldr	r2, [r2, #32]
 8001440:	2101      	movs	r1, #1
 8001442:	430a      	orrs	r2, r1
 8001444:	621a      	str	r2, [r3, #32]
 8001446:	e00b      	b.n	8001460 <HAL_RCC_OscConfig+0x394>
 8001448:	4b95      	ldr	r3, [pc, #596]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800144a:	4a95      	ldr	r2, [pc, #596]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800144c:	6a12      	ldr	r2, [r2, #32]
 800144e:	2101      	movs	r1, #1
 8001450:	438a      	bics	r2, r1
 8001452:	621a      	str	r2, [r3, #32]
 8001454:	4b92      	ldr	r3, [pc, #584]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001456:	4a92      	ldr	r2, [pc, #584]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001458:	6a12      	ldr	r2, [r2, #32]
 800145a:	2104      	movs	r1, #4
 800145c:	438a      	bics	r2, r1
 800145e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d014      	beq.n	8001492 <HAL_RCC_OscConfig+0x3c6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001468:	f7fe ff20 	bl	80002ac <HAL_GetTick>
 800146c:	0003      	movs	r3, r0
 800146e:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001470:	e009      	b.n	8001486 <HAL_RCC_OscConfig+0x3ba>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001472:	f7fe ff1b 	bl	80002ac <HAL_GetTick>
 8001476:	0002      	movs	r2, r0
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	4a89      	ldr	r2, [pc, #548]	; (80016a4 <HAL_RCC_OscConfig+0x5d8>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e107      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001486:	4b86      	ldr	r3, [pc, #536]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001488:	6a1b      	ldr	r3, [r3, #32]
 800148a:	2202      	movs	r2, #2
 800148c:	4013      	ands	r3, r2
 800148e:	d0f0      	beq.n	8001472 <HAL_RCC_OscConfig+0x3a6>
 8001490:	e013      	b.n	80014ba <HAL_RCC_OscConfig+0x3ee>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001492:	f7fe ff0b 	bl	80002ac <HAL_GetTick>
 8001496:	0003      	movs	r3, r0
 8001498:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800149a:	e009      	b.n	80014b0 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800149c:	f7fe ff06 	bl	80002ac <HAL_GetTick>
 80014a0:	0002      	movs	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	4a7f      	ldr	r2, [pc, #508]	; (80016a4 <HAL_RCC_OscConfig+0x5d8>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d901      	bls.n	80014b0 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 80014ac:	2303      	movs	r3, #3
 80014ae:	e0f2      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014b0:	4b7b      	ldr	r3, [pc, #492]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 80014b2:	6a1b      	ldr	r3, [r3, #32]
 80014b4:	2202      	movs	r2, #2
 80014b6:	4013      	ands	r3, r2
 80014b8:	d1f0      	bne.n	800149c <HAL_RCC_OscConfig+0x3d0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80014ba:	2317      	movs	r3, #23
 80014bc:	18fb      	adds	r3, r7, r3
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d105      	bne.n	80014d0 <HAL_RCC_OscConfig+0x404>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014c4:	4b76      	ldr	r3, [pc, #472]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 80014c6:	4a76      	ldr	r2, [pc, #472]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 80014c8:	69d2      	ldr	r2, [r2, #28]
 80014ca:	4977      	ldr	r1, [pc, #476]	; (80016a8 <HAL_RCC_OscConfig+0x5dc>)
 80014cc:	400a      	ands	r2, r1
 80014ce:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2210      	movs	r2, #16
 80014d6:	4013      	ands	r3, r2
 80014d8:	d063      	beq.n	80015a2 <HAL_RCC_OscConfig+0x4d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	695b      	ldr	r3, [r3, #20]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d12a      	bne.n	8001538 <HAL_RCC_OscConfig+0x46c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80014e2:	4b6f      	ldr	r3, [pc, #444]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 80014e4:	4a6e      	ldr	r2, [pc, #440]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 80014e6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80014e8:	2104      	movs	r1, #4
 80014ea:	430a      	orrs	r2, r1
 80014ec:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80014ee:	4b6c      	ldr	r3, [pc, #432]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 80014f0:	4a6b      	ldr	r2, [pc, #428]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 80014f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80014f4:	2101      	movs	r1, #1
 80014f6:	430a      	orrs	r2, r1
 80014f8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014fa:	f7fe fed7 	bl	80002ac <HAL_GetTick>
 80014fe:	0003      	movs	r3, r0
 8001500:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001502:	e008      	b.n	8001516 <HAL_RCC_OscConfig+0x44a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001504:	f7fe fed2 	bl	80002ac <HAL_GetTick>
 8001508:	0002      	movs	r2, r0
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b02      	cmp	r3, #2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x44a>
        {
          return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e0bf      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001516:	4b62      	ldr	r3, [pc, #392]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800151a:	2202      	movs	r2, #2
 800151c:	4013      	ands	r3, r2
 800151e:	d0f1      	beq.n	8001504 <HAL_RCC_OscConfig+0x438>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001520:	4a5f      	ldr	r2, [pc, #380]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001522:	4b5f      	ldr	r3, [pc, #380]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001524:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001526:	21f8      	movs	r1, #248	; 0xf8
 8001528:	438b      	bics	r3, r1
 800152a:	0019      	movs	r1, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	00db      	lsls	r3, r3, #3
 8001532:	430b      	orrs	r3, r1
 8001534:	6353      	str	r3, [r2, #52]	; 0x34
 8001536:	e034      	b.n	80015a2 <HAL_RCC_OscConfig+0x4d6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	695b      	ldr	r3, [r3, #20]
 800153c:	3305      	adds	r3, #5
 800153e:	d111      	bne.n	8001564 <HAL_RCC_OscConfig+0x498>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001540:	4b57      	ldr	r3, [pc, #348]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001542:	4a57      	ldr	r2, [pc, #348]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001544:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001546:	2104      	movs	r1, #4
 8001548:	438a      	bics	r2, r1
 800154a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800154c:	4a54      	ldr	r2, [pc, #336]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800154e:	4b54      	ldr	r3, [pc, #336]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001552:	21f8      	movs	r1, #248	; 0xf8
 8001554:	438b      	bics	r3, r1
 8001556:	0019      	movs	r1, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	00db      	lsls	r3, r3, #3
 800155e:	430b      	orrs	r3, r1
 8001560:	6353      	str	r3, [r2, #52]	; 0x34
 8001562:	e01e      	b.n	80015a2 <HAL_RCC_OscConfig+0x4d6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001564:	4b4e      	ldr	r3, [pc, #312]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001566:	4a4e      	ldr	r2, [pc, #312]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001568:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800156a:	2104      	movs	r1, #4
 800156c:	430a      	orrs	r2, r1
 800156e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001570:	4b4b      	ldr	r3, [pc, #300]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001572:	4a4b      	ldr	r2, [pc, #300]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001574:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001576:	2101      	movs	r1, #1
 8001578:	438a      	bics	r2, r1
 800157a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800157c:	f7fe fe96 	bl	80002ac <HAL_GetTick>
 8001580:	0003      	movs	r3, r0
 8001582:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001584:	e008      	b.n	8001598 <HAL_RCC_OscConfig+0x4cc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001586:	f7fe fe91 	bl	80002ac <HAL_GetTick>
 800158a:	0002      	movs	r2, r0
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	2b02      	cmp	r3, #2
 8001592:	d901      	bls.n	8001598 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8001594:	2303      	movs	r3, #3
 8001596:	e07e      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001598:	4b41      	ldr	r3, [pc, #260]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800159a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800159c:	2202      	movs	r2, #2
 800159e:	4013      	ands	r3, r2
 80015a0:	d1f1      	bne.n	8001586 <HAL_RCC_OscConfig+0x4ba>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a1b      	ldr	r3, [r3, #32]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d100      	bne.n	80015ac <HAL_RCC_OscConfig+0x4e0>
 80015aa:	e073      	b.n	8001694 <HAL_RCC_OscConfig+0x5c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015ac:	4b3c      	ldr	r3, [pc, #240]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	220c      	movs	r2, #12
 80015b2:	4013      	ands	r3, r2
 80015b4:	2b08      	cmp	r3, #8
 80015b6:	d100      	bne.n	80015ba <HAL_RCC_OscConfig+0x4ee>
 80015b8:	e06a      	b.n	8001690 <HAL_RCC_OscConfig+0x5c4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6a1b      	ldr	r3, [r3, #32]
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d14b      	bne.n	800165a <HAL_RCC_OscConfig+0x58e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015c2:	4b37      	ldr	r3, [pc, #220]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 80015c4:	4a36      	ldr	r2, [pc, #216]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 80015c6:	6812      	ldr	r2, [r2, #0]
 80015c8:	4938      	ldr	r1, [pc, #224]	; (80016ac <HAL_RCC_OscConfig+0x5e0>)
 80015ca:	400a      	ands	r2, r1
 80015cc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ce:	f7fe fe6d 	bl	80002ac <HAL_GetTick>
 80015d2:	0003      	movs	r3, r0
 80015d4:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015d6:	e008      	b.n	80015ea <HAL_RCC_OscConfig+0x51e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015d8:	f7fe fe68 	bl	80002ac <HAL_GetTick>
 80015dc:	0002      	movs	r2, r0
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0x51e>
          {
            return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e055      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ea:	4b2d      	ldr	r3, [pc, #180]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	2380      	movs	r3, #128	; 0x80
 80015f0:	049b      	lsls	r3, r3, #18
 80015f2:	4013      	ands	r3, r2
 80015f4:	d1f0      	bne.n	80015d8 <HAL_RCC_OscConfig+0x50c>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015f6:	4a2a      	ldr	r2, [pc, #168]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 80015f8:	4b29      	ldr	r3, [pc, #164]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 80015fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015fc:	210f      	movs	r1, #15
 80015fe:	438b      	bics	r3, r1
 8001600:	0019      	movs	r1, r3
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001606:	430b      	orrs	r3, r1
 8001608:	62d3      	str	r3, [r2, #44]	; 0x2c
 800160a:	4a25      	ldr	r2, [pc, #148]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800160c:	4b24      	ldr	r3, [pc, #144]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	4927      	ldr	r1, [pc, #156]	; (80016b0 <HAL_RCC_OscConfig+0x5e4>)
 8001612:	4019      	ands	r1, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800161c:	4303      	orrs	r3, r0
 800161e:	430b      	orrs	r3, r1
 8001620:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001622:	4b1f      	ldr	r3, [pc, #124]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001624:	4a1e      	ldr	r2, [pc, #120]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001626:	6812      	ldr	r2, [r2, #0]
 8001628:	2180      	movs	r1, #128	; 0x80
 800162a:	0449      	lsls	r1, r1, #17
 800162c:	430a      	orrs	r2, r1
 800162e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001630:	f7fe fe3c 	bl	80002ac <HAL_GetTick>
 8001634:	0003      	movs	r3, r0
 8001636:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001638:	e008      	b.n	800164c <HAL_RCC_OscConfig+0x580>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800163a:	f7fe fe37 	bl	80002ac <HAL_GetTick>
 800163e:	0002      	movs	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d901      	bls.n	800164c <HAL_RCC_OscConfig+0x580>
          {
            return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e024      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800164c:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	2380      	movs	r3, #128	; 0x80
 8001652:	049b      	lsls	r3, r3, #18
 8001654:	4013      	ands	r3, r2
 8001656:	d0f0      	beq.n	800163a <HAL_RCC_OscConfig+0x56e>
 8001658:	e01c      	b.n	8001694 <HAL_RCC_OscConfig+0x5c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800165a:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800165c:	4a10      	ldr	r2, [pc, #64]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 800165e:	6812      	ldr	r2, [r2, #0]
 8001660:	4912      	ldr	r1, [pc, #72]	; (80016ac <HAL_RCC_OscConfig+0x5e0>)
 8001662:	400a      	ands	r2, r1
 8001664:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001666:	f7fe fe21 	bl	80002ac <HAL_GetTick>
 800166a:	0003      	movs	r3, r0
 800166c:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800166e:	e008      	b.n	8001682 <HAL_RCC_OscConfig+0x5b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001670:	f7fe fe1c 	bl	80002ac <HAL_GetTick>
 8001674:	0002      	movs	r2, r0
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	2b02      	cmp	r3, #2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0x5b6>
          {
            return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e009      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001682:	4b07      	ldr	r3, [pc, #28]	; (80016a0 <HAL_RCC_OscConfig+0x5d4>)
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	2380      	movs	r3, #128	; 0x80
 8001688:	049b      	lsls	r3, r3, #18
 800168a:	4013      	ands	r3, r2
 800168c:	d1f0      	bne.n	8001670 <HAL_RCC_OscConfig+0x5a4>
 800168e:	e001      	b.n	8001694 <HAL_RCC_OscConfig+0x5c8>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e000      	b.n	8001696 <HAL_RCC_OscConfig+0x5ca>
    }
  }
  
  return HAL_OK;
 8001694:	2300      	movs	r3, #0
}
 8001696:	0018      	movs	r0, r3
 8001698:	46bd      	mov	sp, r7
 800169a:	b006      	add	sp, #24
 800169c:	bd80      	pop	{r7, pc}
 800169e:	46c0      	nop			; (mov r8, r8)
 80016a0:	40021000 	.word	0x40021000
 80016a4:	00001388 	.word	0x00001388
 80016a8:	efffffff 	.word	0xefffffff
 80016ac:	feffffff 	.word	0xfeffffff
 80016b0:	ffc2ffff 	.word	0xffc2ffff

080016b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80016be:	2300      	movs	r3, #0
 80016c0:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80016c2:	4b69      	ldr	r3, [pc, #420]	; (8001868 <HAL_RCC_ClockConfig+0x1b4>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2201      	movs	r2, #1
 80016c8:	401a      	ands	r2, r3
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d211      	bcs.n	80016f4 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016d0:	4b65      	ldr	r3, [pc, #404]	; (8001868 <HAL_RCC_ClockConfig+0x1b4>)
 80016d2:	4a65      	ldr	r2, [pc, #404]	; (8001868 <HAL_RCC_ClockConfig+0x1b4>)
 80016d4:	6812      	ldr	r2, [r2, #0]
 80016d6:	2101      	movs	r1, #1
 80016d8:	438a      	bics	r2, r1
 80016da:	0011      	movs	r1, r2
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	430a      	orrs	r2, r1
 80016e0:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80016e2:	4b61      	ldr	r3, [pc, #388]	; (8001868 <HAL_RCC_ClockConfig+0x1b4>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2201      	movs	r2, #1
 80016e8:	401a      	ands	r2, r3
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d001      	beq.n	80016f4 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e0b5      	b.n	8001860 <HAL_RCC_ClockConfig+0x1ac>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2202      	movs	r2, #2
 80016fa:	4013      	ands	r3, r2
 80016fc:	d009      	beq.n	8001712 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016fe:	4a5b      	ldr	r2, [pc, #364]	; (800186c <HAL_RCC_ClockConfig+0x1b8>)
 8001700:	4b5a      	ldr	r3, [pc, #360]	; (800186c <HAL_RCC_ClockConfig+0x1b8>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	21f0      	movs	r1, #240	; 0xf0
 8001706:	438b      	bics	r3, r1
 8001708:	0019      	movs	r1, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	430b      	orrs	r3, r1
 8001710:	6053      	str	r3, [r2, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2201      	movs	r2, #1
 8001718:	4013      	ands	r3, r2
 800171a:	d100      	bne.n	800171e <HAL_RCC_ClockConfig+0x6a>
 800171c:	e067      	b.n	80017ee <HAL_RCC_ClockConfig+0x13a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	2b01      	cmp	r3, #1
 8001724:	d107      	bne.n	8001736 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001726:	4b51      	ldr	r3, [pc, #324]	; (800186c <HAL_RCC_ClockConfig+0x1b8>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	2380      	movs	r3, #128	; 0x80
 800172c:	029b      	lsls	r3, r3, #10
 800172e:	4013      	ands	r3, r2
 8001730:	d114      	bne.n	800175c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e094      	b.n	8001860 <HAL_RCC_ClockConfig+0x1ac>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	2b02      	cmp	r3, #2
 800173c:	d107      	bne.n	800174e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800173e:	4b4b      	ldr	r3, [pc, #300]	; (800186c <HAL_RCC_ClockConfig+0x1b8>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	2380      	movs	r3, #128	; 0x80
 8001744:	049b      	lsls	r3, r3, #18
 8001746:	4013      	ands	r3, r2
 8001748:	d108      	bne.n	800175c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e088      	b.n	8001860 <HAL_RCC_ClockConfig+0x1ac>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800174e:	4b47      	ldr	r3, [pc, #284]	; (800186c <HAL_RCC_ClockConfig+0x1b8>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2202      	movs	r2, #2
 8001754:	4013      	ands	r3, r2
 8001756:	d101      	bne.n	800175c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e081      	b.n	8001860 <HAL_RCC_ClockConfig+0x1ac>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800175c:	4a43      	ldr	r2, [pc, #268]	; (800186c <HAL_RCC_ClockConfig+0x1b8>)
 800175e:	4b43      	ldr	r3, [pc, #268]	; (800186c <HAL_RCC_ClockConfig+0x1b8>)
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	2103      	movs	r1, #3
 8001764:	438b      	bics	r3, r1
 8001766:	0019      	movs	r1, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	430b      	orrs	r3, r1
 800176e:	6053      	str	r3, [r2, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001770:	f7fe fd9c 	bl	80002ac <HAL_GetTick>
 8001774:	0003      	movs	r3, r0
 8001776:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2b01      	cmp	r3, #1
 800177e:	d111      	bne.n	80017a4 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001780:	e009      	b.n	8001796 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001782:	f7fe fd93 	bl	80002ac <HAL_GetTick>
 8001786:	0002      	movs	r2, r0
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	4a38      	ldr	r2, [pc, #224]	; (8001870 <HAL_RCC_ClockConfig+0x1bc>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e064      	b.n	8001860 <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001796:	4b35      	ldr	r3, [pc, #212]	; (800186c <HAL_RCC_ClockConfig+0x1b8>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	220c      	movs	r2, #12
 800179c:	4013      	ands	r3, r2
 800179e:	2b04      	cmp	r3, #4
 80017a0:	d1ef      	bne.n	8001782 <HAL_RCC_ClockConfig+0xce>
 80017a2:	e024      	b.n	80017ee <HAL_RCC_ClockConfig+0x13a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d11b      	bne.n	80017e4 <HAL_RCC_ClockConfig+0x130>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017ac:	e009      	b.n	80017c2 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017ae:	f7fe fd7d 	bl	80002ac <HAL_GetTick>
 80017b2:	0002      	movs	r2, r0
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	4a2d      	ldr	r2, [pc, #180]	; (8001870 <HAL_RCC_ClockConfig+0x1bc>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d901      	bls.n	80017c2 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 80017be:	2303      	movs	r3, #3
 80017c0:	e04e      	b.n	8001860 <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017c2:	4b2a      	ldr	r3, [pc, #168]	; (800186c <HAL_RCC_ClockConfig+0x1b8>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	220c      	movs	r2, #12
 80017c8:	4013      	ands	r3, r2
 80017ca:	2b08      	cmp	r3, #8
 80017cc:	d1ef      	bne.n	80017ae <HAL_RCC_ClockConfig+0xfa>
 80017ce:	e00e      	b.n	80017ee <HAL_RCC_ClockConfig+0x13a>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017d0:	f7fe fd6c 	bl	80002ac <HAL_GetTick>
 80017d4:	0002      	movs	r2, r0
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	4a25      	ldr	r2, [pc, #148]	; (8001870 <HAL_RCC_ClockConfig+0x1bc>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d901      	bls.n	80017e4 <HAL_RCC_ClockConfig+0x130>
        {
          return HAL_TIMEOUT;
 80017e0:	2303      	movs	r3, #3
 80017e2:	e03d      	b.n	8001860 <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017e4:	4b21      	ldr	r3, [pc, #132]	; (800186c <HAL_RCC_ClockConfig+0x1b8>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	220c      	movs	r2, #12
 80017ea:	4013      	ands	r3, r2
 80017ec:	d1f0      	bne.n	80017d0 <HAL_RCC_ClockConfig+0x11c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80017ee:	4b1e      	ldr	r3, [pc, #120]	; (8001868 <HAL_RCC_ClockConfig+0x1b4>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2201      	movs	r2, #1
 80017f4:	401a      	ands	r2, r3
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d911      	bls.n	8001820 <HAL_RCC_ClockConfig+0x16c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017fc:	4b1a      	ldr	r3, [pc, #104]	; (8001868 <HAL_RCC_ClockConfig+0x1b4>)
 80017fe:	4a1a      	ldr	r2, [pc, #104]	; (8001868 <HAL_RCC_ClockConfig+0x1b4>)
 8001800:	6812      	ldr	r2, [r2, #0]
 8001802:	2101      	movs	r1, #1
 8001804:	438a      	bics	r2, r1
 8001806:	0011      	movs	r1, r2
 8001808:	683a      	ldr	r2, [r7, #0]
 800180a:	430a      	orrs	r2, r1
 800180c:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800180e:	4b16      	ldr	r3, [pc, #88]	; (8001868 <HAL_RCC_ClockConfig+0x1b4>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2201      	movs	r2, #1
 8001814:	401a      	ands	r2, r3
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	429a      	cmp	r2, r3
 800181a:	d001      	beq.n	8001820 <HAL_RCC_ClockConfig+0x16c>
    {
      return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e01f      	b.n	8001860 <HAL_RCC_ClockConfig+0x1ac>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2204      	movs	r2, #4
 8001826:	4013      	ands	r3, r2
 8001828:	d008      	beq.n	800183c <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800182a:	4a10      	ldr	r2, [pc, #64]	; (800186c <HAL_RCC_ClockConfig+0x1b8>)
 800182c:	4b0f      	ldr	r3, [pc, #60]	; (800186c <HAL_RCC_ClockConfig+0x1b8>)
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	4910      	ldr	r1, [pc, #64]	; (8001874 <HAL_RCC_ClockConfig+0x1c0>)
 8001832:	4019      	ands	r1, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	430b      	orrs	r3, r1
 800183a:	6053      	str	r3, [r2, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800183c:	f000 f820 	bl	8001880 <HAL_RCC_GetSysClockFreq>
 8001840:	0001      	movs	r1, r0
 8001842:	4b0a      	ldr	r3, [pc, #40]	; (800186c <HAL_RCC_ClockConfig+0x1b8>)
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	091b      	lsrs	r3, r3, #4
 8001848:	220f      	movs	r2, #15
 800184a:	4013      	ands	r3, r2
 800184c:	4a0a      	ldr	r2, [pc, #40]	; (8001878 <HAL_RCC_ClockConfig+0x1c4>)
 800184e:	5cd3      	ldrb	r3, [r2, r3]
 8001850:	000a      	movs	r2, r1
 8001852:	40da      	lsrs	r2, r3
 8001854:	4b09      	ldr	r3, [pc, #36]	; (800187c <HAL_RCC_ClockConfig+0x1c8>)
 8001856:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001858:	2000      	movs	r0, #0
 800185a:	f7fe fcff 	bl	800025c <HAL_InitTick>
  
  return HAL_OK;
 800185e:	2300      	movs	r3, #0
}
 8001860:	0018      	movs	r0, r3
 8001862:	46bd      	mov	sp, r7
 8001864:	b004      	add	sp, #16
 8001866:	bd80      	pop	{r7, pc}
 8001868:	40022000 	.word	0x40022000
 800186c:	40021000 	.word	0x40021000
 8001870:	00001388 	.word	0x00001388
 8001874:	fffff8ff 	.word	0xfffff8ff
 8001878:	080046ac 	.word	0x080046ac
 800187c:	20000000 	.word	0x20000000

08001880 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001880:	b590      	push	{r4, r7, lr}
 8001882:	b08f      	sub	sp, #60	; 0x3c
 8001884:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001886:	2314      	movs	r3, #20
 8001888:	18fb      	adds	r3, r7, r3
 800188a:	4a28      	ldr	r2, [pc, #160]	; (800192c <HAL_RCC_GetSysClockFreq+0xac>)
 800188c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800188e:	c313      	stmia	r3!, {r0, r1, r4}
 8001890:	6812      	ldr	r2, [r2, #0]
 8001892:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001894:	1d3b      	adds	r3, r7, #4
 8001896:	4a26      	ldr	r2, [pc, #152]	; (8001930 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001898:	ca13      	ldmia	r2!, {r0, r1, r4}
 800189a:	c313      	stmia	r3!, {r0, r1, r4}
 800189c:	6812      	ldr	r2, [r2, #0]
 800189e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018a0:	2300      	movs	r3, #0
 80018a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018a4:	2300      	movs	r3, #0
 80018a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80018a8:	2300      	movs	r3, #0
 80018aa:	637b      	str	r3, [r7, #52]	; 0x34
 80018ac:	2300      	movs	r3, #0
 80018ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80018b0:	2300      	movs	r3, #0
 80018b2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80018b4:	4b1f      	ldr	r3, [pc, #124]	; (8001934 <HAL_RCC_GetSysClockFreq+0xb4>)
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018bc:	220c      	movs	r2, #12
 80018be:	4013      	ands	r3, r2
 80018c0:	2b04      	cmp	r3, #4
 80018c2:	d002      	beq.n	80018ca <HAL_RCC_GetSysClockFreq+0x4a>
 80018c4:	2b08      	cmp	r3, #8
 80018c6:	d003      	beq.n	80018d0 <HAL_RCC_GetSysClockFreq+0x50>
 80018c8:	e027      	b.n	800191a <HAL_RCC_GetSysClockFreq+0x9a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018ca:	4b1b      	ldr	r3, [pc, #108]	; (8001938 <HAL_RCC_GetSysClockFreq+0xb8>)
 80018cc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018ce:	e027      	b.n	8001920 <HAL_RCC_GetSysClockFreq+0xa0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80018d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d2:	0c9b      	lsrs	r3, r3, #18
 80018d4:	220f      	movs	r2, #15
 80018d6:	4013      	ands	r3, r2
 80018d8:	2214      	movs	r2, #20
 80018da:	18ba      	adds	r2, r7, r2
 80018dc:	5cd3      	ldrb	r3, [r2, r3]
 80018de:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80018e0:	4b14      	ldr	r3, [pc, #80]	; (8001934 <HAL_RCC_GetSysClockFreq+0xb4>)
 80018e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e4:	220f      	movs	r2, #15
 80018e6:	4013      	ands	r3, r2
 80018e8:	1d3a      	adds	r2, r7, #4
 80018ea:	5cd3      	ldrb	r3, [r2, r3]
 80018ec:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80018ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4013      	ands	r3, r2
 80018f6:	d009      	beq.n	800190c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80018f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80018fa:	480f      	ldr	r0, [pc, #60]	; (8001938 <HAL_RCC_GetSysClockFreq+0xb8>)
 80018fc:	f7fe fc0e 	bl	800011c <__udivsi3>
 8001900:	0003      	movs	r3, r0
 8001902:	001a      	movs	r2, r3
 8001904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001906:	4353      	muls	r3, r2
 8001908:	637b      	str	r3, [r7, #52]	; 0x34
 800190a:	e003      	b.n	8001914 <HAL_RCC_GetSysClockFreq+0x94>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 800190c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190e:	4a0b      	ldr	r2, [pc, #44]	; (800193c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001910:	4353      	muls	r3, r2
 8001912:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001914:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001916:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001918:	e002      	b.n	8001920 <HAL_RCC_GetSysClockFreq+0xa0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800191a:	4b07      	ldr	r3, [pc, #28]	; (8001938 <HAL_RCC_GetSysClockFreq+0xb8>)
 800191c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800191e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001922:	0018      	movs	r0, r3
 8001924:	46bd      	mov	sp, r7
 8001926:	b00f      	add	sp, #60	; 0x3c
 8001928:	bd90      	pop	{r4, r7, pc}
 800192a:	46c0      	nop			; (mov r8, r8)
 800192c:	080045c8 	.word	0x080045c8
 8001930:	080045d8 	.word	0x080045d8
 8001934:	40021000 	.word	0x40021000
 8001938:	007a1200 	.word	0x007a1200
 800193c:	003d0900 	.word	0x003d0900

08001940 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001944:	4b02      	ldr	r3, [pc, #8]	; (8001950 <HAL_RCC_GetHCLKFreq+0x10>)
 8001946:	681b      	ldr	r3, [r3, #0]
}
 8001948:	0018      	movs	r0, r3
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	46c0      	nop			; (mov r8, r8)
 8001950:	20000000 	.word	0x20000000

08001954 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800195c:	2300      	movs	r3, #0
 800195e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001960:	2300      	movs	r3, #0
 8001962:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	2380      	movs	r3, #128	; 0x80
 800196a:	025b      	lsls	r3, r3, #9
 800196c:	4013      	ands	r3, r2
 800196e:	d100      	bne.n	8001972 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001970:	e08e      	b.n	8001a90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001972:	2317      	movs	r3, #23
 8001974:	18fb      	adds	r3, r7, r3
 8001976:	2200      	movs	r2, #0
 8001978:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800197a:	4b57      	ldr	r3, [pc, #348]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800197c:	69da      	ldr	r2, [r3, #28]
 800197e:	2380      	movs	r3, #128	; 0x80
 8001980:	055b      	lsls	r3, r3, #21
 8001982:	4013      	ands	r3, r2
 8001984:	d111      	bne.n	80019aa <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001986:	4b54      	ldr	r3, [pc, #336]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001988:	4a53      	ldr	r2, [pc, #332]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800198a:	69d2      	ldr	r2, [r2, #28]
 800198c:	2180      	movs	r1, #128	; 0x80
 800198e:	0549      	lsls	r1, r1, #21
 8001990:	430a      	orrs	r2, r1
 8001992:	61da      	str	r2, [r3, #28]
 8001994:	4b50      	ldr	r3, [pc, #320]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001996:	69da      	ldr	r2, [r3, #28]
 8001998:	2380      	movs	r3, #128	; 0x80
 800199a:	055b      	lsls	r3, r3, #21
 800199c:	4013      	ands	r3, r2
 800199e:	60bb      	str	r3, [r7, #8]
 80019a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019a2:	2317      	movs	r3, #23
 80019a4:	18fb      	adds	r3, r7, r3
 80019a6:	2201      	movs	r2, #1
 80019a8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019aa:	4b4c      	ldr	r3, [pc, #304]	; (8001adc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	2380      	movs	r3, #128	; 0x80
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	4013      	ands	r3, r2
 80019b4:	d11a      	bne.n	80019ec <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019b6:	4b49      	ldr	r3, [pc, #292]	; (8001adc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80019b8:	4a48      	ldr	r2, [pc, #288]	; (8001adc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80019ba:	6812      	ldr	r2, [r2, #0]
 80019bc:	2180      	movs	r1, #128	; 0x80
 80019be:	0049      	lsls	r1, r1, #1
 80019c0:	430a      	orrs	r2, r1
 80019c2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019c4:	f7fe fc72 	bl	80002ac <HAL_GetTick>
 80019c8:	0003      	movs	r3, r0
 80019ca:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019cc:	e008      	b.n	80019e0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019ce:	f7fe fc6d 	bl	80002ac <HAL_GetTick>
 80019d2:	0002      	movs	r2, r0
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b64      	cmp	r3, #100	; 0x64
 80019da:	d901      	bls.n	80019e0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e076      	b.n	8001ace <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019e0:	4b3e      	ldr	r3, [pc, #248]	; (8001adc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	2380      	movs	r3, #128	; 0x80
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	4013      	ands	r3, r2
 80019ea:	d0f0      	beq.n	80019ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80019ec:	4b3a      	ldr	r3, [pc, #232]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80019ee:	6a1a      	ldr	r2, [r3, #32]
 80019f0:	23c0      	movs	r3, #192	; 0xc0
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	4013      	ands	r3, r2
 80019f6:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d034      	beq.n	8001a68 <HAL_RCCEx_PeriphCLKConfig+0x114>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	23c0      	movs	r3, #192	; 0xc0
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	401a      	ands	r2, r3
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d02c      	beq.n	8001a68 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a0e:	4b32      	ldr	r3, [pc, #200]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a10:	6a1b      	ldr	r3, [r3, #32]
 8001a12:	4a33      	ldr	r2, [pc, #204]	; (8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001a14:	4013      	ands	r3, r2
 8001a16:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a18:	4b2f      	ldr	r3, [pc, #188]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a1a:	4a2f      	ldr	r2, [pc, #188]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a1c:	6a12      	ldr	r2, [r2, #32]
 8001a1e:	2180      	movs	r1, #128	; 0x80
 8001a20:	0249      	lsls	r1, r1, #9
 8001a22:	430a      	orrs	r2, r1
 8001a24:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a26:	4b2c      	ldr	r3, [pc, #176]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a28:	4a2b      	ldr	r2, [pc, #172]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a2a:	6a12      	ldr	r2, [r2, #32]
 8001a2c:	492d      	ldr	r1, [pc, #180]	; (8001ae4 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001a2e:	400a      	ands	r2, r1
 8001a30:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001a32:	4b29      	ldr	r3, [pc, #164]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a34:	68fa      	ldr	r2, [r7, #12]
 8001a36:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	d013      	beq.n	8001a68 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a40:	f7fe fc34 	bl	80002ac <HAL_GetTick>
 8001a44:	0003      	movs	r3, r0
 8001a46:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a48:	e009      	b.n	8001a5e <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a4a:	f7fe fc2f 	bl	80002ac <HAL_GetTick>
 8001a4e:	0002      	movs	r2, r0
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	4a24      	ldr	r2, [pc, #144]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e037      	b.n	8001ace <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a5e:	4b1e      	ldr	r3, [pc, #120]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a60:	6a1b      	ldr	r3, [r3, #32]
 8001a62:	2202      	movs	r2, #2
 8001a64:	4013      	ands	r3, r2
 8001a66:	d0f0      	beq.n	8001a4a <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a68:	4a1b      	ldr	r2, [pc, #108]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a6a:	4b1b      	ldr	r3, [pc, #108]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a6c:	6a1b      	ldr	r3, [r3, #32]
 8001a6e:	491c      	ldr	r1, [pc, #112]	; (8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001a70:	4019      	ands	r1, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	430b      	orrs	r3, r1
 8001a78:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a7a:	2317      	movs	r3, #23
 8001a7c:	18fb      	adds	r3, r7, r3
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d105      	bne.n	8001a90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a84:	4b14      	ldr	r3, [pc, #80]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a86:	4a14      	ldr	r2, [pc, #80]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a88:	69d2      	ldr	r2, [r2, #28]
 8001a8a:	4918      	ldr	r1, [pc, #96]	; (8001aec <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001a8c:	400a      	ands	r2, r1
 8001a8e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2201      	movs	r2, #1
 8001a96:	4013      	ands	r3, r2
 8001a98:	d009      	beq.n	8001aae <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a9a:	4a0f      	ldr	r2, [pc, #60]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a9c:	4b0e      	ldr	r3, [pc, #56]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa0:	2103      	movs	r1, #3
 8001aa2:	438b      	bics	r3, r1
 8001aa4:	0019      	movs	r1, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	430b      	orrs	r3, r1
 8001aac:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2220      	movs	r2, #32
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	d009      	beq.n	8001acc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ab8:	4a07      	ldr	r2, [pc, #28]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001aba:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	2110      	movs	r1, #16
 8001ac0:	438b      	bics	r3, r1
 8001ac2:	0019      	movs	r1, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	430b      	orrs	r3, r1
 8001aca:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	0018      	movs	r0, r3
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	b006      	add	sp, #24
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	46c0      	nop			; (mov r8, r8)
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	40007000 	.word	0x40007000
 8001ae0:	fffffcff 	.word	0xfffffcff
 8001ae4:	fffeffff 	.word	0xfffeffff
 8001ae8:	00001388 	.word	0x00001388
 8001aec:	efffffff 	.word	0xefffffff

08001af0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e088      	b.n	8001c14 <HAL_SPI_Init+0x124>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	225d      	movs	r2, #93	; 0x5d
 8001b0c:	5c9b      	ldrb	r3, [r3, r2]
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d107      	bne.n	8001b24 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	225c      	movs	r2, #92	; 0x5c
 8001b18:	2100      	movs	r1, #0
 8001b1a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f002 f93c 	bl	8003d9c <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	225d      	movs	r2, #93	; 0x5d
 8001b28:	2102      	movs	r1, #2
 8001b2a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	6812      	ldr	r2, [r2, #0]
 8001b34:	6812      	ldr	r2, [r2, #0]
 8001b36:	2140      	movs	r1, #64	; 0x40
 8001b38:	438a      	bics	r2, r1
 8001b3a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	68da      	ldr	r2, [r3, #12]
 8001b40:	23e0      	movs	r3, #224	; 0xe0
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d902      	bls.n	8001b4e <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	e002      	b.n	8001b54 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001b4e:	2380      	movs	r3, #128	; 0x80
 8001b50:	015b      	lsls	r3, r3, #5
 8001b52:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	68da      	ldr	r2, [r3, #12]
 8001b58:	23f0      	movs	r3, #240	; 0xf0
 8001b5a:	011b      	lsls	r3, r3, #4
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d008      	beq.n	8001b72 <HAL_SPI_Init+0x82>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	68da      	ldr	r2, [r3, #12]
 8001b64:	23e0      	movs	r3, #224	; 0xe0
 8001b66:	00db      	lsls	r3, r3, #3
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d002      	beq.n	8001b72 <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d10c      	bne.n	8001b94 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	68da      	ldr	r2, [r3, #12]
 8001b7e:	23e0      	movs	r3, #224	; 0xe0
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d903      	bls.n	8001b8e <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2202      	movs	r2, #2
 8001b8a:	631a      	str	r2, [r3, #48]	; 0x30
 8001b8c:	e002      	b.n	8001b94 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2201      	movs	r2, #1
 8001b92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	6851      	ldr	r1, [r2, #4]
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	6892      	ldr	r2, [r2, #8]
 8001ba0:	4311      	orrs	r1, r2
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	6912      	ldr	r2, [r2, #16]
 8001ba6:	4311      	orrs	r1, r2
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	6952      	ldr	r2, [r2, #20]
 8001bac:	4311      	orrs	r1, r2
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	6990      	ldr	r0, [r2, #24]
 8001bb2:	2280      	movs	r2, #128	; 0x80
 8001bb4:	0092      	lsls	r2, r2, #2
 8001bb6:	4002      	ands	r2, r0
 8001bb8:	4311      	orrs	r1, r2
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	69d2      	ldr	r2, [r2, #28]
 8001bbe:	4311      	orrs	r1, r2
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	6a12      	ldr	r2, [r2, #32]
 8001bc4:	4311      	orrs	r1, r2
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	6992      	ldr	r2, [r2, #24]
 8001bd6:	0c12      	lsrs	r2, r2, #16
 8001bd8:	2104      	movs	r1, #4
 8001bda:	4011      	ands	r1, r2
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001be0:	4311      	orrs	r1, r2
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001be6:	4311      	orrs	r1, r2
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	68d2      	ldr	r2, [r2, #12]
 8001bec:	4311      	orrs	r1, r2
 8001bee:	68fa      	ldr	r2, [r7, #12]
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	6812      	ldr	r2, [r2, #0]
 8001bfc:	69d2      	ldr	r2, [r2, #28]
 8001bfe:	4907      	ldr	r1, [pc, #28]	; (8001c1c <HAL_SPI_Init+0x12c>)
 8001c00:	400a      	ands	r2, r1
 8001c02:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	225d      	movs	r2, #93	; 0x5d
 8001c0e:	2101      	movs	r1, #1
 8001c10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	0018      	movs	r0, r3
 8001c16:	46bd      	mov	sp, r7
 8001c18:	b004      	add	sp, #16
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	fffff7ff 	.word	0xfffff7ff

08001c20 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08a      	sub	sp, #40	; 0x28
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
 8001c2c:	001a      	movs	r2, r3
 8001c2e:	1cbb      	adds	r3, r7, #2
 8001c30:	801a      	strh	r2, [r3, #0]
  uint32_t tmp = 0U, tmp1 = 0U;
 8001c32:	2300      	movs	r3, #0
 8001c34:	61fb      	str	r3, [r7, #28]
 8001c36:	2300      	movs	r3, #0
 8001c38:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001c42:	2323      	movs	r3, #35	; 0x23
 8001c44:	18fb      	adds	r3, r7, r3
 8001c46:	2200      	movs	r2, #0
 8001c48:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	225c      	movs	r2, #92	; 0x5c
 8001c4e:	5c9b      	ldrb	r3, [r3, r2]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d101      	bne.n	8001c58 <HAL_SPI_TransmitReceive+0x38>
 8001c54:	2302      	movs	r3, #2
 8001c56:	e1f1      	b.n	800203c <HAL_SPI_TransmitReceive+0x41c>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	225c      	movs	r2, #92	; 0x5c
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001c60:	f7fe fb24 	bl	80002ac <HAL_GetTick>
 8001c64:	0003      	movs	r3, r0
 8001c66:	617b      	str	r3, [r7, #20]

  tmp  = hspi->State;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	225d      	movs	r2, #93	; 0x5d
 8001c6c:	5c9b      	ldrb	r3, [r3, r2]
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d010      	beq.n	8001ca0 <HAL_SPI_TransmitReceive+0x80>
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	2382      	movs	r3, #130	; 0x82
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d106      	bne.n	8001c96 <HAL_SPI_TransmitReceive+0x76>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d102      	bne.n	8001c96 <HAL_SPI_TransmitReceive+0x76>
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	2b04      	cmp	r3, #4
 8001c94:	d004      	beq.n	8001ca0 <HAL_SPI_TransmitReceive+0x80>
  {
    errorcode = HAL_BUSY;
 8001c96:	2323      	movs	r3, #35	; 0x23
 8001c98:	18fb      	adds	r3, r7, r3
 8001c9a:	2202      	movs	r2, #2
 8001c9c:	701a      	strb	r2, [r3, #0]
    goto error;
 8001c9e:	e1c2      	b.n	8002026 <HAL_SPI_TransmitReceive+0x406>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d006      	beq.n	8001cb4 <HAL_SPI_TransmitReceive+0x94>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d003      	beq.n	8001cb4 <HAL_SPI_TransmitReceive+0x94>
 8001cac:	1cbb      	adds	r3, r7, #2
 8001cae:	881b      	ldrh	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d104      	bne.n	8001cbe <HAL_SPI_TransmitReceive+0x9e>
  {
    errorcode = HAL_ERROR;
 8001cb4:	2323      	movs	r3, #35	; 0x23
 8001cb6:	18fb      	adds	r3, r7, r3
 8001cb8:	2201      	movs	r2, #1
 8001cba:	701a      	strb	r2, [r3, #0]
    goto error;
 8001cbc:	e1b3      	b.n	8002026 <HAL_SPI_TransmitReceive+0x406>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	225d      	movs	r2, #93	; 0x5d
 8001cc2:	5c9b      	ldrb	r3, [r3, r2]
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	2b04      	cmp	r3, #4
 8001cc8:	d003      	beq.n	8001cd2 <HAL_SPI_TransmitReceive+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	225d      	movs	r2, #93	; 0x5d
 8001cce:	2105      	movs	r1, #5
 8001cd0:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	1cba      	adds	r2, r7, #2
 8001ce2:	2146      	movs	r1, #70	; 0x46
 8001ce4:	8812      	ldrh	r2, [r2, #0]
 8001ce6:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	1cba      	adds	r2, r7, #2
 8001cec:	2144      	movs	r1, #68	; 0x44
 8001cee:	8812      	ldrh	r2, [r2, #0]
 8001cf0:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	68ba      	ldr	r2, [r7, #8]
 8001cf6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	1cba      	adds	r2, r7, #2
 8001cfc:	8812      	ldrh	r2, [r2, #0]
 8001cfe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	1cba      	adds	r2, r7, #2
 8001d04:	8812      	ldrh	r2, [r2, #0]
 8001d06:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2200      	movs	r2, #0
 8001d12:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1U))
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	68da      	ldr	r2, [r3, #12]
 8001d18:	23e0      	movs	r3, #224	; 0xe0
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d805      	bhi.n	8001d2c <HAL_SPI_TransmitReceive+0x10c>
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2246      	movs	r2, #70	; 0x46
 8001d24:	5a9b      	ldrh	r3, [r3, r2]
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d908      	bls.n	8001d3e <HAL_SPI_TransmitReceive+0x11e>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	68fa      	ldr	r2, [r7, #12]
 8001d32:	6812      	ldr	r2, [r2, #0]
 8001d34:	6852      	ldr	r2, [r2, #4]
 8001d36:	49c3      	ldr	r1, [pc, #780]	; (8002044 <HAL_SPI_TransmitReceive+0x424>)
 8001d38:	400a      	ands	r2, r1
 8001d3a:	605a      	str	r2, [r3, #4]
 8001d3c:	e008      	b.n	8001d50 <HAL_SPI_TransmitReceive+0x130>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	6812      	ldr	r2, [r2, #0]
 8001d46:	6852      	ldr	r2, [r2, #4]
 8001d48:	2180      	movs	r1, #128	; 0x80
 8001d4a:	0149      	lsls	r1, r1, #5
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2240      	movs	r2, #64	; 0x40
 8001d58:	4013      	ands	r3, r2
 8001d5a:	2b40      	cmp	r3, #64	; 0x40
 8001d5c:	d007      	beq.n	8001d6e <HAL_SPI_TransmitReceive+0x14e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	68fa      	ldr	r2, [r7, #12]
 8001d64:	6812      	ldr	r2, [r2, #0]
 8001d66:	6812      	ldr	r2, [r2, #0]
 8001d68:	2140      	movs	r1, #64	; 0x40
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	68da      	ldr	r2, [r3, #12]
 8001d72:	23e0      	movs	r3, #224	; 0xe0
 8001d74:	00db      	lsls	r3, r3, #3
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d800      	bhi.n	8001d7c <HAL_SPI_TransmitReceive+0x15c>
 8001d7a:	e075      	b.n	8001e68 <HAL_SPI_TransmitReceive+0x248>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d004      	beq.n	8001d8e <HAL_SPI_TransmitReceive+0x16e>
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d160      	bne.n	8001e50 <HAL_SPI_TransmitReceive+0x230>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68ba      	ldr	r2, [r7, #8]
 8001d94:	8812      	ldrh	r2, [r2, #0]
 8001d96:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	3302      	adds	r3, #2
 8001d9c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	3b01      	subs	r3, #1
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001dac:	e050      	b.n	8001e50 <HAL_SPI_TransmitReceive+0x230>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d01c      	beq.n	8001dee <HAL_SPI_TransmitReceive+0x1ce>
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d017      	beq.n	8001dee <HAL_SPI_TransmitReceive+0x1ce>
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	2202      	movs	r2, #2
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d110      	bne.n	8001dee <HAL_SPI_TransmitReceive+0x1ce>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	68ba      	ldr	r2, [r7, #8]
 8001dd2:	8812      	ldrh	r2, [r2, #0]
 8001dd4:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	3302      	adds	r3, #2
 8001dda:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	3b01      	subs	r3, #1
 8001de4:	b29a      	uxth	r2, r3
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001dea:	2300      	movs	r3, #0
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2246      	movs	r2, #70	; 0x46
 8001df2:	5a9b      	ldrh	r3, [r3, r2]
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d01a      	beq.n	8001e30 <HAL_SPI_TransmitReceive+0x210>
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	2201      	movs	r2, #1
 8001e02:	4013      	ands	r3, r2
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d113      	bne.n	8001e30 <HAL_SPI_TransmitReceive+0x210>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3302      	adds	r3, #2
 8001e18:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2246      	movs	r2, #70	; 0x46
 8001e1e:	5a9b      	ldrh	r3, [r3, r2]
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	3b01      	subs	r3, #1
 8001e24:	b299      	uxth	r1, r3
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	2246      	movs	r2, #70	; 0x46
 8001e2a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8001e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e32:	3301      	adds	r3, #1
 8001e34:	d00c      	beq.n	8001e50 <HAL_SPI_TransmitReceive+0x230>
 8001e36:	f7fe fa39 	bl	80002ac <HAL_GetTick>
 8001e3a:	0002      	movs	r2, r0
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	1ad2      	subs	r2, r2, r3
 8001e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d304      	bcc.n	8001e50 <HAL_SPI_TransmitReceive+0x230>
      {
        errorcode = HAL_TIMEOUT;
 8001e46:	2323      	movs	r3, #35	; 0x23
 8001e48:	18fb      	adds	r3, r7, r3
 8001e4a:	2203      	movs	r2, #3
 8001e4c:	701a      	strb	r2, [r3, #0]
        goto error;
 8001e4e:	e0ea      	b.n	8002026 <HAL_SPI_TransmitReceive+0x406>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1a9      	bne.n	8001dae <HAL_SPI_TransmitReceive+0x18e>
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2246      	movs	r2, #70	; 0x46
 8001e5e:	5a9b      	ldrh	r3, [r3, r2]
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d1a3      	bne.n	8001dae <HAL_SPI_TransmitReceive+0x18e>
 8001e66:	e0cb      	b.n	8002000 <HAL_SPI_TransmitReceive+0x3e0>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d005      	beq.n	8001e7c <HAL_SPI_TransmitReceive+0x25c>
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d000      	beq.n	8001e7c <HAL_SPI_TransmitReceive+0x25c>
 8001e7a:	e0b4      	b.n	8001fe6 <HAL_SPI_TransmitReceive+0x3c6>
    {
      if (hspi->TxXferCount > 1U)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d90f      	bls.n	8001ea6 <HAL_SPI_TransmitReceive+0x286>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	68ba      	ldr	r2, [r7, #8]
 8001e8c:	8812      	ldrh	r2, [r2, #0]
 8001e8e:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	3302      	adds	r3, #2
 8001e94:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	3b02      	subs	r3, #2
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001ea4:	e09f      	b.n	8001fe6 <HAL_SPI_TransmitReceive+0x3c6>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	330c      	adds	r3, #12
 8001eac:	001a      	movs	r2, r3
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	1c59      	adds	r1, r3, #1
 8001eb2:	60b9      	str	r1, [r7, #8]
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ec6:	e08e      	b.n	8001fe6 <HAL_SPI_TransmitReceive+0x3c6>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d032      	beq.n	8001f34 <HAL_SPI_TransmitReceive+0x314>
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d02d      	beq.n	8001f34 <HAL_SPI_TransmitReceive+0x314>
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2202      	movs	r2, #2
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d126      	bne.n	8001f34 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d90f      	bls.n	8001f10 <HAL_SPI_TransmitReceive+0x2f0>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	68ba      	ldr	r2, [r7, #8]
 8001ef6:	8812      	ldrh	r2, [r2, #0]
 8001ef8:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	3302      	adds	r3, #2
 8001efe:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	3b02      	subs	r3, #2
 8001f08:	b29a      	uxth	r2, r3
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001f0e:	e00f      	b.n	8001f30 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	330c      	adds	r3, #12
 8001f16:	001a      	movs	r2, r3
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	1c59      	adds	r1, r3, #1
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	3b01      	subs	r3, #1
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001f30:	2300      	movs	r3, #0
 8001f32:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2246      	movs	r2, #70	; 0x46
 8001f38:	5a9b      	ldrh	r3, [r3, r2]
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d042      	beq.n	8001fc6 <HAL_SPI_TransmitReceive+0x3a6>
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	2201      	movs	r2, #1
 8001f48:	4013      	ands	r3, r2
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d13b      	bne.n	8001fc6 <HAL_SPI_TransmitReceive+0x3a6>
      {
        if (hspi->RxXferCount > 1U)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2246      	movs	r2, #70	; 0x46
 8001f52:	5a9b      	ldrh	r3, [r3, r2]
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d921      	bls.n	8001f9e <HAL_SPI_TransmitReceive+0x37e>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	b29a      	uxth	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	3302      	adds	r3, #2
 8001f6a:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2246      	movs	r2, #70	; 0x46
 8001f70:	5a9b      	ldrh	r3, [r3, r2]
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	3b02      	subs	r3, #2
 8001f76:	b299      	uxth	r1, r3
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2246      	movs	r2, #70	; 0x46
 8001f7c:	5299      	strh	r1, [r3, r2]
          if (hspi->RxXferCount <= 1U)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2246      	movs	r2, #70	; 0x46
 8001f82:	5a9b      	ldrh	r3, [r3, r2]
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d81b      	bhi.n	8001fc2 <HAL_SPI_TransmitReceive+0x3a2>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	6812      	ldr	r2, [r2, #0]
 8001f92:	6852      	ldr	r2, [r2, #4]
 8001f94:	2180      	movs	r1, #128	; 0x80
 8001f96:	0149      	lsls	r1, r1, #5
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	605a      	str	r2, [r3, #4]
 8001f9c:	e011      	b.n	8001fc2 <HAL_SPI_TransmitReceive+0x3a2>
          }
        }
        else
        {
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	1c5a      	adds	r2, r3, #1
 8001fa2:	607a      	str	r2, [r7, #4]
 8001fa4:	68fa      	ldr	r2, [r7, #12]
 8001fa6:	6812      	ldr	r2, [r2, #0]
 8001fa8:	320c      	adds	r2, #12
 8001faa:	7812      	ldrb	r2, [r2, #0]
 8001fac:	b2d2      	uxtb	r2, r2
 8001fae:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2246      	movs	r2, #70	; 0x46
 8001fb4:	5a9b      	ldrh	r3, [r3, r2]
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	3b01      	subs	r3, #1
 8001fba:	b299      	uxth	r1, r3
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2246      	movs	r2, #70	; 0x46
 8001fc0:	5299      	strh	r1, [r3, r2]
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8001fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fc8:	3301      	adds	r3, #1
 8001fca:	d00c      	beq.n	8001fe6 <HAL_SPI_TransmitReceive+0x3c6>
 8001fcc:	f7fe f96e 	bl	80002ac <HAL_GetTick>
 8001fd0:	0002      	movs	r2, r0
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	1ad2      	subs	r2, r2, r3
 8001fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d304      	bcc.n	8001fe6 <HAL_SPI_TransmitReceive+0x3c6>
      {
        errorcode = HAL_TIMEOUT;
 8001fdc:	2323      	movs	r3, #35	; 0x23
 8001fde:	18fb      	adds	r3, r7, r3
 8001fe0:	2203      	movs	r2, #3
 8001fe2:	701a      	strb	r2, [r3, #0]
        goto error;
 8001fe4:	e01f      	b.n	8002026 <HAL_SPI_TransmitReceive+0x406>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d000      	beq.n	8001ff2 <HAL_SPI_TransmitReceive+0x3d2>
 8001ff0:	e76a      	b.n	8001ec8 <HAL_SPI_TransmitReceive+0x2a8>
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2246      	movs	r2, #70	; 0x46
 8001ff6:	5a9b      	ldrh	r3, [r3, r2]
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d000      	beq.n	8002000 <HAL_SPI_TransmitReceive+0x3e0>
 8001ffe:	e763      	b.n	8001ec8 <HAL_SPI_TransmitReceive+0x2a8>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	0018      	movs	r0, r3
 8002008:	f000 f9f6 	bl	80023f8 <SPI_EndRxTxTransaction>
 800200c:	1e03      	subs	r3, r0, #0
 800200e:	d002      	beq.n	8002016 <HAL_SPI_TransmitReceive+0x3f6>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2220      	movs	r2, #32
 8002014:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <HAL_SPI_TransmitReceive+0x406>
  {
    errorcode = HAL_ERROR;
 800201e:	2323      	movs	r3, #35	; 0x23
 8002020:	18fb      	adds	r3, r7, r3
 8002022:	2201      	movs	r2, #1
 8002024:	701a      	strb	r2, [r3, #0]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	225d      	movs	r2, #93	; 0x5d
 800202a:	2101      	movs	r1, #1
 800202c:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	225c      	movs	r2, #92	; 0x5c
 8002032:	2100      	movs	r1, #0
 8002034:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002036:	2323      	movs	r3, #35	; 0x23
 8002038:	18fb      	adds	r3, r7, r3
 800203a:	781b      	ldrb	r3, [r3, #0]
}
 800203c:	0018      	movs	r0, r3
 800203e:	46bd      	mov	sp, r7
 8002040:	b00a      	add	sp, #40	; 0x28
 8002042:	bd80      	pop	{r7, pc}
 8002044:	ffffefff 	.word	0xffffefff

08002048 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b088      	sub	sp, #32
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (((itflag & SPI_FLAG_OVR) == RESET) &&
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	2240      	movs	r2, #64	; 0x40
 8002064:	4013      	ands	r3, r2
 8002066:	d10d      	bne.n	8002084 <HAL_SPI_IRQHandler+0x3c>
      ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	2201      	movs	r2, #1
 800206c:	4013      	ands	r3, r2
  if (((itflag & SPI_FLAG_OVR) == RESET) &&
 800206e:	d009      	beq.n	8002084 <HAL_SPI_IRQHandler+0x3c>
      ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	2240      	movs	r2, #64	; 0x40
 8002074:	4013      	ands	r3, r2
 8002076:	d005      	beq.n	8002084 <HAL_SPI_IRQHandler+0x3c>
  {
    hspi->RxISR(hspi);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	0010      	movs	r0, r2
 8002080:	4798      	blx	r3
    return;
 8002082:	e0ac      	b.n	80021de <HAL_SPI_IRQHandler+0x196>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	2202      	movs	r2, #2
 8002088:	4013      	ands	r3, r2
 800208a:	d009      	beq.n	80020a0 <HAL_SPI_IRQHandler+0x58>
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	2280      	movs	r2, #128	; 0x80
 8002090:	4013      	ands	r3, r2
 8002092:	d005      	beq.n	80020a0 <HAL_SPI_IRQHandler+0x58>
  {
    hspi->TxISR(hspi);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	0010      	movs	r0, r2
 800209c:	4798      	blx	r3
    return;
 800209e:	e09e      	b.n	80021de <HAL_SPI_IRQHandler+0x196>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	23b0      	movs	r3, #176	; 0xb0
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	4013      	ands	r3, r2
 80020a8:	d100      	bne.n	80020ac <HAL_SPI_IRQHandler+0x64>
 80020aa:	e098      	b.n	80021de <HAL_SPI_IRQHandler+0x196>
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	2220      	movs	r2, #32
 80020b0:	4013      	ands	r3, r2
 80020b2:	d100      	bne.n	80020b6 <HAL_SPI_IRQHandler+0x6e>
 80020b4:	e093      	b.n	80021de <HAL_SPI_IRQHandler+0x196>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((itflag & SPI_FLAG_OVR) != RESET)
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	4013      	ands	r3, r2
 80020bc:	d023      	beq.n	8002106 <HAL_SPI_IRQHandler+0xbe>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	225d      	movs	r2, #93	; 0x5d
 80020c2:	5c9b      	ldrb	r3, [r3, r2]
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	2b03      	cmp	r3, #3
 80020c8:	d011      	beq.n	80020ee <HAL_SPI_IRQHandler+0xa6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020ce:	2204      	movs	r2, #4
 80020d0:	431a      	orrs	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80020d6:	2300      	movs	r3, #0
 80020d8:	617b      	str	r3, [r7, #20]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	617b      	str	r3, [r7, #20]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	617b      	str	r3, [r7, #20]
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	e00b      	b.n	8002106 <HAL_SPI_IRQHandler+0xbe>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80020ee:	2300      	movs	r3, #0
 80020f0:	613b      	str	r3, [r7, #16]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	613b      	str	r3, [r7, #16]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	613b      	str	r3, [r7, #16]
 8002102:	693b      	ldr	r3, [r7, #16]
        return;
 8002104:	e06b      	b.n	80021de <HAL_SPI_IRQHandler+0x196>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((itflag & SPI_FLAG_MODF) != RESET)
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	2220      	movs	r2, #32
 800210a:	4013      	ands	r3, r2
 800210c:	d014      	beq.n	8002138 <HAL_SPI_IRQHandler+0xf0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002112:	2201      	movs	r2, #1
 8002114:	431a      	orrs	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800211a:	2300      	movs	r3, #0
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	60fb      	str	r3, [r7, #12]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	6812      	ldr	r2, [r2, #0]
 800212e:	6812      	ldr	r2, [r2, #0]
 8002130:	2140      	movs	r1, #64	; 0x40
 8002132:	438a      	bics	r2, r1
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((itflag & SPI_FLAG_FRE) != RESET)
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	2380      	movs	r3, #128	; 0x80
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	4013      	ands	r3, r2
 8002140:	d00c      	beq.n	800215c <HAL_SPI_IRQHandler+0x114>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002146:	2208      	movs	r2, #8
 8002148:	431a      	orrs	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800214e:	2300      	movs	r3, #0
 8002150:	60bb      	str	r3, [r7, #8]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002160:	2b00      	cmp	r3, #0
 8002162:	d03b      	beq.n	80021dc <HAL_SPI_IRQHandler+0x194>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	6812      	ldr	r2, [r2, #0]
 800216c:	6852      	ldr	r2, [r2, #4]
 800216e:	21e0      	movs	r1, #224	; 0xe0
 8002170:	438a      	bics	r2, r1
 8002172:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	225d      	movs	r2, #93	; 0x5d
 8002178:	2101      	movs	r1, #1
 800217a:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	2202      	movs	r2, #2
 8002180:	4013      	ands	r3, r2
 8002182:	d103      	bne.n	800218c <HAL_SPI_IRQHandler+0x144>
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	2201      	movs	r2, #1
 8002188:	4013      	ands	r3, r2
 800218a:	d022      	beq.n	80021d2 <HAL_SPI_IRQHandler+0x18a>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	6852      	ldr	r2, [r2, #4]
 8002196:	2103      	movs	r1, #3
 8002198:	438a      	bics	r2, r1
 800219a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d008      	beq.n	80021b6 <HAL_SPI_IRQHandler+0x16e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a8:	4a0e      	ldr	r2, [pc, #56]	; (80021e4 <HAL_SPI_IRQHandler+0x19c>)
 80021aa:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmarx);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b0:	0018      	movs	r0, r3
 80021b2:	f7fe fcf5 	bl	8000ba0 <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d00d      	beq.n	80021da <HAL_SPI_IRQHandler+0x192>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021c2:	4a08      	ldr	r2, [pc, #32]	; (80021e4 <HAL_SPI_IRQHandler+0x19c>)
 80021c4:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmatx);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ca:	0018      	movs	r0, r3
 80021cc:	f7fe fce8 	bl	8000ba0 <HAL_DMA_Abort_IT>
        if (hspi->hdmatx != NULL)
 80021d0:	e003      	b.n	80021da <HAL_SPI_IRQHandler+0x192>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	0018      	movs	r0, r3
 80021d6:	f000 f807 	bl	80021e8 <HAL_SPI_ErrorCallback>
      }
    }
    return;
 80021da:	46c0      	nop			; (mov r8, r8)
 80021dc:	46c0      	nop			; (mov r8, r8)
  }
}
 80021de:	46bd      	mov	sp, r7
 80021e0:	b008      	add	sp, #32
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	080021f9 	.word	0x080021f9

080021e8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80021f0:	46c0      	nop			; (mov r8, r8)
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b002      	add	sp, #8
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002204:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2246      	movs	r2, #70	; 0x46
 800220a:	2100      	movs	r1, #0
 800220c:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2200      	movs	r2, #0
 8002212:	87da      	strh	r2, [r3, #62]	; 0x3e

  HAL_SPI_ErrorCallback(hspi);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	0018      	movs	r0, r3
 8002218:	f7ff ffe6 	bl	80021e8 <HAL_SPI_ErrorCallback>
}
 800221c:	46c0      	nop			; (mov r8, r8)
 800221e:	46bd      	mov	sp, r7
 8002220:	b004      	add	sp, #16
 8002222:	bd80      	pop	{r7, pc}

08002224 <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
 8002230:	603b      	str	r3, [r7, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002232:	e050      	b.n	80022d6 <SPI_WaitFlagStateUntilTimeout+0xb2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	3301      	adds	r3, #1
 8002238:	d04d      	beq.n	80022d6 <SPI_WaitFlagStateUntilTimeout+0xb2>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d007      	beq.n	8002250 <SPI_WaitFlagStateUntilTimeout+0x2c>
 8002240:	f7fe f834 	bl	80002ac <HAL_GetTick>
 8002244:	0002      	movs	r2, r0
 8002246:	69bb      	ldr	r3, [r7, #24]
 8002248:	1ad2      	subs	r2, r2, r3
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	429a      	cmp	r2, r3
 800224e:	d342      	bcc.n	80022d6 <SPI_WaitFlagStateUntilTimeout+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	68fa      	ldr	r2, [r7, #12]
 8002256:	6812      	ldr	r2, [r2, #0]
 8002258:	6852      	ldr	r2, [r2, #4]
 800225a:	21e0      	movs	r1, #224	; 0xe0
 800225c:	438a      	bics	r2, r1
 800225e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	685a      	ldr	r2, [r3, #4]
 8002264:	2382      	movs	r3, #130	; 0x82
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	429a      	cmp	r2, r3
 800226a:	d113      	bne.n	8002294 <SPI_WaitFlagStateUntilTimeout+0x70>
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	689a      	ldr	r2, [r3, #8]
 8002270:	2380      	movs	r3, #128	; 0x80
 8002272:	021b      	lsls	r3, r3, #8
 8002274:	429a      	cmp	r2, r3
 8002276:	d005      	beq.n	8002284 <SPI_WaitFlagStateUntilTimeout+0x60>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	689a      	ldr	r2, [r3, #8]
 800227c:	2380      	movs	r3, #128	; 0x80
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	429a      	cmp	r2, r3
 8002282:	d107      	bne.n	8002294 <SPI_WaitFlagStateUntilTimeout+0x70>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	6812      	ldr	r2, [r2, #0]
 800228c:	6812      	ldr	r2, [r2, #0]
 800228e:	2140      	movs	r1, #64	; 0x40
 8002290:	438a      	bics	r2, r1
 8002292:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002298:	2380      	movs	r3, #128	; 0x80
 800229a:	019b      	lsls	r3, r3, #6
 800229c:	429a      	cmp	r2, r3
 800229e:	d110      	bne.n	80022c2 <SPI_WaitFlagStateUntilTimeout+0x9e>
        {
          SPI_RESET_CRC(hspi);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68fa      	ldr	r2, [r7, #12]
 80022a6:	6812      	ldr	r2, [r2, #0]
 80022a8:	6812      	ldr	r2, [r2, #0]
 80022aa:	4914      	ldr	r1, [pc, #80]	; (80022fc <SPI_WaitFlagStateUntilTimeout+0xd8>)
 80022ac:	400a      	ands	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	68fa      	ldr	r2, [r7, #12]
 80022b6:	6812      	ldr	r2, [r2, #0]
 80022b8:	6812      	ldr	r2, [r2, #0]
 80022ba:	2180      	movs	r1, #128	; 0x80
 80022bc:	0189      	lsls	r1, r1, #6
 80022be:	430a      	orrs	r2, r1
 80022c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	225d      	movs	r2, #93	; 0x5d
 80022c6:	2101      	movs	r1, #1
 80022c8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	225c      	movs	r2, #92	; 0x5c
 80022ce:	2100      	movs	r1, #0
 80022d0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e00e      	b.n	80022f4 <SPI_WaitFlagStateUntilTimeout+0xd0>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	68ba      	ldr	r2, [r7, #8]
 80022de:	401a      	ands	r2, r3
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d101      	bne.n	80022ea <SPI_WaitFlagStateUntilTimeout+0xc6>
 80022e6:	2301      	movs	r3, #1
 80022e8:	e000      	b.n	80022ec <SPI_WaitFlagStateUntilTimeout+0xc8>
 80022ea:	2300      	movs	r3, #0
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d1a0      	bne.n	8002234 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	0018      	movs	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	b004      	add	sp, #16
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	ffffdfff 	.word	0xffffdfff

08002300 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
 800230c:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 800230e:	e063      	b.n	80023d8 <SPI_WaitFifoStateUntilTimeout+0xd8>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002310:	68ba      	ldr	r2, [r7, #8]
 8002312:	23c0      	movs	r3, #192	; 0xc0
 8002314:	00db      	lsls	r3, r3, #3
 8002316:	429a      	cmp	r2, r3
 8002318:	d10d      	bne.n	8002336 <SPI_WaitFifoStateUntilTimeout+0x36>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d10a      	bne.n	8002336 <SPI_WaitFifoStateUntilTimeout+0x36>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	330c      	adds	r3, #12
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	b2da      	uxtb	r2, r3
 800232a:	2317      	movs	r3, #23
 800232c:	18fb      	adds	r3, r7, r3
 800232e:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8002330:	2317      	movs	r3, #23
 8002332:	18fb      	adds	r3, r7, r3
 8002334:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	3301      	adds	r3, #1
 800233a:	d04d      	beq.n	80023d8 <SPI_WaitFifoStateUntilTimeout+0xd8>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d007      	beq.n	8002352 <SPI_WaitFifoStateUntilTimeout+0x52>
 8002342:	f7fd ffb3 	bl	80002ac <HAL_GetTick>
 8002346:	0002      	movs	r2, r0
 8002348:	6a3b      	ldr	r3, [r7, #32]
 800234a:	1ad2      	subs	r2, r2, r3
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	429a      	cmp	r2, r3
 8002350:	d342      	bcc.n	80023d8 <SPI_WaitFifoStateUntilTimeout+0xd8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	68fa      	ldr	r2, [r7, #12]
 8002358:	6812      	ldr	r2, [r2, #0]
 800235a:	6852      	ldr	r2, [r2, #4]
 800235c:	21e0      	movs	r1, #224	; 0xe0
 800235e:	438a      	bics	r2, r1
 8002360:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	685a      	ldr	r2, [r3, #4]
 8002366:	2382      	movs	r3, #130	; 0x82
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	429a      	cmp	r2, r3
 800236c:	d113      	bne.n	8002396 <SPI_WaitFifoStateUntilTimeout+0x96>
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	689a      	ldr	r2, [r3, #8]
 8002372:	2380      	movs	r3, #128	; 0x80
 8002374:	021b      	lsls	r3, r3, #8
 8002376:	429a      	cmp	r2, r3
 8002378:	d005      	beq.n	8002386 <SPI_WaitFifoStateUntilTimeout+0x86>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	2380      	movs	r3, #128	; 0x80
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	429a      	cmp	r2, r3
 8002384:	d107      	bne.n	8002396 <SPI_WaitFifoStateUntilTimeout+0x96>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68fa      	ldr	r2, [r7, #12]
 800238c:	6812      	ldr	r2, [r2, #0]
 800238e:	6812      	ldr	r2, [r2, #0]
 8002390:	2140      	movs	r1, #64	; 0x40
 8002392:	438a      	bics	r2, r1
 8002394:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800239a:	2380      	movs	r3, #128	; 0x80
 800239c:	019b      	lsls	r3, r3, #6
 800239e:	429a      	cmp	r2, r3
 80023a0:	d110      	bne.n	80023c4 <SPI_WaitFifoStateUntilTimeout+0xc4>
        {
          SPI_RESET_CRC(hspi);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	6812      	ldr	r2, [r2, #0]
 80023aa:	6812      	ldr	r2, [r2, #0]
 80023ac:	4911      	ldr	r1, [pc, #68]	; (80023f4 <SPI_WaitFifoStateUntilTimeout+0xf4>)
 80023ae:	400a      	ands	r2, r1
 80023b0:	601a      	str	r2, [r3, #0]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	6812      	ldr	r2, [r2, #0]
 80023ba:	6812      	ldr	r2, [r2, #0]
 80023bc:	2180      	movs	r1, #128	; 0x80
 80023be:	0189      	lsls	r1, r1, #6
 80023c0:	430a      	orrs	r2, r1
 80023c2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	225d      	movs	r2, #93	; 0x5d
 80023c8:	2101      	movs	r1, #1
 80023ca:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	225c      	movs	r2, #92	; 0x5c
 80023d0:	2100      	movs	r1, #0
 80023d2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e008      	b.n	80023ea <SPI_WaitFifoStateUntilTimeout+0xea>
  while ((hspi->Instance->SR & Fifo) != State)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	401a      	ands	r2, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d193      	bne.n	8002310 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	0018      	movs	r0, r3
 80023ec:	46bd      	mov	sp, r7
 80023ee:	b006      	add	sp, #24
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	46c0      	nop			; (mov r8, r8)
 80023f4:	ffffdfff 	.word	0xffffdfff

080023f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af02      	add	r7, sp, #8
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002404:	68ba      	ldr	r2, [r7, #8]
 8002406:	23c0      	movs	r3, #192	; 0xc0
 8002408:	0159      	lsls	r1, r3, #5
 800240a:	68f8      	ldr	r0, [r7, #12]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	9300      	str	r3, [sp, #0]
 8002410:	0013      	movs	r3, r2
 8002412:	2200      	movs	r2, #0
 8002414:	f7ff ff74 	bl	8002300 <SPI_WaitFifoStateUntilTimeout>
 8002418:	1e03      	subs	r3, r0, #0
 800241a:	d007      	beq.n	800242c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002420:	2220      	movs	r2, #32
 8002422:	431a      	orrs	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002428:	2303      	movs	r3, #3
 800242a:	e027      	b.n	800247c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	68f8      	ldr	r0, [r7, #12]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	9300      	str	r3, [sp, #0]
 8002434:	0013      	movs	r3, r2
 8002436:	2200      	movs	r2, #0
 8002438:	2180      	movs	r1, #128	; 0x80
 800243a:	f7ff fef3 	bl	8002224 <SPI_WaitFlagStateUntilTimeout>
 800243e:	1e03      	subs	r3, r0, #0
 8002440:	d007      	beq.n	8002452 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002446:	2220      	movs	r2, #32
 8002448:	431a      	orrs	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e014      	b.n	800247c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	23c0      	movs	r3, #192	; 0xc0
 8002456:	00d9      	lsls	r1, r3, #3
 8002458:	68f8      	ldr	r0, [r7, #12]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	9300      	str	r3, [sp, #0]
 800245e:	0013      	movs	r3, r2
 8002460:	2200      	movs	r2, #0
 8002462:	f7ff ff4d 	bl	8002300 <SPI_WaitFifoStateUntilTimeout>
 8002466:	1e03      	subs	r3, r0, #0
 8002468:	d007      	beq.n	800247a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800246e:	2220      	movs	r2, #32
 8002470:	431a      	orrs	r2, r3
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e000      	b.n	800247c <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 800247a:	2300      	movs	r3, #0
}
 800247c:	0018      	movs	r0, r3
 800247e:	46bd      	mov	sp, r7
 8002480:	b004      	add	sp, #16
 8002482:	bd80      	pop	{r7, pc}

08002484 <HAL_SPIEx_FlushRxFifo>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(SPI_HandleTypeDef *hspi)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  uint8_t  count = 0U;
 800248c:	230f      	movs	r3, #15
 800248e:	18fb      	adds	r3, r7, r3
 8002490:	2200      	movs	r2, #0
 8002492:	701a      	strb	r2, [r3, #0]
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 8002494:	e012      	b.n	80024bc <HAL_SPIEx_FlushRxFifo+0x38>
  {
    count++;
 8002496:	230f      	movs	r3, #15
 8002498:	18fb      	adds	r3, r7, r3
 800249a:	781a      	ldrb	r2, [r3, #0]
 800249c:	230f      	movs	r3, #15
 800249e:	18fb      	adds	r3, r7, r3
 80024a0:	3201      	adds	r2, #1
 80024a2:	701a      	strb	r2, [r3, #0]
    tmpreg = hspi->Instance->DR;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	60bb      	str	r3, [r7, #8]
    UNUSED(tmpreg); /* To avoid GCC warning */
 80024ac:	68bb      	ldr	r3, [r7, #8]
    if (count == SPI_FIFO_SIZE)
 80024ae:	230f      	movs	r3, #15
 80024b0:	18fb      	adds	r3, r7, r3
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d101      	bne.n	80024bc <HAL_SPIEx_FlushRxFifo+0x38>
    {
      return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e007      	b.n	80024cc <HAL_SPIEx_FlushRxFifo+0x48>
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	689a      	ldr	r2, [r3, #8]
 80024c2:	23c0      	movs	r3, #192	; 0xc0
 80024c4:	00db      	lsls	r3, r3, #3
 80024c6:	4013      	ands	r3, r2
 80024c8:	d1e5      	bne.n	8002496 <HAL_SPIEx_FlushRxFifo+0x12>
    }
  }
  return HAL_OK;
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	0018      	movs	r0, r3
 80024ce:	46bd      	mov	sp, r7
 80024d0:	b004      	add	sp, #16
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	2202      	movs	r2, #2
 80024e4:	4013      	ands	r3, r2
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d124      	bne.n	8002534 <HAL_TIM_IRQHandler+0x60>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	2202      	movs	r2, #2
 80024f2:	4013      	ands	r3, r2
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d11d      	bne.n	8002534 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2203      	movs	r2, #3
 80024fe:	4252      	negs	r2, r2
 8002500:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2201      	movs	r2, #1
 8002506:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	2203      	movs	r2, #3
 8002510:	4013      	ands	r3, r2
 8002512:	d004      	beq.n	800251e <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	0018      	movs	r0, r3
 8002518:	f000 f902 	bl	8002720 <HAL_TIM_IC_CaptureCallback>
 800251c:	e007      	b.n	800252e <HAL_TIM_IRQHandler+0x5a>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	0018      	movs	r0, r3
 8002522:	f000 f8f5 	bl	8002710 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	0018      	movs	r0, r3
 800252a:	f000 f901 	bl	8002730 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	2204      	movs	r2, #4
 800253c:	4013      	ands	r3, r2
 800253e:	2b04      	cmp	r3, #4
 8002540:	d125      	bne.n	800258e <HAL_TIM_IRQHandler+0xba>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	2204      	movs	r2, #4
 800254a:	4013      	ands	r3, r2
 800254c:	2b04      	cmp	r3, #4
 800254e:	d11e      	bne.n	800258e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2205      	movs	r2, #5
 8002556:	4252      	negs	r2, r2
 8002558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2202      	movs	r2, #2
 800255e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	699a      	ldr	r2, [r3, #24]
 8002566:	23c0      	movs	r3, #192	; 0xc0
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	4013      	ands	r3, r2
 800256c:	d004      	beq.n	8002578 <HAL_TIM_IRQHandler+0xa4>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	0018      	movs	r0, r3
 8002572:	f000 f8d5 	bl	8002720 <HAL_TIM_IC_CaptureCallback>
 8002576:	e007      	b.n	8002588 <HAL_TIM_IRQHandler+0xb4>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	0018      	movs	r0, r3
 800257c:	f000 f8c8 	bl	8002710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	0018      	movs	r0, r3
 8002584:	f000 f8d4 	bl	8002730 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	2208      	movs	r2, #8
 8002596:	4013      	ands	r3, r2
 8002598:	2b08      	cmp	r3, #8
 800259a:	d124      	bne.n	80025e6 <HAL_TIM_IRQHandler+0x112>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	2208      	movs	r2, #8
 80025a4:	4013      	ands	r3, r2
 80025a6:	2b08      	cmp	r3, #8
 80025a8:	d11d      	bne.n	80025e6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2209      	movs	r2, #9
 80025b0:	4252      	negs	r2, r2
 80025b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2204      	movs	r2, #4
 80025b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	69db      	ldr	r3, [r3, #28]
 80025c0:	2203      	movs	r2, #3
 80025c2:	4013      	ands	r3, r2
 80025c4:	d004      	beq.n	80025d0 <HAL_TIM_IRQHandler+0xfc>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	0018      	movs	r0, r3
 80025ca:	f000 f8a9 	bl	8002720 <HAL_TIM_IC_CaptureCallback>
 80025ce:	e007      	b.n	80025e0 <HAL_TIM_IRQHandler+0x10c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	0018      	movs	r0, r3
 80025d4:	f000 f89c 	bl	8002710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	0018      	movs	r0, r3
 80025dc:	f000 f8a8 	bl	8002730 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	2210      	movs	r2, #16
 80025ee:	4013      	ands	r3, r2
 80025f0:	2b10      	cmp	r3, #16
 80025f2:	d125      	bne.n	8002640 <HAL_TIM_IRQHandler+0x16c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	2210      	movs	r2, #16
 80025fc:	4013      	ands	r3, r2
 80025fe:	2b10      	cmp	r3, #16
 8002600:	d11e      	bne.n	8002640 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2211      	movs	r2, #17
 8002608:	4252      	negs	r2, r2
 800260a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2208      	movs	r2, #8
 8002610:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	69da      	ldr	r2, [r3, #28]
 8002618:	23c0      	movs	r3, #192	; 0xc0
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	4013      	ands	r3, r2
 800261e:	d004      	beq.n	800262a <HAL_TIM_IRQHandler+0x156>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	0018      	movs	r0, r3
 8002624:	f000 f87c 	bl	8002720 <HAL_TIM_IC_CaptureCallback>
 8002628:	e007      	b.n	800263a <HAL_TIM_IRQHandler+0x166>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	0018      	movs	r0, r3
 800262e:	f000 f86f 	bl	8002710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	0018      	movs	r0, r3
 8002636:	f000 f87b 	bl	8002730 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2200      	movs	r2, #0
 800263e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	2201      	movs	r2, #1
 8002648:	4013      	ands	r3, r2
 800264a:	2b01      	cmp	r3, #1
 800264c:	d10f      	bne.n	800266e <HAL_TIM_IRQHandler+0x19a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	2201      	movs	r2, #1
 8002656:	4013      	ands	r3, r2
 8002658:	2b01      	cmp	r3, #1
 800265a:	d108      	bne.n	800266e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2202      	movs	r2, #2
 8002662:	4252      	negs	r2, r2
 8002664:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	0018      	movs	r0, r3
 800266a:	f000 f849 	bl	8002700 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	2280      	movs	r2, #128	; 0x80
 8002676:	4013      	ands	r3, r2
 8002678:	2b80      	cmp	r3, #128	; 0x80
 800267a:	d10f      	bne.n	800269c <HAL_TIM_IRQHandler+0x1c8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	2280      	movs	r2, #128	; 0x80
 8002684:	4013      	ands	r3, r2
 8002686:	2b80      	cmp	r3, #128	; 0x80
 8002688:	d108      	bne.n	800269c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	2281      	movs	r2, #129	; 0x81
 8002690:	4252      	negs	r2, r2
 8002692:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	0018      	movs	r0, r3
 8002698:	f000 f862 	bl	8002760 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	691b      	ldr	r3, [r3, #16]
 80026a2:	2240      	movs	r2, #64	; 0x40
 80026a4:	4013      	ands	r3, r2
 80026a6:	2b40      	cmp	r3, #64	; 0x40
 80026a8:	d10f      	bne.n	80026ca <HAL_TIM_IRQHandler+0x1f6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	2240      	movs	r2, #64	; 0x40
 80026b2:	4013      	ands	r3, r2
 80026b4:	2b40      	cmp	r3, #64	; 0x40
 80026b6:	d108      	bne.n	80026ca <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2241      	movs	r2, #65	; 0x41
 80026be:	4252      	negs	r2, r2
 80026c0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	0018      	movs	r0, r3
 80026c6:	f000 f83b 	bl	8002740 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	2220      	movs	r2, #32
 80026d2:	4013      	ands	r3, r2
 80026d4:	2b20      	cmp	r3, #32
 80026d6:	d10f      	bne.n	80026f8 <HAL_TIM_IRQHandler+0x224>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	2220      	movs	r2, #32
 80026e0:	4013      	ands	r3, r2
 80026e2:	2b20      	cmp	r3, #32
 80026e4:	d108      	bne.n	80026f8 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2221      	movs	r2, #33	; 0x21
 80026ec:	4252      	negs	r2, r2
 80026ee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	0018      	movs	r0, r3
 80026f4:	f000 f82c 	bl	8002750 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80026f8:	46c0      	nop			; (mov r8, r8)
 80026fa:	46bd      	mov	sp, r7
 80026fc:	b002      	add	sp, #8
 80026fe:	bd80      	pop	{r7, pc}

08002700 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */

}
 8002708:	46c0      	nop			; (mov r8, r8)
 800270a:	46bd      	mov	sp, r7
 800270c:	b002      	add	sp, #8
 800270e:	bd80      	pop	{r7, pc}

08002710 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002718:	46c0      	nop			; (mov r8, r8)
 800271a:	46bd      	mov	sp, r7
 800271c:	b002      	add	sp, #8
 800271e:	bd80      	pop	{r7, pc}

08002720 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002728:	46c0      	nop			; (mov r8, r8)
 800272a:	46bd      	mov	sp, r7
 800272c:	b002      	add	sp, #8
 800272e:	bd80      	pop	{r7, pc}

08002730 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002738:	46c0      	nop			; (mov r8, r8)
 800273a:	46bd      	mov	sp, r7
 800273c:	b002      	add	sp, #8
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002748:	46c0      	nop			; (mov r8, r8)
 800274a:	46bd      	mov	sp, r7
 800274c:	b002      	add	sp, #8
 800274e:	bd80      	pop	{r7, pc}

08002750 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8002758:	46c0      	nop			; (mov r8, r8)
 800275a:	46bd      	mov	sp, r7
 800275c:	b002      	add	sp, #8
 800275e:	bd80      	pop	{r7, pc}

08002760 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002768:	46c0      	nop			; (mov r8, r8)
 800276a:	46bd      	mov	sp, r7
 800276c:	b002      	add	sp, #8
 800276e:	bd80      	pop	{r7, pc}

08002770 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	69db      	ldr	r3, [r3, #28]
 800277e:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	613b      	str	r3, [r7, #16]
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	220f      	movs	r2, #15
 800278c:	4013      	ands	r3, r2
 800278e:	60fb      	str	r3, [r7, #12]
  if (errorflags == RESET)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d10c      	bne.n	80027b0 <HAL_UART_IRQHandler+0x40>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	2220      	movs	r2, #32
 800279a:	4013      	ands	r3, r2
 800279c:	d008      	beq.n	80027b0 <HAL_UART_IRQHandler+0x40>
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	2220      	movs	r2, #32
 80027a2:	4013      	ands	r3, r2
 80027a4:	d004      	beq.n	80027b0 <HAL_UART_IRQHandler+0x40>
    {
      UART_Receive_IT(huart);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	0018      	movs	r0, r3
 80027aa:	f000 f991 	bl	8002ad0 <UART_Receive_IT>
      return;
 80027ae:	e0d3      	b.n	8002958 <HAL_UART_IRQHandler+0x1e8>
    }
  }  

  /* If some errors occur */
  cr3its = READ_REG(huart->Instance->CR3);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	60bb      	str	r3, [r7, #8]
  if(   (errorflags != RESET)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d100      	bne.n	80027c0 <HAL_UART_IRQHandler+0x50>
 80027be:	e0af      	b.n	8002920 <HAL_UART_IRQHandler+0x1b0>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	2201      	movs	r2, #1
 80027c4:	4013      	ands	r3, r2
 80027c6:	d105      	bne.n	80027d4 <HAL_UART_IRQHandler+0x64>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	2390      	movs	r3, #144	; 0x90
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	4013      	ands	r3, r2
 80027d0:	d100      	bne.n	80027d4 <HAL_UART_IRQHandler+0x64>
 80027d2:	e0a5      	b.n	8002920 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	2201      	movs	r2, #1
 80027d8:	4013      	ands	r3, r2
 80027da:	d00e      	beq.n	80027fa <HAL_UART_IRQHandler+0x8a>
 80027dc:	693a      	ldr	r2, [r7, #16]
 80027de:	2380      	movs	r3, #128	; 0x80
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	4013      	ands	r3, r2
 80027e4:	d009      	beq.n	80027fa <HAL_UART_IRQHandler+0x8a>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2201      	movs	r2, #1
 80027ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80027f2:	2201      	movs	r2, #1
 80027f4:	431a      	orrs	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	2202      	movs	r2, #2
 80027fe:	4013      	ands	r3, r2
 8002800:	d00d      	beq.n	800281e <HAL_UART_IRQHandler+0xae>
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	2201      	movs	r2, #1
 8002806:	4013      	ands	r3, r2
 8002808:	d009      	beq.n	800281e <HAL_UART_IRQHandler+0xae>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2202      	movs	r2, #2
 8002810:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002816:	2204      	movs	r2, #4
 8002818:	431a      	orrs	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	2204      	movs	r2, #4
 8002822:	4013      	ands	r3, r2
 8002824:	d00d      	beq.n	8002842 <HAL_UART_IRQHandler+0xd2>
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	2201      	movs	r2, #1
 800282a:	4013      	ands	r3, r2
 800282c:	d009      	beq.n	8002842 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2204      	movs	r2, #4
 8002834:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800283a:	2202      	movs	r2, #2
 800283c:	431a      	orrs	r2, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	2208      	movs	r2, #8
 8002846:	4013      	ands	r3, r2
 8002848:	d011      	beq.n	800286e <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	2220      	movs	r2, #32
 800284e:	4013      	ands	r3, r2
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8002850:	d103      	bne.n	800285a <HAL_UART_IRQHandler+0xea>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	2201      	movs	r2, #1
 8002856:	4013      	ands	r3, r2
 8002858:	d009      	beq.n	800286e <HAL_UART_IRQHandler+0xfe>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2208      	movs	r2, #8
 8002860:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002866:	2208      	movs	r2, #8
 8002868:	431a      	orrs	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002872:	2b00      	cmp	r3, #0
 8002874:	d100      	bne.n	8002878 <HAL_UART_IRQHandler+0x108>
 8002876:	e06e      	b.n	8002956 <HAL_UART_IRQHandler+0x1e6>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	2220      	movs	r2, #32
 800287c:	4013      	ands	r3, r2
 800287e:	d007      	beq.n	8002890 <HAL_UART_IRQHandler+0x120>
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	2220      	movs	r2, #32
 8002884:	4013      	ands	r3, r2
 8002886:	d003      	beq.n	8002890 <HAL_UART_IRQHandler+0x120>
      {
        UART_Receive_IT(huart);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	0018      	movs	r0, r3
 800288c:	f000 f920 	bl	8002ad0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002894:	2208      	movs	r2, #8
 8002896:	4013      	ands	r3, r2
 8002898:	d105      	bne.n	80028a6 <HAL_UART_IRQHandler+0x136>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	2240      	movs	r2, #64	; 0x40
 80028a2:	4013      	ands	r3, r2
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80028a4:	d032      	beq.n	800290c <HAL_UART_IRQHandler+0x19c>
      {  
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	0018      	movs	r0, r3
 80028aa:	f000 f86b 	bl	8002984 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	2240      	movs	r2, #64	; 0x40
 80028b6:	4013      	ands	r3, r2
 80028b8:	d023      	beq.n	8002902 <HAL_UART_IRQHandler+0x192>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	6812      	ldr	r2, [r2, #0]
 80028c2:	6892      	ldr	r2, [r2, #8]
 80028c4:	2140      	movs	r1, #64	; 0x40
 80028c6:	438a      	bics	r2, r1
 80028c8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d012      	beq.n	80028f8 <HAL_UART_IRQHandler+0x188>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80028d6:	4a22      	ldr	r2, [pc, #136]	; (8002960 <HAL_UART_IRQHandler+0x1f0>)
 80028d8:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80028de:	0018      	movs	r0, r3
 80028e0:	f7fe f95e 	bl	8000ba0 <HAL_DMA_Abort_IT>
 80028e4:	1e03      	subs	r3, r0, #0
 80028e6:	d019      	beq.n	800291c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80028ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80028f2:	0018      	movs	r0, r3
 80028f4:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028f6:	e011      	b.n	800291c <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	0018      	movs	r0, r3
 80028fc:	f000 f83a 	bl	8002974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002900:	e00c      	b.n	800291c <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	0018      	movs	r0, r3
 8002906:	f000 f835 	bl	8002974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800290a:	e007      	b.n	800291c <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	0018      	movs	r0, r3
 8002910:	f000 f830 	bl	8002974 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 800291a:	e01c      	b.n	8002956 <HAL_UART_IRQHandler+0x1e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800291c:	46c0      	nop			; (mov r8, r8)
    return;
 800291e:	e01a      	b.n	8002956 <HAL_UART_IRQHandler+0x1e6>
    return;
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	2280      	movs	r2, #128	; 0x80
 8002924:	4013      	ands	r3, r2
 8002926:	d008      	beq.n	800293a <HAL_UART_IRQHandler+0x1ca>
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	2280      	movs	r2, #128	; 0x80
 800292c:	4013      	ands	r3, r2
 800292e:	d004      	beq.n	800293a <HAL_UART_IRQHandler+0x1ca>
  {
    UART_Transmit_IT(huart);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	0018      	movs	r0, r3
 8002934:	f000 f85b 	bl	80029ee <UART_Transmit_IT>
    return;
 8002938:	e00e      	b.n	8002958 <HAL_UART_IRQHandler+0x1e8>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	2240      	movs	r2, #64	; 0x40
 800293e:	4013      	ands	r3, r2
 8002940:	d00a      	beq.n	8002958 <HAL_UART_IRQHandler+0x1e8>
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	2240      	movs	r2, #64	; 0x40
 8002946:	4013      	ands	r3, r2
 8002948:	d006      	beq.n	8002958 <HAL_UART_IRQHandler+0x1e8>
  {
    UART_EndTransmit_IT(huart);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	0018      	movs	r0, r3
 800294e:	f000 f8a5 	bl	8002a9c <UART_EndTransmit_IT>
    return;
 8002952:	46c0      	nop			; (mov r8, r8)
 8002954:	e000      	b.n	8002958 <HAL_UART_IRQHandler+0x1e8>
    return;
 8002956:	46c0      	nop			; (mov r8, r8)
  }

}
 8002958:	46bd      	mov	sp, r7
 800295a:	b006      	add	sp, #24
 800295c:	bd80      	pop	{r7, pc}
 800295e:	46c0      	nop			; (mov r8, r8)
 8002960:	080029c1 	.word	0x080029c1

08002964 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800296c:	46c0      	nop			; (mov r8, r8)
 800296e:	46bd      	mov	sp, r7
 8002970:	b002      	add	sp, #8
 8002972:	bd80      	pop	{r7, pc}

08002974 <HAL_UART_ErrorCallback>:
  * @brief UART error callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800297c:	46c0      	nop			; (mov r8, r8)
 800297e:	46bd      	mov	sp, r7
 8002980:	b002      	add	sp, #8
 8002982:	bd80      	pop	{r7, pc}

08002984 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6812      	ldr	r2, [r2, #0]
 8002994:	6812      	ldr	r2, [r2, #0]
 8002996:	4909      	ldr	r1, [pc, #36]	; (80029bc <UART_EndRxTransfer+0x38>)
 8002998:	400a      	ands	r2, r1
 800299a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	6812      	ldr	r2, [r2, #0]
 80029a4:	6892      	ldr	r2, [r2, #8]
 80029a6:	2101      	movs	r1, #1
 80029a8:	438a      	bics	r2, r1
 80029aa:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	226a      	movs	r2, #106	; 0x6a
 80029b0:	2120      	movs	r1, #32
 80029b2:	5499      	strb	r1, [r3, r2]
}
 80029b4:	46c0      	nop			; (mov r8, r8)
 80029b6:	46bd      	mov	sp, r7
 80029b8:	b002      	add	sp, #8
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	fffffedf 	.word	0xfffffedf

080029c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	225a      	movs	r2, #90	; 0x5a
 80029d2:	2100      	movs	r1, #0
 80029d4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2252      	movs	r2, #82	; 0x52
 80029da:	2100      	movs	r1, #0
 80029dc:	5299      	strh	r1, [r3, r2]

  HAL_UART_ErrorCallback(huart);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	0018      	movs	r0, r3
 80029e2:	f7ff ffc7 	bl	8002974 <HAL_UART_ErrorCallback>
}
 80029e6:	46c0      	nop			; (mov r8, r8)
 80029e8:	46bd      	mov	sp, r7
 80029ea:	b004      	add	sp, #16
 80029ec:	bd80      	pop	{r7, pc}

080029ee <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b084      	sub	sp, #16
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2269      	movs	r2, #105	; 0x69
 80029fa:	5c9b      	ldrb	r3, [r3, r2]
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b21      	cmp	r3, #33	; 0x21
 8002a00:	d147      	bne.n	8002a92 <UART_Transmit_IT+0xa4>
  {
    if(huart->TxXferCount == 0U)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2252      	movs	r2, #82	; 0x52
 8002a06:	5a9b      	ldrh	r3, [r3, r2]
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d111      	bne.n	8002a32 <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	6812      	ldr	r2, [r2, #0]
 8002a16:	6812      	ldr	r2, [r2, #0]
 8002a18:	2180      	movs	r1, #128	; 0x80
 8002a1a:	438a      	bics	r2, r1
 8002a1c:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	6812      	ldr	r2, [r2, #0]
 8002a26:	6812      	ldr	r2, [r2, #0]
 8002a28:	2140      	movs	r1, #64	; 0x40
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	e030      	b.n	8002a94 <UART_Transmit_IT+0xa6>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	689a      	ldr	r2, [r3, #8]
 8002a36:	2380      	movs	r3, #128	; 0x80
 8002a38:	015b      	lsls	r3, r3, #5
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d114      	bne.n	8002a68 <UART_Transmit_IT+0x7a>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	691b      	ldr	r3, [r3, #16]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d110      	bne.n	8002a68 <UART_Transmit_IT+0x7a>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a4a:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	68fa      	ldr	r2, [r7, #12]
 8002a52:	8812      	ldrh	r2, [r2, #0]
 8002a54:	05d2      	lsls	r2, r2, #23
 8002a56:	0dd2      	lsrs	r2, r2, #23
 8002a58:	b292      	uxth	r2, r2
 8002a5a:	851a      	strh	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a60:	1c9a      	adds	r2, r3, #2
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	64da      	str	r2, [r3, #76]	; 0x4c
 8002a66:	e009      	b.n	8002a7c <UART_Transmit_IT+0x8e>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6819      	ldr	r1, [r3, #0]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a70:	1c58      	adds	r0, r3, #1
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	64d0      	str	r0, [r2, #76]	; 0x4c
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	850b      	strh	r3, [r1, #40]	; 0x28
      }
      huart->TxXferCount--;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2252      	movs	r2, #82	; 0x52
 8002a80:	5a9b      	ldrh	r3, [r3, r2]
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	3b01      	subs	r3, #1
 8002a86:	b299      	uxth	r1, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2252      	movs	r2, #82	; 0x52
 8002a8c:	5299      	strh	r1, [r3, r2]

      return HAL_OK;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	e000      	b.n	8002a94 <UART_Transmit_IT+0xa6>
    }
  }
  else
  {
    return HAL_BUSY;
 8002a92:	2302      	movs	r3, #2
  }
}
 8002a94:	0018      	movs	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b004      	add	sp, #16
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	6812      	ldr	r2, [r2, #0]
 8002aac:	6812      	ldr	r2, [r2, #0]
 8002aae:	2140      	movs	r1, #64	; 0x40
 8002ab0:	438a      	bics	r2, r1
 8002ab2:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2269      	movs	r2, #105	; 0x69
 8002ab8:	2120      	movs	r1, #32
 8002aba:	5499      	strb	r1, [r3, r2]

  HAL_UART_TxCpltCallback(huart);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f7ff ff50 	bl	8002964 <HAL_UART_TxCpltCallback>

  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	b002      	add	sp, #8
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 8002ad8:	230e      	movs	r3, #14
 8002ada:	18fb      	adds	r3, r7, r3
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	215c      	movs	r1, #92	; 0x5c
 8002ae0:	5a52      	ldrh	r2, [r2, r1]
 8002ae2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	226a      	movs	r2, #106	; 0x6a
 8002ae8:	5c9b      	ldrb	r3, [r3, r2]
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b22      	cmp	r3, #34	; 0x22
 8002aee:	d15a      	bne.n	8002ba6 <UART_Receive_IT+0xd6>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	230c      	movs	r3, #12
 8002af6:	18fb      	adds	r3, r7, r3
 8002af8:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8002afa:	801a      	strh	r2, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689a      	ldr	r2, [r3, #8]
 8002b00:	2380      	movs	r3, #128	; 0x80
 8002b02:	015b      	lsls	r3, r3, #5
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d116      	bne.n	8002b36 <UART_Receive_IT+0x66>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d112      	bne.n	8002b36 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b14:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(uhdata & uhMask);
 8002b16:	230c      	movs	r3, #12
 8002b18:	18fb      	adds	r3, r7, r3
 8002b1a:	220e      	movs	r2, #14
 8002b1c:	18ba      	adds	r2, r7, r2
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	8812      	ldrh	r2, [r2, #0]
 8002b22:	4013      	ands	r3, r2
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2U;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b2e:	1c9a      	adds	r2, r3, #2
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	655a      	str	r2, [r3, #84]	; 0x54
 8002b34:	e00f      	b.n	8002b56 <UART_Receive_IT+0x86>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b3a:	1c59      	adds	r1, r3, #1
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	6551      	str	r1, [r2, #84]	; 0x54
 8002b40:	220c      	movs	r2, #12
 8002b42:	18ba      	adds	r2, r7, r2
 8002b44:	8812      	ldrh	r2, [r2, #0]
 8002b46:	b2d2      	uxtb	r2, r2
 8002b48:	210e      	movs	r1, #14
 8002b4a:	1879      	adds	r1, r7, r1
 8002b4c:	8809      	ldrh	r1, [r1, #0]
 8002b4e:	b2c9      	uxtb	r1, r1
 8002b50:	400a      	ands	r2, r1
 8002b52:	b2d2      	uxtb	r2, r2
 8002b54:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0U)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	225a      	movs	r2, #90	; 0x5a
 8002b5a:	5a9b      	ldrh	r3, [r3, r2]
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	215a      	movs	r1, #90	; 0x5a
 8002b66:	1c18      	adds	r0, r3, #0
 8002b68:	5250      	strh	r0, [r2, r1]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d119      	bne.n	8002ba2 <UART_Receive_IT+0xd2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	6812      	ldr	r2, [r2, #0]
 8002b76:	6812      	ldr	r2, [r2, #0]
 8002b78:	4911      	ldr	r1, [pc, #68]	; (8002bc0 <UART_Receive_IT+0xf0>)
 8002b7a:	400a      	ands	r2, r1
 8002b7c:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6812      	ldr	r2, [r2, #0]
 8002b86:	6892      	ldr	r2, [r2, #8]
 8002b88:	2101      	movs	r1, #1
 8002b8a:	438a      	bics	r2, r1
 8002b8c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	226a      	movs	r2, #106	; 0x6a
 8002b92:	2120      	movs	r1, #32
 8002b94:	5499      	strb	r1, [r3, r2]

      HAL_UART_RxCpltCallback(huart);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	0018      	movs	r0, r3
 8002b9a:	f001 fb01 	bl	80041a0 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e00a      	b.n	8002bb8 <UART_Receive_IT+0xe8>
    }

    return HAL_OK;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	e008      	b.n	8002bb8 <UART_Receive_IT+0xe8>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	6812      	ldr	r2, [r2, #0]
 8002bae:	6992      	ldr	r2, [r2, #24]
 8002bb0:	2108      	movs	r1, #8
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 8002bb6:	2302      	movs	r3, #2
  }
}
 8002bb8:	0018      	movs	r0, r3
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	b004      	add	sp, #16
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	fffffedf 	.word	0xfffffedf

08002bc4 <_ZN1V14FeedbackDriverD1Ev>:

extern TIM_HandleTypeDef htim1;

namespace V {

	FeedbackDriver::~FeedbackDriver() {
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	4a03      	ldr	r2, [pc, #12]	; (8002bdc <_ZN1V14FeedbackDriverD1Ev+0x18>)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	601a      	str	r2, [r3, #0]
	}
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	0018      	movs	r0, r3
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	b002      	add	sp, #8
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	08004674 	.word	0x08004674

08002be0 <_ZN1V14FeedbackDriverD0Ev>:
	FeedbackDriver::~FeedbackDriver() {
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
	}
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	0018      	movs	r0, r3
 8002bec:	f7ff ffea 	bl	8002bc4 <_ZN1V14FeedbackDriverD1Ev>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	f001 fb5c 	bl	80042b0 <_ZdlPv>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	0018      	movs	r0, r3
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	b002      	add	sp, #8
 8002c00:	bd80      	pop	{r7, pc}
	...

08002c04 <_ZN1V14FeedbackDriver9driveLedsEv>:
			regvalue = TIM1_PERIOD_REG;

		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, regvalue);
	}

	void FeedbackDriver::driveLeds() {
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]

		uint8_t* active_sensors_ptr = infra_ref.getActiveSensors();
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	0018      	movs	r0, r3
 8002c12:	f000 fa1a 	bl	800304a <_ZN1V5infra16getActiveSensorsEv>
 8002c16:	0003      	movs	r3, r0
 8002c18:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_WritePin(fbLED_SCK_GPIO_Port , fbLED_SCK_Pin , GPIO_PIN_SET);
 8002c1a:	4b26      	ldr	r3, [pc, #152]	; (8002cb4 <_ZN1V14FeedbackDriver9driveLedsEv+0xb0>)
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	2140      	movs	r1, #64	; 0x40
 8002c20:	0018      	movs	r0, r3
 8002c22:	f7fe fa35 	bl	8001090 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(fbLED_LE_GPIO_Port , fbLED_LE_Pin , GPIO_PIN_RESET); 		//alaphelyzetbe lltom a regiszterbe ttlt jelet
 8002c26:	2380      	movs	r3, #128	; 0x80
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	4822      	ldr	r0, [pc, #136]	; (8002cb4 <_ZN1V14FeedbackDriver9driveLedsEv+0xb0>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	0019      	movs	r1, r3
 8002c30:	f7fe fa2e 	bl	8001090 <HAL_GPIO_WritePin>

		for(int i = 0; i < 64 ; i++)
 8002c34:	2300      	movs	r3, #0
 8002c36:	60fb      	str	r3, [r7, #12]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2b3f      	cmp	r3, #63	; 0x3f
 8002c3c:	dc22      	bgt.n	8002c84 <_ZN1V14FeedbackDriver9driveLedsEv+0x80>
		{
			if( active_sensors_ptr[i] == 1 )
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	68ba      	ldr	r2, [r7, #8]
 8002c42:	18d3      	adds	r3, r2, r3
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d106      	bne.n	8002c58 <_ZN1V14FeedbackDriver9driveLedsEv+0x54>
				HAL_GPIO_WritePin(fbLED_SDO_GPIO_Port , fbLED_SDO_Pin , GPIO_PIN_SET);
 8002c4a:	4b1a      	ldr	r3, [pc, #104]	; (8002cb4 <_ZN1V14FeedbackDriver9driveLedsEv+0xb0>)
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	2180      	movs	r1, #128	; 0x80
 8002c50:	0018      	movs	r0, r3
 8002c52:	f7fe fa1d 	bl	8001090 <HAL_GPIO_WritePin>
 8002c56:	e005      	b.n	8002c64 <_ZN1V14FeedbackDriver9driveLedsEv+0x60>
			else
				HAL_GPIO_WritePin(fbLED_SDO_GPIO_Port , fbLED_SDO_Pin , GPIO_PIN_RESET);
 8002c58:	4b16      	ldr	r3, [pc, #88]	; (8002cb4 <_ZN1V14FeedbackDriver9driveLedsEv+0xb0>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2180      	movs	r1, #128	; 0x80
 8002c5e:	0018      	movs	r0, r3
 8002c60:	f7fe fa16 	bl	8001090 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(fbLED_SCK_GPIO_Port , fbLED_SCK_Pin , GPIO_PIN_RESET);
 8002c64:	4b13      	ldr	r3, [pc, #76]	; (8002cb4 <_ZN1V14FeedbackDriver9driveLedsEv+0xb0>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	2140      	movs	r1, #64	; 0x40
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f7fe fa10 	bl	8001090 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(fbLED_SCK_GPIO_Port , fbLED_SCK_Pin , GPIO_PIN_SET);
 8002c70:	4b10      	ldr	r3, [pc, #64]	; (8002cb4 <_ZN1V14FeedbackDriver9driveLedsEv+0xb0>)
 8002c72:	2201      	movs	r2, #1
 8002c74:	2140      	movs	r1, #64	; 0x40
 8002c76:	0018      	movs	r0, r3
 8002c78:	f7fe fa0a 	bl	8001090 <HAL_GPIO_WritePin>
		for(int i = 0; i < 64 ; i++)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	60fb      	str	r3, [r7, #12]
 8002c82:	e7d9      	b.n	8002c38 <_ZN1V14FeedbackDriver9driveLedsEv+0x34>
		}

		HAL_GPIO_WritePin(fbLED_LE_GPIO_Port , fbLED_LE_Pin , GPIO_PIN_SET);		//ttlt jel bekapcsolsa
 8002c84:	2380      	movs	r3, #128	; 0x80
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	480a      	ldr	r0, [pc, #40]	; (8002cb4 <_ZN1V14FeedbackDriver9driveLedsEv+0xb0>)
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	0019      	movs	r1, r3
 8002c8e:	f7fe f9ff 	bl	8001090 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8002c92:	2001      	movs	r0, #1
 8002c94:	f7fd fb14 	bl	80002c0 <HAL_Delay>
		HAL_GPIO_WritePin(fbLED_LE_GPIO_Port , fbLED_LE_Pin , GPIO_PIN_RESET);
 8002c98:	2380      	movs	r3, #128	; 0x80
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	4805      	ldr	r0, [pc, #20]	; (8002cb4 <_ZN1V14FeedbackDriver9driveLedsEv+0xb0>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	0019      	movs	r1, r3
 8002ca2:	f7fe f9f5 	bl	8001090 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8002ca6:	2001      	movs	r0, #1
 8002ca8:	f7fd fb0a 	bl	80002c0 <HAL_Delay>
	}
 8002cac:	46c0      	nop			; (mov r8, r8)
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	b004      	add	sp, #16
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	48000400 	.word	0x48000400

08002cb8 <_ZN1V7SPIMainD1Ev>:
//extern char rx [20];
//extern char tx [20];

namespace V {

	SPIMain::~SPIMain() {
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	4a03      	ldr	r2, [pc, #12]	; (8002cd0 <_ZN1V7SPIMainD1Ev+0x18>)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	601a      	str	r2, [r3, #0]
	}
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	0018      	movs	r0, r3
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	b002      	add	sp, #8
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	08004684 	.word	0x08004684

08002cd4 <_ZN1V7SPIMainD0Ev>:
	SPIMain::~SPIMain() {
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
	}
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	0018      	movs	r0, r3
 8002ce0:	f7ff ffea 	bl	8002cb8 <_ZN1V7SPIMainD1Ev>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	f001 fae2 	bl	80042b0 <_ZdlPv>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	0018      	movs	r0, r3
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	b002      	add	sp, #8
 8002cf4:	bd80      	pop	{r7, pc}
	...

08002cf8 <_ZN1V7SPIMain4sendEh>:

	void SPIMain::send( uint8_t mode ) {
 8002cf8:	b590      	push	{r4, r7, lr}
 8002cfa:	b087      	sub	sp, #28
 8002cfc:	af02      	add	r7, sp, #8
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	000a      	movs	r2, r1
 8002d02:	1cfb      	adds	r3, r7, #3
 8002d04:	701a      	strb	r2, [r3, #0]
		size_t tx_size = 0;
 8002d06:	2300      	movs	r3, #0
 8002d08:	60bb      	str	r3, [r7, #8]
		infra_ref.serialize( TX_data , &tx_size , mode );
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6858      	ldr	r0, [r3, #4]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	3308      	adds	r3, #8
 8002d12:	0019      	movs	r1, r3
 8002d14:	1cfb      	adds	r3, r7, #3
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2208      	movs	r2, #8
 8002d1a:	18ba      	adds	r2, r7, r2
 8002d1c:	f000 f9a0 	bl	8003060 <_ZN1V5infra9serializeEPcPjh>
		HAL_SPI_TransmitReceive(&hspi2 , (uint8_t*)TX_data , (uint8_t*)Main_rx_buf , tx_size , 2000 );
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	3308      	adds	r3, #8
 8002d24:	0019      	movs	r1, r3
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	b29c      	uxth	r4, r3
 8002d2a:	4a0e      	ldr	r2, [pc, #56]	; (8002d64 <_ZN1V7SPIMain4sendEh+0x6c>)
 8002d2c:	480e      	ldr	r0, [pc, #56]	; (8002d68 <_ZN1V7SPIMain4sendEh+0x70>)
 8002d2e:	23fa      	movs	r3, #250	; 0xfa
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	9300      	str	r3, [sp, #0]
 8002d34:	0023      	movs	r3, r4
 8002d36:	f7fe ff73 	bl	8001c20 <HAL_SPI_TransmitReceive>
		for( int i = 0 ; i < TX_BUFSIZE ; i++)
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	232c      	movs	r3, #44	; 0x2c
 8002d42:	33ff      	adds	r3, #255	; 0xff
 8002d44:	429a      	cmp	r2, r3
 8002d46:	dc09      	bgt.n	8002d5c <_ZN1V7SPIMain4sendEh+0x64>
			TX_data[i] = 0;
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	18d3      	adds	r3, r2, r3
 8002d4e:	3308      	adds	r3, #8
 8002d50:	2200      	movs	r2, #0
 8002d52:	701a      	strb	r2, [r3, #0]
		for( int i = 0 ; i < TX_BUFSIZE ; i++)
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	3301      	adds	r3, #1
 8002d58:	60fb      	str	r3, [r7, #12]
 8002d5a:	e7f0      	b.n	8002d3e <_ZN1V7SPIMain4sendEh+0x46>
	}
 8002d5c:	46c0      	nop			; (mov r8, r8)
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	b005      	add	sp, #20
 8002d62:	bd90      	pop	{r4, r7, pc}
 8002d64:	20000524 	.word	0x20000524
 8002d68:	20000744 	.word	0x20000744

08002d6c <_ZN1V7SPIMain6listenEv>:

	void SPIMain::listen() {
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b086      	sub	sp, #24
 8002d70:	af02      	add	r7, sp, #8
 8002d72:	6078      	str	r0, [r7, #4]
		char tx [8] = {0,0,0,0,0,0,0,0};
 8002d74:	2308      	movs	r3, #8
 8002d76:	18fb      	adds	r3, r7, r3
 8002d78:	0018      	movs	r0, r3
 8002d7a:	2308      	movs	r3, #8
 8002d7c:	001a      	movs	r2, r3
 8002d7e:	2100      	movs	r1, #0
 8002d80:	f001 fad1 	bl	8004326 <memset>
		HAL_SPIEx_FlushRxFifo(&hspi2);
 8002d84:	4b09      	ldr	r3, [pc, #36]	; (8002dac <_ZN1V7SPIMain6listenEv+0x40>)
 8002d86:	0018      	movs	r0, r3
 8002d88:	f7ff fb7c 	bl	8002484 <HAL_SPIEx_FlushRxFifo>
		HAL_SPI_TransmitReceive(&hspi2 , (uint8_t*)tx ,  (uint8_t*)Main_rx_buf , INSTRUCTION_LENGTH , 100000 );
 8002d8c:	4a08      	ldr	r2, [pc, #32]	; (8002db0 <_ZN1V7SPIMain6listenEv+0x44>)
 8002d8e:	2308      	movs	r3, #8
 8002d90:	18f9      	adds	r1, r7, r3
 8002d92:	4806      	ldr	r0, [pc, #24]	; (8002dac <_ZN1V7SPIMain6listenEv+0x40>)
 8002d94:	4b07      	ldr	r3, [pc, #28]	; (8002db4 <_ZN1V7SPIMain6listenEv+0x48>)
 8002d96:	9300      	str	r3, [sp, #0]
 8002d98:	2305      	movs	r3, #5
 8002d9a:	f7fe ff41 	bl	8001c20 <HAL_SPI_TransmitReceive>
		process_commands();
 8002d9e:	f000 f80b 	bl	8002db8 <process_commands>
	}
 8002da2:	46c0      	nop			; (mov r8, r8)
 8002da4:	46bd      	mov	sp, r7
 8002da6:	b004      	add	sp, #16
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	46c0      	nop			; (mov r8, r8)
 8002dac:	20000744 	.word	0x20000744
 8002db0:	20000524 	.word	0x20000524
 8002db4:	000186a0 	.word	0x000186a0

08002db8 <process_commands>:
			}
		}
	}
 	*/
	inline void process_commands()		//berkez parancsok feldolgozsa
		{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
			if( strcmp((char*)Main_rx_buf , "dbgof" ) == 0)
 8002dbc:	4a1e      	ldr	r2, [pc, #120]	; (8002e38 <process_commands+0x80>)
 8002dbe:	4b1f      	ldr	r3, [pc, #124]	; (8002e3c <process_commands+0x84>)
 8002dc0:	0011      	movs	r1, r2
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	f7fd f9a0 	bl	8000108 <strcmp>
 8002dc8:	1e03      	subs	r3, r0, #0
 8002dca:	d103      	bne.n	8002dd4 <process_commands+0x1c>
			{
				tx_type = 0;
 8002dcc:	4b1c      	ldr	r3, [pc, #112]	; (8002e40 <process_commands+0x88>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	701a      	strb	r2, [r3, #0]
			}
			else if( strcmp((char*)Main_rx_buf , "calbl") == 0)
			{
				calibrate_black_flag = 1;
			}
		}
 8002dd2:	e02e      	b.n	8002e32 <process_commands+0x7a>
			else if( strcmp((char*)Main_rx_buf , "dbgon") == 0)
 8002dd4:	4a1b      	ldr	r2, [pc, #108]	; (8002e44 <process_commands+0x8c>)
 8002dd6:	4b19      	ldr	r3, [pc, #100]	; (8002e3c <process_commands+0x84>)
 8002dd8:	0011      	movs	r1, r2
 8002dda:	0018      	movs	r0, r3
 8002ddc:	f7fd f994 	bl	8000108 <strcmp>
 8002de0:	1e03      	subs	r3, r0, #0
 8002de2:	d103      	bne.n	8002dec <process_commands+0x34>
				tx_type = 1;
 8002de4:	4b16      	ldr	r3, [pc, #88]	; (8002e40 <process_commands+0x88>)
 8002de6:	2201      	movs	r2, #1
 8002de8:	701a      	strb	r2, [r3, #0]
		}
 8002dea:	e022      	b.n	8002e32 <process_commands+0x7a>
			else if( strcmp((char*)Main_rx_buf , "dataa") == 0)
 8002dec:	4a16      	ldr	r2, [pc, #88]	; (8002e48 <process_commands+0x90>)
 8002dee:	4b13      	ldr	r3, [pc, #76]	; (8002e3c <process_commands+0x84>)
 8002df0:	0011      	movs	r1, r2
 8002df2:	0018      	movs	r0, r3
 8002df4:	f7fd f988 	bl	8000108 <strcmp>
 8002df8:	1e03      	subs	r3, r0, #0
 8002dfa:	d103      	bne.n	8002e04 <process_commands+0x4c>
				data_requested_mainboard_flag = 1;
 8002dfc:	4b13      	ldr	r3, [pc, #76]	; (8002e4c <process_commands+0x94>)
 8002dfe:	2201      	movs	r2, #1
 8002e00:	701a      	strb	r2, [r3, #0]
		}
 8002e02:	e016      	b.n	8002e32 <process_commands+0x7a>
			else if( strcmp((char*)Main_rx_buf , "calwh") == 0)
 8002e04:	4a12      	ldr	r2, [pc, #72]	; (8002e50 <process_commands+0x98>)
 8002e06:	4b0d      	ldr	r3, [pc, #52]	; (8002e3c <process_commands+0x84>)
 8002e08:	0011      	movs	r1, r2
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	f7fd f97c 	bl	8000108 <strcmp>
 8002e10:	1e03      	subs	r3, r0, #0
 8002e12:	d103      	bne.n	8002e1c <process_commands+0x64>
				calibrate_white_flag = 1;
 8002e14:	4b0f      	ldr	r3, [pc, #60]	; (8002e54 <process_commands+0x9c>)
 8002e16:	2201      	movs	r2, #1
 8002e18:	701a      	strb	r2, [r3, #0]
		}
 8002e1a:	e00a      	b.n	8002e32 <process_commands+0x7a>
			else if( strcmp((char*)Main_rx_buf , "calbl") == 0)
 8002e1c:	4a0e      	ldr	r2, [pc, #56]	; (8002e58 <process_commands+0xa0>)
 8002e1e:	4b07      	ldr	r3, [pc, #28]	; (8002e3c <process_commands+0x84>)
 8002e20:	0011      	movs	r1, r2
 8002e22:	0018      	movs	r0, r3
 8002e24:	f7fd f970 	bl	8000108 <strcmp>
 8002e28:	1e03      	subs	r3, r0, #0
 8002e2a:	d102      	bne.n	8002e32 <process_commands+0x7a>
				calibrate_black_flag = 1;
 8002e2c:	4b0b      	ldr	r3, [pc, #44]	; (8002e5c <process_commands+0xa4>)
 8002e2e:	2201      	movs	r2, #1
 8002e30:	701a      	strb	r2, [r3, #0]
		}
 8002e32:	46c0      	nop			; (mov r8, r8)
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	080045e8 	.word	0x080045e8
 8002e3c:	20000524 	.word	0x20000524
 8002e40:	2000096a 	.word	0x2000096a
 8002e44:	080045f0 	.word	0x080045f0
 8002e48:	080045f8 	.word	0x080045f8
 8002e4c:	2000096b 	.word	0x2000096b
 8002e50:	08004600 	.word	0x08004600
 8002e54:	2000096c 	.word	0x2000096c
 8002e58:	08004608 	.word	0x08004608
 8002e5c:	2000096d 	.word	0x2000096d

08002e60 <_ZN9SPI_infraC1Ev>:
#include "stm32f0xx_hal.h"

extern SPI_HandleTypeDef hspi1;
extern volatile uint8_t infra_leds_ready_flag;

SPI_infra::SPI_infra() {
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	4a0b      	ldr	r2, [pc, #44]	; (8002e98 <_ZN9SPI_infraC1Ev+0x38>)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(infra_OE_GPIO_Port , infra_OE_Pin , GPIO_PIN_SET);	//kimenet engedlyezse, 0-ra aktv
 8002e6e:	2380      	movs	r3, #128	; 0x80
 8002e70:	0119      	lsls	r1, r3, #4
 8002e72:	2390      	movs	r3, #144	; 0x90
 8002e74:	05db      	lsls	r3, r3, #23
 8002e76:	2201      	movs	r2, #1
 8002e78:	0018      	movs	r0, r3
 8002e7a:	f7fe f909 	bl	8001090 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(infra_LE_GPIO_Port , infra_LE_Pin , GPIO_PIN_RESET);	//regiszterbe val ttlts jel, 1-re aktv
 8002e7e:	2380      	movs	r3, #128	; 0x80
 8002e80:	0159      	lsls	r1, r3, #5
 8002e82:	2390      	movs	r3, #144	; 0x90
 8002e84:	05db      	lsls	r3, r3, #23
 8002e86:	2200      	movs	r2, #0
 8002e88:	0018      	movs	r0, r3
 8002e8a:	f7fe f901 	bl	8001090 <HAL_GPIO_WritePin>
}
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	0018      	movs	r0, r3
 8002e92:	46bd      	mov	sp, r7
 8002e94:	b002      	add	sp, #8
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	08004694 	.word	0x08004694

08002e9c <_ZN9SPI_infraD1Ev>:

SPI_infra::~SPI_infra() {
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	4a03      	ldr	r2, [pc, #12]	; (8002eb4 <_ZN9SPI_infraD1Ev+0x18>)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	0018      	movs	r0, r3
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	b002      	add	sp, #8
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	08004694 	.word	0x08004694

08002eb8 <_ZN9SPI_infraD0Ev>:
SPI_infra::~SPI_infra() {
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
}
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	0018      	movs	r0, r3
 8002ec4:	f7ff ffea 	bl	8002e9c <_ZN9SPI_infraD1Ev>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f001 f9f0 	bl	80042b0 <_ZdlPv>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	b002      	add	sp, #8
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <_ZN1V5infraC1Ev>:
using namespace V;

extern ADC_HandleTypeDef hadc;
extern volatile uint8_t adc_ready_flag;;

infra::infra() {
 8002edc:	b590      	push	{r4, r7, lr}
 8002ede:	b089      	sub	sp, #36	; 0x24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	4a47      	ldr	r2, [pc, #284]	; (8003004 <_ZN1V5infraC1Ev+0x128>)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	601a      	str	r2, [r3, #0]
	//TODO kinullzni midnen tmbt
	for(int i = 0 ; i < 8 ; i++)
 8002eea:	2300      	movs	r3, #0
 8002eec:	61fb      	str	r3, [r7, #28]
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	2b07      	cmp	r3, #7
 8002ef2:	dc0b      	bgt.n	8002f0c <_ZN1V5infraC1Ev+0x30>
	{
		new_raw_adc_values[i] = 0;
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	33f0      	adds	r3, #240	; 0xf0
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	18d3      	adds	r3, r2, r3
 8002efe:	3304      	adds	r3, #4
 8002f00:	2200      	movs	r2, #0
 8002f02:	801a      	strh	r2, [r3, #0]
	for(int i = 0 ; i < 8 ; i++)
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	3301      	adds	r3, #1
 8002f08:	61fb      	str	r3, [r7, #28]
 8002f0a:	e7f0      	b.n	8002eee <_ZN1V5infraC1Ev+0x12>
	}
	for( int i = 0 ; i< 40 ; i++ )
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	61bb      	str	r3, [r7, #24]
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	2b27      	cmp	r3, #39	; 0x27
 8002f14:	dc0b      	bgt.n	8002f2e <_ZN1V5infraC1Ev+0x52>
	{
		calib_consts_white_front[i] = 0;
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	3340      	adds	r3, #64	; 0x40
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	18d3      	adds	r3, r2, r3
 8002f20:	3304      	adds	r3, #4
 8002f22:	2200      	movs	r2, #0
 8002f24:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i< 40 ; i++ )
 8002f26:	69bb      	ldr	r3, [r7, #24]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	61bb      	str	r3, [r7, #24]
 8002f2c:	e7f0      	b.n	8002f10 <_ZN1V5infraC1Ev+0x34>
	}
	for( int i = 0 ; i < 24 ; i++ )
 8002f2e:	2300      	movs	r3, #0
 8002f30:	617b      	str	r3, [r7, #20]
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	2b17      	cmp	r3, #23
 8002f36:	dc0b      	bgt.n	8002f50 <_ZN1V5infraC1Ev+0x74>
	{
		calib_consts_white_back[i] = 0;
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	3390      	adds	r3, #144	; 0x90
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	18d3      	adds	r3, r2, r3
 8002f42:	3304      	adds	r3, #4
 8002f44:	2200      	movs	r2, #0
 8002f46:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i < 24 ; i++ )
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	617b      	str	r3, [r7, #20]
 8002f4e:	e7f0      	b.n	8002f32 <_ZN1V5infraC1Ev+0x56>
	}
	for( int i = 0 ; i< 40 ; i++ )
 8002f50:	2300      	movs	r3, #0
 8002f52:	613b      	str	r3, [r7, #16]
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	2b27      	cmp	r3, #39	; 0x27
 8002f58:	dc0b      	bgt.n	8002f72 <_ZN1V5infraC1Ev+0x96>
	{
		calib_consts_black_front[i] = 0;
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	3368      	adds	r3, #104	; 0x68
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	18d3      	adds	r3, r2, r3
 8002f64:	3304      	adds	r3, #4
 8002f66:	2200      	movs	r2, #0
 8002f68:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i< 40 ; i++ )
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	613b      	str	r3, [r7, #16]
 8002f70:	e7f0      	b.n	8002f54 <_ZN1V5infraC1Ev+0x78>
	}
	for( int i = 0 ; i < 24 ; i++ )
 8002f72:	2300      	movs	r3, #0
 8002f74:	60fb      	str	r3, [r7, #12]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2b17      	cmp	r3, #23
 8002f7a:	dc0b      	bgt.n	8002f94 <_ZN1V5infraC1Ev+0xb8>
	{
		calib_consts_black_back[i] = 0;
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	33a8      	adds	r3, #168	; 0xa8
 8002f82:	005b      	lsls	r3, r3, #1
 8002f84:	18d3      	adds	r3, r2, r3
 8002f86:	3304      	adds	r3, #4
 8002f88:	2200      	movs	r2, #0
 8002f8a:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i < 24 ; i++ )
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	3301      	adds	r3, #1
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	e7f0      	b.n	8002f76 <_ZN1V5infraC1Ev+0x9a>
	}
	for( int i = 0 ; i < 64 ; i++ )
 8002f94:	2300      	movs	r3, #0
 8002f96:	60bb      	str	r3, [r7, #8]
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	2b3f      	cmp	r3, #63	; 0x3f
 8002f9c:	dc0b      	bgt.n	8002fb6 <_ZN1V5infraC1Ev+0xda>
	{
		active_sensors[i] = 0;
 8002f9e:	6879      	ldr	r1, [r7, #4]
 8002fa0:	23c2      	movs	r3, #194	; 0xc2
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	68ba      	ldr	r2, [r7, #8]
 8002fa6:	188a      	adds	r2, r1, r2
 8002fa8:	18d3      	adds	r3, r2, r3
 8002faa:	2200      	movs	r2, #0
 8002fac:	701a      	strb	r2, [r3, #0]
	for( int i = 0 ; i < 64 ; i++ )
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	60bb      	str	r3, [r7, #8]
 8002fb4:	e7f0      	b.n	8002f98 <_ZN1V5infraC1Ev+0xbc>
	}
	linepos_back = 0;
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	23ec      	movs	r3, #236	; 0xec
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	50d1      	str	r1, [r2, r3]
	linepos_front = 0;
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	23ea      	movs	r3, #234	; 0xea
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	50d1      	str	r1, [r2, r3]
	active_sensors_bitwise = 0;
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	23e4      	movs	r3, #228	; 0xe4
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	18d2      	adds	r2, r2, r3
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	2400      	movs	r4, #0
 8002fd6:	6013      	str	r3, [r2, #0]
 8002fd8:	6054      	str	r4, [r2, #4]
	num_active_sensors_front = 0;
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	23e8      	movs	r3, #232	; 0xe8
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	54d1      	strb	r1, [r2, r3]
	num_active_sensors_back = 0;
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	23d2      	movs	r3, #210	; 0xd2
 8002fe8:	33ff      	adds	r3, #255	; 0xff
 8002fea:	2100      	movs	r1, #0
 8002fec:	54d1      	strb	r1, [r2, r3]
	HAL_GPIO_WritePin(EN_sensors_GPIO_Port , EN_sensors_Pin , GPIO_PIN_RESET);	//MUX-ok engedlyezse, 0-ra aktv
 8002fee:	4b06      	ldr	r3, [pc, #24]	; (8003008 <_ZN1V5infraC1Ev+0x12c>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	2102      	movs	r1, #2
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f7fe f84b 	bl	8001090 <HAL_GPIO_WritePin>
}
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	46bd      	mov	sp, r7
 8003000:	b009      	add	sp, #36	; 0x24
 8003002:	bd90      	pop	{r4, r7, pc}
 8003004:	080046a4 	.word	0x080046a4
 8003008:	48000400 	.word	0x48000400

0800300c <_ZN1V5infraD1Ev>:

infra::~infra() {
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	4a03      	ldr	r2, [pc, #12]	; (8003024 <_ZN1V5infraD1Ev+0x18>)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	601a      	str	r2, [r3, #0]
}
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	0018      	movs	r0, r3
 800301e:	46bd      	mov	sp, r7
 8003020:	b002      	add	sp, #8
 8003022:	bd80      	pop	{r7, pc}
 8003024:	080046a4 	.word	0x080046a4

08003028 <_ZN1V5infraD0Ev>:
infra::~infra() {
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
}
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	0018      	movs	r0, r3
 8003034:	f7ff ffea 	bl	800300c <_ZN1V5infraD1Ev>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	0018      	movs	r0, r3
 800303c:	f001 f938 	bl	80042b0 <_ZdlPv>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	0018      	movs	r0, r3
 8003044:	46bd      	mov	sp, r7
 8003046:	b002      	add	sp, #8
 8003048:	bd80      	pop	{r7, pc}

0800304a <_ZN1V5infra16getActiveSensorsEv>:

uint64_t infra::getLineLocation(){
	return active_sensors_bitwise;
}
uint8_t* infra::getActiveSensors() {
 800304a:	b580      	push	{r7, lr}
 800304c:	b082      	sub	sp, #8
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
	return active_sensors;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	3385      	adds	r3, #133	; 0x85
 8003056:	33ff      	adds	r3, #255	; 0xff
}
 8003058:	0018      	movs	r0, r3
 800305a:	46bd      	mov	sp, r7
 800305c:	b002      	add	sp, #8
 800305e:	bd80      	pop	{r7, pc}

08003060 <_ZN1V5infra9serializeEPcPjh>:


void infra::serialize(char* ret , size_t* tx_size , uint8_t mode) {
 8003060:	b580      	push	{r7, lr}
 8003062:	b092      	sub	sp, #72	; 0x48
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]
 800306c:	001a      	movs	r2, r3
 800306e:	1cfb      	adds	r3, r7, #3
 8003070:	701a      	strb	r2, [r3, #0]

	char buf [50];
	switch(mode)
 8003072:	1cfb      	adds	r3, r7, #3
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	2b01      	cmp	r3, #1
 8003078:	d055      	beq.n	8003126 <_ZN1V5infra9serializeEPcPjh+0xc6>
 800307a:	dc02      	bgt.n	8003082 <_ZN1V5infra9serializeEPcPjh+0x22>
 800307c:	2b00      	cmp	r3, #0
 800307e:	d007      	beq.n	8003090 <_ZN1V5infra9serializeEPcPjh+0x30>
			memcpy( ret , calib_consts_black_front , 40*2);
			memcpy( ret + 40*2 , calib_consts_black_back , 2*24);
			*tx_size = 40*2 + 2*24;
			break;
	}
}
 8003080:	e0e8      	b.n	8003254 <_ZN1V5infra9serializeEPcPjh+0x1f4>
	switch(mode)
 8003082:	2b02      	cmp	r3, #2
 8003084:	d100      	bne.n	8003088 <_ZN1V5infra9serializeEPcPjh+0x28>
 8003086:	e0cf      	b.n	8003228 <_ZN1V5infra9serializeEPcPjh+0x1c8>
 8003088:	2b03      	cmp	r3, #3
 800308a:	d100      	bne.n	800308e <_ZN1V5infra9serializeEPcPjh+0x2e>
 800308c:	e0b6      	b.n	80031fc <_ZN1V5infra9serializeEPcPjh+0x19c>
}
 800308e:	e0e1      	b.n	8003254 <_ZN1V5infra9serializeEPcPjh+0x1f4>
			memcpy(ret , &linepos_front , sizeof(linepos_front));
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	33d5      	adds	r3, #213	; 0xd5
 8003094:	33ff      	adds	r3, #255	; 0xff
 8003096:	0019      	movs	r1, r3
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	2204      	movs	r2, #4
 800309c:	0018      	movs	r0, r3
 800309e:	f001 f939 	bl	8004314 <memcpy>
			*tx_size += sizeof(linepos_front);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	1d1a      	adds	r2, r3, #4
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size , &linepos_back , sizeof(linepos_back));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68ba      	ldr	r2, [r7, #8]
 80030b2:	18d0      	adds	r0, r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	33d9      	adds	r3, #217	; 0xd9
 80030b8:	33ff      	adds	r3, #255	; 0xff
 80030ba:	2204      	movs	r2, #4
 80030bc:	0019      	movs	r1, r3
 80030be:	f001 f929 	bl	8004314 <memcpy>
			*tx_size += sizeof(linepos_back);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	1d1a      	adds	r2, r3, #4
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &angle , sizeof(angle));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68ba      	ldr	r2, [r7, #8]
 80030d2:	18d0      	adds	r0, r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	33dd      	adds	r3, #221	; 0xdd
 80030d8:	33ff      	adds	r3, #255	; 0xff
 80030da:	2204      	movs	r2, #4
 80030dc:	0019      	movs	r1, r3
 80030de:	f001 f919 	bl	8004314 <memcpy>
			*tx_size += sizeof(angle);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	1d1a      	adds	r2, r3, #4
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &num_active_sensors_front , sizeof(num_active_sensors_front));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68ba      	ldr	r2, [r7, #8]
 80030f2:	18d3      	adds	r3, r2, r3
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	32d1      	adds	r2, #209	; 0xd1
 80030f8:	32ff      	adds	r2, #255	; 0xff
 80030fa:	7812      	ldrb	r2, [r2, #0]
 80030fc:	701a      	strb	r2, [r3, #0]
			*tx_size += sizeof(num_active_sensors_front);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	1c5a      	adds	r2, r3, #1
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &num_active_sensors_back , sizeof(num_active_sensors_back));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68ba      	ldr	r2, [r7, #8]
 800310e:	18d3      	adds	r3, r2, r3
 8003110:	68fa      	ldr	r2, [r7, #12]
 8003112:	32d2      	adds	r2, #210	; 0xd2
 8003114:	32ff      	adds	r2, #255	; 0xff
 8003116:	7812      	ldrb	r2, [r2, #0]
 8003118:	701a      	strb	r2, [r3, #0]
			*tx_size += sizeof(num_active_sensors_back);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	601a      	str	r2, [r3, #0]
			break;
 8003124:	e096      	b.n	8003254 <_ZN1V5infra9serializeEPcPjh+0x1f4>
			memcpy(ret , &linepos_front , sizeof(linepos_front));
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	33d5      	adds	r3, #213	; 0xd5
 800312a:	33ff      	adds	r3, #255	; 0xff
 800312c:	0019      	movs	r1, r3
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	2204      	movs	r2, #4
 8003132:	0018      	movs	r0, r3
 8003134:	f001 f8ee 	bl	8004314 <memcpy>
			*tx_size += sizeof(linepos_front);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	1d1a      	adds	r2, r3, #4
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size , &linepos_back , sizeof(linepos_back));
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	68ba      	ldr	r2, [r7, #8]
 8003148:	18d0      	adds	r0, r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	33d9      	adds	r3, #217	; 0xd9
 800314e:	33ff      	adds	r3, #255	; 0xff
 8003150:	2204      	movs	r2, #4
 8003152:	0019      	movs	r1, r3
 8003154:	f001 f8de 	bl	8004314 <memcpy>
			*tx_size += sizeof(linepos_back);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	1d1a      	adds	r2, r3, #4
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &angle , sizeof(angle));
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	68ba      	ldr	r2, [r7, #8]
 8003168:	18d0      	adds	r0, r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	33dd      	adds	r3, #221	; 0xdd
 800316e:	33ff      	adds	r3, #255	; 0xff
 8003170:	2204      	movs	r2, #4
 8003172:	0019      	movs	r1, r3
 8003174:	f001 f8ce 	bl	8004314 <memcpy>
			*tx_size += sizeof(angle);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	1d1a      	adds	r2, r3, #4
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &num_active_sensors_front , sizeof(num_active_sensors_front));
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	68ba      	ldr	r2, [r7, #8]
 8003188:	18d3      	adds	r3, r2, r3
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	32d1      	adds	r2, #209	; 0xd1
 800318e:	32ff      	adds	r2, #255	; 0xff
 8003190:	7812      	ldrb	r2, [r2, #0]
 8003192:	701a      	strb	r2, [r3, #0]
			*tx_size += sizeof(num_active_sensors_front);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	1c5a      	adds	r2, r3, #1
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	601a      	str	r2, [r3, #0]
			memcpy(ret + *tx_size, &num_active_sensors_back , sizeof(num_active_sensors_back));
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	18d3      	adds	r3, r2, r3
 80031a6:	68fa      	ldr	r2, [r7, #12]
 80031a8:	32d2      	adds	r2, #210	; 0xd2
 80031aa:	32ff      	adds	r2, #255	; 0xff
 80031ac:	7812      	ldrb	r2, [r2, #0]
 80031ae:	701a      	strb	r2, [r3, #0]
			*tx_size += sizeof(num_active_sensors_back);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	601a      	str	r2, [r3, #0]
			memcpy( ret + *tx_size , compensated_adc_front , compensated_adc_front_arraybytesize);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68ba      	ldr	r2, [r7, #8]
 80031c0:	18d0      	adds	r0, r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	3304      	adds	r3, #4
 80031c6:	22a0      	movs	r2, #160	; 0xa0
 80031c8:	0019      	movs	r1, r3
 80031ca:	f001 f8a3 	bl	8004314 <memcpy>
			*tx_size += compensated_adc_front_arraybytesize;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	33a0      	adds	r3, #160	; 0xa0
 80031d4:	001a      	movs	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	601a      	str	r2, [r3, #0]
			memcpy( ret + *tx_size , compensated_adc_back , compensated_adc_back_arraybytesize);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68ba      	ldr	r2, [r7, #8]
 80031e0:	18d0      	adds	r0, r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	3354      	adds	r3, #84	; 0x54
 80031e6:	2260      	movs	r2, #96	; 0x60
 80031e8:	0019      	movs	r1, r3
 80031ea:	f001 f893 	bl	8004314 <memcpy>
			*tx_size += compensated_adc_back_arraybytesize;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	3360      	adds	r3, #96	; 0x60
 80031f4:	001a      	movs	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	601a      	str	r2, [r3, #0]
			break;
 80031fa:	e02b      	b.n	8003254 <_ZN1V5infra9serializeEPcPjh+0x1f4>
			memcpy( ret , calib_consts_white_front , 40*2);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	3384      	adds	r3, #132	; 0x84
 8003200:	0019      	movs	r1, r3
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	2250      	movs	r2, #80	; 0x50
 8003206:	0018      	movs	r0, r3
 8003208:	f001 f884 	bl	8004314 <memcpy>
			memcpy( ret + 40*2 , calib_consts_white_back , 2*24);
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	3350      	adds	r3, #80	; 0x50
 8003210:	0018      	movs	r0, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	3325      	adds	r3, #37	; 0x25
 8003216:	33ff      	adds	r3, #255	; 0xff
 8003218:	2230      	movs	r2, #48	; 0x30
 800321a:	0019      	movs	r1, r3
 800321c:	f001 f87a 	bl	8004314 <memcpy>
			*tx_size = 40*2 + 2*24;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2280      	movs	r2, #128	; 0x80
 8003224:	601a      	str	r2, [r3, #0]
			break;
 8003226:	e015      	b.n	8003254 <_ZN1V5infra9serializeEPcPjh+0x1f4>
			memcpy( ret , calib_consts_black_front , 40*2);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	33d4      	adds	r3, #212	; 0xd4
 800322c:	0019      	movs	r1, r3
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	2250      	movs	r2, #80	; 0x50
 8003232:	0018      	movs	r0, r3
 8003234:	f001 f86e 	bl	8004314 <memcpy>
			memcpy( ret + 40*2 , calib_consts_black_back , 2*24);
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	3350      	adds	r3, #80	; 0x50
 800323c:	0018      	movs	r0, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	3355      	adds	r3, #85	; 0x55
 8003242:	33ff      	adds	r3, #255	; 0xff
 8003244:	2230      	movs	r2, #48	; 0x30
 8003246:	0019      	movs	r1, r3
 8003248:	f001 f864 	bl	8004314 <memcpy>
			*tx_size = 40*2 + 2*24;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2280      	movs	r2, #128	; 0x80
 8003250:	601a      	str	r2, [r3, #0]
			break;
 8003252:	46c0      	nop			; (mov r8, r8)
}
 8003254:	46c0      	nop			; (mov r8, r8)
 8003256:	46bd      	mov	sp, r7
 8003258:	b012      	add	sp, #72	; 0x48
 800325a:	bd80      	pop	{r7, pc}

0800325c <_ZN1V5infra17setValuesForDebugEfffhh>:
	else
		angle_dir = right;

}

void infra::setValuesForDebug(float linepos_front, float linepos_back, float angle, uint8_t num_front, uint8_t num_back) {
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
 8003268:	603b      	str	r3, [r7, #0]
	this->linepos_front = linepos_front;
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	23ea      	movs	r3, #234	; 0xea
 800326e:	005b      	lsls	r3, r3, #1
 8003270:	68b9      	ldr	r1, [r7, #8]
 8003272:	50d1      	str	r1, [r2, r3]
	this->linepos_back = linepos_back;
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	23ec      	movs	r3, #236	; 0xec
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	6879      	ldr	r1, [r7, #4]
 800327c:	50d1      	str	r1, [r2, r3]
	this->angle = angle;
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	23ee      	movs	r3, #238	; 0xee
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	6839      	ldr	r1, [r7, #0]
 8003286:	50d1      	str	r1, [r2, r3]
	this->num_active_sensors_back = num_back;
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	231c      	movs	r3, #28
 800328c:	18f9      	adds	r1, r7, r3
 800328e:	23d2      	movs	r3, #210	; 0xd2
 8003290:	33ff      	adds	r3, #255	; 0xff
 8003292:	7809      	ldrb	r1, [r1, #0]
 8003294:	54d1      	strb	r1, [r2, r3]
	this->num_active_sensors_front = num_front;
 8003296:	68fa      	ldr	r2, [r7, #12]
 8003298:	2318      	movs	r3, #24
 800329a:	18f9      	adds	r1, r7, r3
 800329c:	23e8      	movs	r3, #232	; 0xe8
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	7809      	ldrb	r1, [r1, #0]
 80032a2:	54d1      	strb	r1, [r2, r3]
}
 80032a4:	46c0      	nop			; (mov r8, r8)
 80032a6:	46bd      	mov	sp, r7
 80032a8:	b004      	add	sp, #16
 80032aa:	bd80      	pop	{r7, pc}

080032ac <_ZN1V5infra16setCalibForDebugEv>:

void infra::setCalibForDebug() {
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b088      	sub	sp, #32
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
	for( int i = 0 ; i< 40 ; i++ )
 80032b4:	2300      	movs	r3, #0
 80032b6:	61fb      	str	r3, [r7, #28]
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	2b27      	cmp	r3, #39	; 0x27
 80032bc:	dc0b      	bgt.n	80032d6 <_ZN1V5infra16setCalibForDebugEv+0x2a>
	{
		calib_consts_white_front[i] = 11;
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	3340      	adds	r3, #64	; 0x40
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	18d3      	adds	r3, r2, r3
 80032c8:	3304      	adds	r3, #4
 80032ca:	220b      	movs	r2, #11
 80032cc:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i< 40 ; i++ )
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	3301      	adds	r3, #1
 80032d2:	61fb      	str	r3, [r7, #28]
 80032d4:	e7f0      	b.n	80032b8 <_ZN1V5infra16setCalibForDebugEv+0xc>
	}
	for( int i = 0 ; i < 24 ; i++ )
 80032d6:	2300      	movs	r3, #0
 80032d8:	61bb      	str	r3, [r7, #24]
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	2b17      	cmp	r3, #23
 80032de:	dc0b      	bgt.n	80032f8 <_ZN1V5infra16setCalibForDebugEv+0x4c>
	{
		calib_consts_white_back[i] = 22;
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	3390      	adds	r3, #144	; 0x90
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	18d3      	adds	r3, r2, r3
 80032ea:	3304      	adds	r3, #4
 80032ec:	2216      	movs	r2, #22
 80032ee:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i < 24 ; i++ )
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	3301      	adds	r3, #1
 80032f4:	61bb      	str	r3, [r7, #24]
 80032f6:	e7f0      	b.n	80032da <_ZN1V5infra16setCalibForDebugEv+0x2e>
	}
	for( int i = 0 ; i< 40 ; i++ )
 80032f8:	2300      	movs	r3, #0
 80032fa:	617b      	str	r3, [r7, #20]
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	2b27      	cmp	r3, #39	; 0x27
 8003300:	dc0b      	bgt.n	800331a <_ZN1V5infra16setCalibForDebugEv+0x6e>
	{
		calib_consts_black_front[i] = 33;
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	3368      	adds	r3, #104	; 0x68
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	18d3      	adds	r3, r2, r3
 800330c:	3304      	adds	r3, #4
 800330e:	2221      	movs	r2, #33	; 0x21
 8003310:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i< 40 ; i++ )
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	3301      	adds	r3, #1
 8003316:	617b      	str	r3, [r7, #20]
 8003318:	e7f0      	b.n	80032fc <_ZN1V5infra16setCalibForDebugEv+0x50>
	}
	for( int i = 0 ; i < 24 ; i++ )
 800331a:	2300      	movs	r3, #0
 800331c:	613b      	str	r3, [r7, #16]
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	2b17      	cmp	r3, #23
 8003322:	dc0b      	bgt.n	800333c <_ZN1V5infra16setCalibForDebugEv+0x90>
	{
		calib_consts_black_back[i] = 44;
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	33a8      	adds	r3, #168	; 0xa8
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	18d3      	adds	r3, r2, r3
 800332e:	3304      	adds	r3, #4
 8003330:	222c      	movs	r2, #44	; 0x2c
 8003332:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i < 24 ; i++ )
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	3301      	adds	r3, #1
 8003338:	613b      	str	r3, [r7, #16]
 800333a:	e7f0      	b.n	800331e <_ZN1V5infra16setCalibForDebugEv+0x72>
	}
	for( int i = 0 ; i < 24 ; i++ )
 800333c:	2300      	movs	r3, #0
 800333e:	60fb      	str	r3, [r7, #12]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2b17      	cmp	r3, #23
 8003344:	dc0b      	bgt.n	800335e <_ZN1V5infra16setCalibForDebugEv+0xb2>
	{
		compensated_adc_back[i] = 55;
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	3328      	adds	r3, #40	; 0x28
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	18d3      	adds	r3, r2, r3
 8003350:	3304      	adds	r3, #4
 8003352:	2237      	movs	r2, #55	; 0x37
 8003354:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i < 24 ; i++ )
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	3301      	adds	r3, #1
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	e7f0      	b.n	8003340 <_ZN1V5infra16setCalibForDebugEv+0x94>
	}
	for( int i = 0 ; i < 24 ; i++ )
 800335e:	2300      	movs	r3, #0
 8003360:	60bb      	str	r3, [r7, #8]
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	2b17      	cmp	r3, #23
 8003366:	dc0a      	bgt.n	800337e <_ZN1V5infra16setCalibForDebugEv+0xd2>
	{
		compensated_adc_front[i] = 66;
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	18d3      	adds	r3, r2, r3
 8003370:	3304      	adds	r3, #4
 8003372:	2242      	movs	r2, #66	; 0x42
 8003374:	801a      	strh	r2, [r3, #0]
	for( int i = 0 ; i < 24 ; i++ )
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	3301      	adds	r3, #1
 800337a:	60bb      	str	r3, [r7, #8]
 800337c:	e7f1      	b.n	8003362 <_ZN1V5infra16setCalibForDebugEv+0xb6>
	}

}
 800337e:	46c0      	nop			; (mov r8, r8)
 8003380:	46bd      	mov	sp, r7
 8003382:	b008      	add	sp, #32
 8003384:	bd80      	pop	{r7, pc}
	...

08003388 <_ZN1V14FeedbackDriverC1ERNS_5infraE>:
	infra& infra_ref;
	uint8_t brightness;
	float vonalpoz;
	int asd;
public:
	FeedbackDriver(V::infra& infra): infra_ref(infra) {};
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
 8003392:	4a05      	ldr	r2, [pc, #20]	; (80033a8 <_ZN1V14FeedbackDriverC1ERNS_5infraE+0x20>)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	683a      	ldr	r2, [r7, #0]
 800339c:	605a      	str	r2, [r3, #4]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	0018      	movs	r0, r3
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b002      	add	sp, #8
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	08004674 	.word	0x08004674

080033ac <_ZN1V7SPIMainC1ERNS_5infraE>:
class SPIMain{
private:
	V::infra& infra_ref;
	char TX_data [TX_BUFSIZE];
public:
	SPIMain(V::infra& infra): infra_ref(infra) {};
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
 80033b6:	4a05      	ldr	r2, [pc, #20]	; (80033cc <_ZN1V7SPIMainC1ERNS_5infraE+0x20>)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	601a      	str	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	683a      	ldr	r2, [r7, #0]
 80033c0:	605a      	str	r2, [r3, #4]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	0018      	movs	r0, r3
 80033c6:	46bd      	mov	sp, r7
 80033c8:	b002      	add	sp, #8
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	08004684 	.word	0x08004684

080033d0 <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 80033d0:	b590      	push	{r4, r7, lr}
 80033d2:	4c76      	ldr	r4, [pc, #472]	; (80035ac <main+0x1dc>)
 80033d4:	44a5      	add	sp, r4
 80033d6:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80033d8:	f7fc ff2c 	bl	8000234 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80033dc:	f000 f8fc 	bl	80035d8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80033e0:	f000 fb54 	bl	8003a8c <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80033e4:	f000 fb24 	bl	8003a30 <_ZL11MX_DMA_Initv>
  MX_ADC_Init();
 80033e8:	f000 f986 	bl	80036f8 <_ZL11MX_ADC_Initv>
  MX_SPI1_Init();
 80033ec:	f000 fa8e 	bl	800390c <_ZL12MX_SPI1_Initv>
  MX_SPI2_Init();
 80033f0:	f000 fad8 	bl	80039a4 <_ZL12MX_SPI2_Initv>
  //HAL_TIM_Base_Start_IT(&htim6);


  /* USER CODE BEGIN 2 */

  infra infra;
 80033f4:	23c4      	movs	r3, #196	; 0xc4
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	18fb      	adds	r3, r7, r3
 80033fa:	0018      	movs	r0, r3
 80033fc:	f7ff fd6e 	bl	8002edc <_ZN1V5infraC1Ev>
  SPI_infra spi_infra;
 8003400:	23be      	movs	r3, #190	; 0xbe
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	18fb      	adds	r3, r7, r3
 8003406:	0018      	movs	r0, r3
 8003408:	f7ff fd2a 	bl	8002e60 <_ZN9SPI_infraC1Ev>
  SPIMain SPIMain(infra);
 800340c:	23c4      	movs	r3, #196	; 0xc4
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	18fa      	adds	r2, r7, r3
 8003412:	2348      	movs	r3, #72	; 0x48
 8003414:	18fb      	adds	r3, r7, r3
 8003416:	0011      	movs	r1, r2
 8003418:	0018      	movs	r0, r3
 800341a:	f7ff ffc7 	bl	80033ac <_ZN1V7SPIMainC1ERNS_5infraE>
  FeedbackDriver pinkleds(infra);
 800341e:	23c4      	movs	r3, #196	; 0xc4
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	18fa      	adds	r2, r7, r3
 8003424:	2334      	movs	r3, #52	; 0x34
 8003426:	18fb      	adds	r3, r7, r3
 8003428:	0011      	movs	r1, r2
 800342a:	0018      	movs	r0, r3
 800342c:	f7ff ffac 	bl	8003388 <_ZN1V14FeedbackDriverC1ERNS_5infraE>


  //__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);							//OE engedlyezse
  adc_ready_flag = 0;
 8003430:	4b5f      	ldr	r3, [pc, #380]	; (80035b0 <main+0x1e0>)
 8003432:	2200      	movs	r2, #0
 8003434:	701a      	strb	r2, [r3, #0]
  infra_leds_ready_flag = 0;
 8003436:	4b5f      	ldr	r3, [pc, #380]	; (80035b4 <main+0x1e4>)
 8003438:	2200      	movs	r2, #0
 800343a:	701a      	strb	r2, [r3, #0]

  uint8_t* asd = (uint8_t*)"asd\n";
 800343c:	4b5e      	ldr	r3, [pc, #376]	; (80035b8 <main+0x1e8>)
 800343e:	22e1      	movs	r2, #225	; 0xe1
 8003440:	0092      	lsls	r2, r2, #2
 8003442:	18ba      	adds	r2, r7, r2
 8003444:	6013      	str	r3, [r2, #0]
			  pinkleds.driveLeds();
	  }
	  */


	  infra.setValuesForDebug(22.22 , 33.33 , 1.235 , 3 , 16);
 8003446:	4c5d      	ldr	r4, [pc, #372]	; (80035bc <main+0x1ec>)
 8003448:	4a5d      	ldr	r2, [pc, #372]	; (80035c0 <main+0x1f0>)
 800344a:	495e      	ldr	r1, [pc, #376]	; (80035c4 <main+0x1f4>)
 800344c:	23c4      	movs	r3, #196	; 0xc4
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	18f8      	adds	r0, r7, r3
 8003452:	2310      	movs	r3, #16
 8003454:	9301      	str	r3, [sp, #4]
 8003456:	2303      	movs	r3, #3
 8003458:	9300      	str	r3, [sp, #0]
 800345a:	1c23      	adds	r3, r4, #0
 800345c:	f7ff fefe 	bl	800325c <_ZN1V5infra17setValuesForDebugEfffhh>
	  infra.setCalibForDebug();
 8003460:	23c4      	movs	r3, #196	; 0xc4
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	18fb      	adds	r3, r7, r3
 8003466:	0018      	movs	r0, r3
 8003468:	f7ff ff20 	bl	80032ac <_ZN1V5infra16setCalibForDebugEv>

	  SPIMain.listen();
 800346c:	2348      	movs	r3, #72	; 0x48
 800346e:	18fb      	adds	r3, r7, r3
 8003470:	0018      	movs	r0, r3
 8003472:	f7ff fc7b 	bl	8002d6c <_ZN1V7SPIMain6listenEv>
	  while(data_requested_mainboard_flag == 0 && calibrate_black_flag == 0 && calibrate_white_flag == 0);
 8003476:	4b54      	ldr	r3, [pc, #336]	; (80035c8 <main+0x1f8>)
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b00      	cmp	r3, #0
 800347e:	d10b      	bne.n	8003498 <main+0xc8>
 8003480:	4b52      	ldr	r3, [pc, #328]	; (80035cc <main+0x1fc>)
 8003482:	781b      	ldrb	r3, [r3, #0]
 8003484:	b2db      	uxtb	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d106      	bne.n	8003498 <main+0xc8>
 800348a:	4b51      	ldr	r3, [pc, #324]	; (80035d0 <main+0x200>)
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	b2db      	uxtb	r3, r3
 8003490:	2b00      	cmp	r3, #0
 8003492:	d101      	bne.n	8003498 <main+0xc8>
 8003494:	2301      	movs	r3, #1
 8003496:	e000      	b.n	800349a <main+0xca>
 8003498:	2300      	movs	r3, #0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d000      	beq.n	80034a0 <main+0xd0>
 800349e:	e7ea      	b.n	8003476 <main+0xa6>
	  if( data_requested_mainboard_flag ==  1)
 80034a0:	4b49      	ldr	r3, [pc, #292]	; (80035c8 <main+0x1f8>)
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	3b01      	subs	r3, #1
 80034a8:	425a      	negs	r2, r3
 80034aa:	4153      	adcs	r3, r2
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d031      	beq.n	8003516 <main+0x146>
	  {

		  if( tx_type == 0 )
 80034b2:	4b48      	ldr	r3, [pc, #288]	; (80035d4 <main+0x204>)
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d116      	bne.n	80034e8 <main+0x118>
		  {
			  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_SET);
 80034ba:	2380      	movs	r3, #128	; 0x80
 80034bc:	0099      	lsls	r1, r3, #2
 80034be:	2390      	movs	r3, #144	; 0x90
 80034c0:	05db      	lsls	r3, r3, #23
 80034c2:	2201      	movs	r2, #1
 80034c4:	0018      	movs	r0, r3
 80034c6:	f7fd fde3 	bl	8001090 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_RESET);
 80034ca:	2380      	movs	r3, #128	; 0x80
 80034cc:	0099      	lsls	r1, r3, #2
 80034ce:	2390      	movs	r3, #144	; 0x90
 80034d0:	05db      	lsls	r3, r3, #23
 80034d2:	2200      	movs	r2, #0
 80034d4:	0018      	movs	r0, r3
 80034d6:	f7fd fddb 	bl	8001090 <HAL_GPIO_WritePin>
			  SPIMain.send(DATA_NORMAL);
 80034da:	2348      	movs	r3, #72	; 0x48
 80034dc:	18fb      	adds	r3, r7, r3
 80034de:	2100      	movs	r1, #0
 80034e0:	0018      	movs	r0, r3
 80034e2:	f7ff fc09 	bl	8002cf8 <_ZN1V7SPIMain4sendEh>
 80034e6:	e05b      	b.n	80035a0 <main+0x1d0>
		  }
		  else
		  {
			  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_SET);
 80034e8:	2380      	movs	r3, #128	; 0x80
 80034ea:	0099      	lsls	r1, r3, #2
 80034ec:	2390      	movs	r3, #144	; 0x90
 80034ee:	05db      	lsls	r3, r3, #23
 80034f0:	2201      	movs	r2, #1
 80034f2:	0018      	movs	r0, r3
 80034f4:	f7fd fdcc 	bl	8001090 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_RESET);
 80034f8:	2380      	movs	r3, #128	; 0x80
 80034fa:	0099      	lsls	r1, r3, #2
 80034fc:	2390      	movs	r3, #144	; 0x90
 80034fe:	05db      	lsls	r3, r3, #23
 8003500:	2200      	movs	r2, #0
 8003502:	0018      	movs	r0, r3
 8003504:	f7fd fdc4 	bl	8001090 <HAL_GPIO_WritePin>
			  SPIMain.send(DATA_DEBUG);
 8003508:	2348      	movs	r3, #72	; 0x48
 800350a:	18fb      	adds	r3, r7, r3
 800350c:	2101      	movs	r1, #1
 800350e:	0018      	movs	r0, r3
 8003510:	f7ff fbf2 	bl	8002cf8 <_ZN1V7SPIMain4sendEh>
 8003514:	e044      	b.n	80035a0 <main+0x1d0>
		  }

	  }
	  else if( calibrate_black_flag == 1 )
 8003516:	4b2d      	ldr	r3, [pc, #180]	; (80035cc <main+0x1fc>)
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	b2db      	uxtb	r3, r3
 800351c:	3b01      	subs	r3, #1
 800351e:	425a      	negs	r2, r3
 8003520:	4153      	adcs	r3, r2
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	d019      	beq.n	800355c <main+0x18c>
	  {
		  calibrate_black_flag = 0;
 8003528:	4b28      	ldr	r3, [pc, #160]	; (80035cc <main+0x1fc>)
 800352a:	2200      	movs	r2, #0
 800352c:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_SET);
 800352e:	2380      	movs	r3, #128	; 0x80
 8003530:	0099      	lsls	r1, r3, #2
 8003532:	2390      	movs	r3, #144	; 0x90
 8003534:	05db      	lsls	r3, r3, #23
 8003536:	2201      	movs	r2, #1
 8003538:	0018      	movs	r0, r3
 800353a:	f7fd fda9 	bl	8001090 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_RESET);
 800353e:	2380      	movs	r3, #128	; 0x80
 8003540:	0099      	lsls	r1, r3, #2
 8003542:	2390      	movs	r3, #144	; 0x90
 8003544:	05db      	lsls	r3, r3, #23
 8003546:	2200      	movs	r2, #0
 8003548:	0018      	movs	r0, r3
 800354a:	f7fd fda1 	bl	8001090 <HAL_GPIO_WritePin>
		  SPIMain.send(CALIB_CONST_BLACK);
 800354e:	2348      	movs	r3, #72	; 0x48
 8003550:	18fb      	adds	r3, r7, r3
 8003552:	2103      	movs	r1, #3
 8003554:	0018      	movs	r0, r3
 8003556:	f7ff fbcf 	bl	8002cf8 <_ZN1V7SPIMain4sendEh>
 800355a:	e021      	b.n	80035a0 <main+0x1d0>
	  }
	  else if( calibrate_white_flag == 1 )
 800355c:	4b1c      	ldr	r3, [pc, #112]	; (80035d0 <main+0x200>)
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	b2db      	uxtb	r3, r3
 8003562:	3b01      	subs	r3, #1
 8003564:	425a      	negs	r2, r3
 8003566:	4153      	adcs	r3, r2
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d018      	beq.n	80035a0 <main+0x1d0>
	  {
		  calibrate_white_flag = 0;
 800356e:	4b18      	ldr	r3, [pc, #96]	; (80035d0 <main+0x200>)
 8003570:	2200      	movs	r2, #0
 8003572:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_SET);
 8003574:	2380      	movs	r3, #128	; 0x80
 8003576:	0099      	lsls	r1, r3, #2
 8003578:	2390      	movs	r3, #144	; 0x90
 800357a:	05db      	lsls	r3, r3, #23
 800357c:	2201      	movs	r2, #1
 800357e:	0018      	movs	r0, r3
 8003580:	f7fd fd86 	bl	8001090 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_RESET);
 8003584:	2380      	movs	r3, #128	; 0x80
 8003586:	0099      	lsls	r1, r3, #2
 8003588:	2390      	movs	r3, #144	; 0x90
 800358a:	05db      	lsls	r3, r3, #23
 800358c:	2200      	movs	r2, #0
 800358e:	0018      	movs	r0, r3
 8003590:	f7fd fd7e 	bl	8001090 <HAL_GPIO_WritePin>
		  SPIMain.send(CALIB_CONST_WHITE);
 8003594:	2348      	movs	r3, #72	; 0x48
 8003596:	18fb      	adds	r3, r7, r3
 8003598:	2102      	movs	r1, #2
 800359a:	0018      	movs	r0, r3
 800359c:	f7ff fbac 	bl	8002cf8 <_ZN1V7SPIMain4sendEh>
	  }
	  pinkleds.driveLeds();
 80035a0:	2334      	movs	r3, #52	; 0x34
 80035a2:	18fb      	adds	r3, r7, r3
 80035a4:	0018      	movs	r0, r3
 80035a6:	f7ff fb2d 	bl	8002c04 <_ZN1V14FeedbackDriver9driveLedsEv>
	  infra.setValuesForDebug(22.22 , 33.33 , 1.235 , 3 , 16);
 80035aa:	e74c      	b.n	8003446 <main+0x76>
 80035ac:	fffffc6c 	.word	0xfffffc6c
 80035b0:	20000968 	.word	0x20000968
 80035b4:	20000969 	.word	0x20000969
 80035b8:	08004610 	.word	0x08004610
 80035bc:	3f9e147b 	.word	0x3f9e147b
 80035c0:	420551ec 	.word	0x420551ec
 80035c4:	41b1c28f 	.word	0x41b1c28f
 80035c8:	2000096b 	.word	0x2000096b
 80035cc:	2000096d 	.word	0x2000096d
 80035d0:	2000096c 	.word	0x2000096c
 80035d4:	2000096a 	.word	0x2000096a

080035d8 <_Z18SystemClock_Configv>:
}
*/
/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b094      	sub	sp, #80	; 0x50
 80035dc:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 80035de:	2320      	movs	r3, #32
 80035e0:	18fb      	adds	r3, r7, r3
 80035e2:	2211      	movs	r2, #17
 80035e4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80035e6:	2320      	movs	r3, #32
 80035e8:	18fb      	adds	r3, r7, r3
 80035ea:	2201      	movs	r2, #1
 80035ec:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80035ee:	2320      	movs	r3, #32
 80035f0:	18fb      	adds	r3, r7, r3
 80035f2:	2201      	movs	r2, #1
 80035f4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80035f6:	2320      	movs	r3, #32
 80035f8:	18fb      	adds	r3, r7, r3
 80035fa:	2210      	movs	r2, #16
 80035fc:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80035fe:	2320      	movs	r3, #32
 8003600:	18fb      	adds	r3, r7, r3
 8003602:	2202      	movs	r2, #2
 8003604:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003606:	2320      	movs	r3, #32
 8003608:	18fb      	adds	r3, r7, r3
 800360a:	2280      	movs	r2, #128	; 0x80
 800360c:	0252      	lsls	r2, r2, #9
 800360e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003610:	2320      	movs	r3, #32
 8003612:	18fb      	adds	r3, r7, r3
 8003614:	2280      	movs	r2, #128	; 0x80
 8003616:	0352      	lsls	r2, r2, #13
 8003618:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800361a:	2320      	movs	r3, #32
 800361c:	18fb      	adds	r3, r7, r3
 800361e:	2200      	movs	r2, #0
 8003620:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003622:	2320      	movs	r3, #32
 8003624:	18fb      	adds	r3, r7, r3
 8003626:	0018      	movs	r0, r3
 8003628:	f7fd fd50 	bl	80010cc <HAL_RCC_OscConfig>
 800362c:	0003      	movs	r3, r0
 800362e:	1e5a      	subs	r2, r3, #1
 8003630:	4193      	sbcs	r3, r2
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b00      	cmp	r3, #0
 8003636:	d007      	beq.n	8003648 <_Z18SystemClock_Configv+0x70>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003638:	2376      	movs	r3, #118	; 0x76
 800363a:	33ff      	adds	r3, #255	; 0xff
 800363c:	001a      	movs	r2, r3
 800363e:	4b2d      	ldr	r3, [pc, #180]	; (80036f4 <_Z18SystemClock_Configv+0x11c>)
 8003640:	0011      	movs	r1, r2
 8003642:	0018      	movs	r0, r3
 8003644:	f000 fb0c 	bl	8003c60 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003648:	2310      	movs	r3, #16
 800364a:	18fb      	adds	r3, r7, r3
 800364c:	2207      	movs	r2, #7
 800364e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003650:	2310      	movs	r3, #16
 8003652:	18fb      	adds	r3, r7, r3
 8003654:	2202      	movs	r2, #2
 8003656:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003658:	2310      	movs	r3, #16
 800365a:	18fb      	adds	r3, r7, r3
 800365c:	2200      	movs	r2, #0
 800365e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003660:	2310      	movs	r3, #16
 8003662:	18fb      	adds	r3, r7, r3
 8003664:	2200      	movs	r2, #0
 8003666:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003668:	2310      	movs	r3, #16
 800366a:	18fb      	adds	r3, r7, r3
 800366c:	2101      	movs	r1, #1
 800366e:	0018      	movs	r0, r3
 8003670:	f7fe f820 	bl	80016b4 <HAL_RCC_ClockConfig>
 8003674:	0003      	movs	r3, r0
 8003676:	1e5a      	subs	r2, r3, #1
 8003678:	4193      	sbcs	r3, r2
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	d006      	beq.n	800368e <_Z18SystemClock_Configv+0xb6>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003680:	23c1      	movs	r3, #193	; 0xc1
 8003682:	005a      	lsls	r2, r3, #1
 8003684:	4b1b      	ldr	r3, [pc, #108]	; (80036f4 <_Z18SystemClock_Configv+0x11c>)
 8003686:	0011      	movs	r1, r2
 8003688:	0018      	movs	r0, r3
 800368a:	f000 fae9 	bl	8003c60 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800368e:	003b      	movs	r3, r7
 8003690:	2201      	movs	r2, #1
 8003692:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003694:	003b      	movs	r3, r7
 8003696:	2200      	movs	r2, #0
 8003698:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800369a:	003b      	movs	r3, r7
 800369c:	0018      	movs	r0, r3
 800369e:	f7fe f959 	bl	8001954 <HAL_RCCEx_PeriphCLKConfig>
 80036a2:	0003      	movs	r3, r0
 80036a4:	1e5a      	subs	r2, r3, #1
 80036a6:	4193      	sbcs	r3, r2
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d007      	beq.n	80036be <_Z18SystemClock_Configv+0xe6>
  {
    _Error_Handler(__FILE__, __LINE__);
 80036ae:	238a      	movs	r3, #138	; 0x8a
 80036b0:	33ff      	adds	r3, #255	; 0xff
 80036b2:	001a      	movs	r2, r3
 80036b4:	4b0f      	ldr	r3, [pc, #60]	; (80036f4 <_Z18SystemClock_Configv+0x11c>)
 80036b6:	0011      	movs	r1, r2
 80036b8:	0018      	movs	r0, r3
 80036ba:	f000 fad1 	bl	8003c60 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80036be:	f7fe f93f 	bl	8001940 <HAL_RCC_GetHCLKFreq>
 80036c2:	0002      	movs	r2, r0
 80036c4:	23fa      	movs	r3, #250	; 0xfa
 80036c6:	0099      	lsls	r1, r3, #2
 80036c8:	0010      	movs	r0, r2
 80036ca:	f7fc fd27 	bl	800011c <__udivsi3>
 80036ce:	0003      	movs	r3, r0
 80036d0:	0018      	movs	r0, r3
 80036d2:	f7fd f9dd 	bl	8000a90 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80036d6:	2004      	movs	r0, #4
 80036d8:	f7fd f9e8 	bl	8000aac <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80036dc:	2301      	movs	r3, #1
 80036de:	425b      	negs	r3, r3
 80036e0:	2200      	movs	r2, #0
 80036e2:	2100      	movs	r1, #0
 80036e4:	0018      	movs	r0, r3
 80036e6:	f7fd f9ad 	bl	8000a44 <HAL_NVIC_SetPriority>
}
 80036ea:	46c0      	nop			; (mov r8, r8)
 80036ec:	46bd      	mov	sp, r7
 80036ee:	b014      	add	sp, #80	; 0x50
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	46c0      	nop			; (mov r8, r8)
 80036f4:	08004618 	.word	0x08004618

080036f8 <_ZL11MX_ADC_Initv>:

/* ADC init function */

static void MX_ADC_Init(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc.Instance = ADC1;
 80036fe:	4b80      	ldr	r3, [pc, #512]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 8003700:	4a80      	ldr	r2, [pc, #512]	; (8003904 <_ZL11MX_ADC_Initv+0x20c>)
 8003702:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003704:	4b7e      	ldr	r3, [pc, #504]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 8003706:	2200      	movs	r2, #0
 8003708:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800370a:	4b7d      	ldr	r3, [pc, #500]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 800370c:	2200      	movs	r2, #0
 800370e:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003710:	4b7b      	ldr	r3, [pc, #492]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 8003712:	2200      	movs	r2, #0
 8003714:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003716:	4b7a      	ldr	r3, [pc, #488]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 8003718:	2201      	movs	r2, #1
 800371a:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800371c:	4b78      	ldr	r3, [pc, #480]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 800371e:	2208      	movs	r2, #8
 8003720:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003722:	4b77      	ldr	r3, [pc, #476]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 8003724:	2200      	movs	r2, #0
 8003726:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003728:	4b75      	ldr	r3, [pc, #468]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 800372a:	2200      	movs	r2, #0
 800372c:	61da      	str	r2, [r3, #28]
  hadc.Init.ContinuousConvMode = DISABLE;
 800372e:	4b74      	ldr	r3, [pc, #464]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 8003730:	2200      	movs	r2, #0
 8003732:	621a      	str	r2, [r3, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003734:	4b72      	ldr	r3, [pc, #456]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 8003736:	2200      	movs	r2, #0
 8003738:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800373a:	4b71      	ldr	r3, [pc, #452]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 800373c:	22c2      	movs	r2, #194	; 0xc2
 800373e:	32ff      	adds	r2, #255	; 0xff
 8003740:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003742:	4b6f      	ldr	r3, [pc, #444]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 8003744:	2200      	movs	r2, #0
 8003746:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = ENABLE;
 8003748:	4b6d      	ldr	r3, [pc, #436]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 800374a:	2201      	movs	r2, #1
 800374c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800374e:	4b6c      	ldr	r3, [pc, #432]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 8003750:	2201      	movs	r2, #1
 8003752:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003754:	4b6a      	ldr	r3, [pc, #424]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 8003756:	0018      	movs	r0, r3
 8003758:	f7fc fdd0 	bl	80002fc <HAL_ADC_Init>
 800375c:	0003      	movs	r3, r0
 800375e:	1e5a      	subs	r2, r3, #1
 8003760:	4193      	sbcs	r3, r2
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b00      	cmp	r3, #0
 8003766:	d007      	beq.n	8003778 <_ZL11MX_ADC_Initv+0x80>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003768:	23b2      	movs	r3, #178	; 0xb2
 800376a:	33ff      	adds	r3, #255	; 0xff
 800376c:	001a      	movs	r2, r3
 800376e:	4b66      	ldr	r3, [pc, #408]	; (8003908 <_ZL11MX_ADC_Initv+0x210>)
 8003770:	0011      	movs	r1, r2
 8003772:	0018      	movs	r0, r3
 8003774:	f000 fa74 	bl	8003c60 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_0;
 8003778:	1d3b      	adds	r3, r7, #4
 800377a:	2200      	movs	r2, #0
 800377c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800377e:	1d3b      	adds	r3, r7, #4
 8003780:	2280      	movs	r2, #128	; 0x80
 8003782:	0152      	lsls	r2, r2, #5
 8003784:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8003786:	1d3b      	adds	r3, r7, #4
 8003788:	2203      	movs	r2, #3
 800378a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800378c:	1d3a      	adds	r2, r7, #4
 800378e:	4b5c      	ldr	r3, [pc, #368]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 8003790:	0011      	movs	r1, r2
 8003792:	0018      	movs	r0, r3
 8003794:	f7fc ffb6 	bl	8000704 <HAL_ADC_ConfigChannel>
 8003798:	0003      	movs	r3, r0
 800379a:	1e5a      	subs	r2, r3, #1
 800379c:	4193      	sbcs	r3, r2
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d007      	beq.n	80037b4 <_ZL11MX_ADC_Initv+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 80037a4:	23bc      	movs	r3, #188	; 0xbc
 80037a6:	33ff      	adds	r3, #255	; 0xff
 80037a8:	001a      	movs	r2, r3
 80037aa:	4b57      	ldr	r3, [pc, #348]	; (8003908 <_ZL11MX_ADC_Initv+0x210>)
 80037ac:	0011      	movs	r1, r2
 80037ae:	0018      	movs	r0, r3
 80037b0:	f000 fa56 	bl	8003c60 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_1;
 80037b4:	1d3b      	adds	r3, r7, #4
 80037b6:	2201      	movs	r2, #1
 80037b8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80037ba:	1d3a      	adds	r2, r7, #4
 80037bc:	4b50      	ldr	r3, [pc, #320]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 80037be:	0011      	movs	r1, r2
 80037c0:	0018      	movs	r0, r3
 80037c2:	f7fc ff9f 	bl	8000704 <HAL_ADC_ConfigChannel>
 80037c6:	0003      	movs	r3, r0
 80037c8:	1e5a      	subs	r2, r3, #1
 80037ca:	4193      	sbcs	r3, r2
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d007      	beq.n	80037e2 <_ZL11MX_ADC_Initv+0xea>
  {
    _Error_Handler(__FILE__, __LINE__);
 80037d2:	23c4      	movs	r3, #196	; 0xc4
 80037d4:	33ff      	adds	r3, #255	; 0xff
 80037d6:	001a      	movs	r2, r3
 80037d8:	4b4b      	ldr	r3, [pc, #300]	; (8003908 <_ZL11MX_ADC_Initv+0x210>)
 80037da:	0011      	movs	r1, r2
 80037dc:	0018      	movs	r0, r3
 80037de:	f000 fa3f 	bl	8003c60 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_2;
 80037e2:	1d3b      	adds	r3, r7, #4
 80037e4:	2202      	movs	r2, #2
 80037e6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80037e8:	1d3a      	adds	r2, r7, #4
 80037ea:	4b45      	ldr	r3, [pc, #276]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 80037ec:	0011      	movs	r1, r2
 80037ee:	0018      	movs	r0, r3
 80037f0:	f7fc ff88 	bl	8000704 <HAL_ADC_ConfigChannel>
 80037f4:	0003      	movs	r3, r0
 80037f6:	1e5a      	subs	r2, r3, #1
 80037f8:	4193      	sbcs	r3, r2
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d007      	beq.n	8003810 <_ZL11MX_ADC_Initv+0x118>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003800:	23cc      	movs	r3, #204	; 0xcc
 8003802:	33ff      	adds	r3, #255	; 0xff
 8003804:	001a      	movs	r2, r3
 8003806:	4b40      	ldr	r3, [pc, #256]	; (8003908 <_ZL11MX_ADC_Initv+0x210>)
 8003808:	0011      	movs	r1, r2
 800380a:	0018      	movs	r0, r3
 800380c:	f000 fa28 	bl	8003c60 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_3;
 8003810:	1d3b      	adds	r3, r7, #4
 8003812:	2203      	movs	r2, #3
 8003814:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003816:	1d3a      	adds	r2, r7, #4
 8003818:	4b39      	ldr	r3, [pc, #228]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 800381a:	0011      	movs	r1, r2
 800381c:	0018      	movs	r0, r3
 800381e:	f7fc ff71 	bl	8000704 <HAL_ADC_ConfigChannel>
 8003822:	0003      	movs	r3, r0
 8003824:	1e5a      	subs	r2, r3, #1
 8003826:	4193      	sbcs	r3, r2
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d007      	beq.n	800383e <_ZL11MX_ADC_Initv+0x146>
  {
    _Error_Handler(__FILE__, __LINE__);
 800382e:	23d4      	movs	r3, #212	; 0xd4
 8003830:	33ff      	adds	r3, #255	; 0xff
 8003832:	001a      	movs	r2, r3
 8003834:	4b34      	ldr	r3, [pc, #208]	; (8003908 <_ZL11MX_ADC_Initv+0x210>)
 8003836:	0011      	movs	r1, r2
 8003838:	0018      	movs	r0, r3
 800383a:	f000 fa11 	bl	8003c60 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_4;
 800383e:	1d3b      	adds	r3, r7, #4
 8003840:	2204      	movs	r2, #4
 8003842:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003844:	1d3a      	adds	r2, r7, #4
 8003846:	4b2e      	ldr	r3, [pc, #184]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 8003848:	0011      	movs	r1, r2
 800384a:	0018      	movs	r0, r3
 800384c:	f7fc ff5a 	bl	8000704 <HAL_ADC_ConfigChannel>
 8003850:	0003      	movs	r3, r0
 8003852:	1e5a      	subs	r2, r3, #1
 8003854:	4193      	sbcs	r3, r2
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b00      	cmp	r3, #0
 800385a:	d007      	beq.n	800386c <_ZL11MX_ADC_Initv+0x174>
  {
    _Error_Handler(__FILE__, __LINE__);
 800385c:	23dc      	movs	r3, #220	; 0xdc
 800385e:	33ff      	adds	r3, #255	; 0xff
 8003860:	001a      	movs	r2, r3
 8003862:	4b29      	ldr	r3, [pc, #164]	; (8003908 <_ZL11MX_ADC_Initv+0x210>)
 8003864:	0011      	movs	r1, r2
 8003866:	0018      	movs	r0, r3
 8003868:	f000 f9fa 	bl	8003c60 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_5;
 800386c:	1d3b      	adds	r3, r7, #4
 800386e:	2205      	movs	r2, #5
 8003870:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003872:	1d3a      	adds	r2, r7, #4
 8003874:	4b22      	ldr	r3, [pc, #136]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 8003876:	0011      	movs	r1, r2
 8003878:	0018      	movs	r0, r3
 800387a:	f7fc ff43 	bl	8000704 <HAL_ADC_ConfigChannel>
 800387e:	0003      	movs	r3, r0
 8003880:	1e5a      	subs	r2, r3, #1
 8003882:	4193      	sbcs	r3, r2
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d007      	beq.n	800389a <_ZL11MX_ADC_Initv+0x1a2>
  {
    _Error_Handler(__FILE__, __LINE__);
 800388a:	23e4      	movs	r3, #228	; 0xe4
 800388c:	33ff      	adds	r3, #255	; 0xff
 800388e:	001a      	movs	r2, r3
 8003890:	4b1d      	ldr	r3, [pc, #116]	; (8003908 <_ZL11MX_ADC_Initv+0x210>)
 8003892:	0011      	movs	r1, r2
 8003894:	0018      	movs	r0, r3
 8003896:	f000 f9e3 	bl	8003c60 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_6;
 800389a:	1d3b      	adds	r3, r7, #4
 800389c:	2206      	movs	r2, #6
 800389e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80038a0:	1d3a      	adds	r2, r7, #4
 80038a2:	4b17      	ldr	r3, [pc, #92]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 80038a4:	0011      	movs	r1, r2
 80038a6:	0018      	movs	r0, r3
 80038a8:	f7fc ff2c 	bl	8000704 <HAL_ADC_ConfigChannel>
 80038ac:	0003      	movs	r3, r0
 80038ae:	1e5a      	subs	r2, r3, #1
 80038b0:	4193      	sbcs	r3, r2
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d007      	beq.n	80038c8 <_ZL11MX_ADC_Initv+0x1d0>
  {
    _Error_Handler(__FILE__, __LINE__);
 80038b8:	23ec      	movs	r3, #236	; 0xec
 80038ba:	33ff      	adds	r3, #255	; 0xff
 80038bc:	001a      	movs	r2, r3
 80038be:	4b12      	ldr	r3, [pc, #72]	; (8003908 <_ZL11MX_ADC_Initv+0x210>)
 80038c0:	0011      	movs	r1, r2
 80038c2:	0018      	movs	r0, r3
 80038c4:	f000 f9cc 	bl	8003c60 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel to be converted. 
    */
  sConfig.Channel = ADC_CHANNEL_7;
 80038c8:	1d3b      	adds	r3, r7, #4
 80038ca:	2207      	movs	r2, #7
 80038cc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80038ce:	1d3a      	adds	r2, r7, #4
 80038d0:	4b0b      	ldr	r3, [pc, #44]	; (8003900 <_ZL11MX_ADC_Initv+0x208>)
 80038d2:	0011      	movs	r1, r2
 80038d4:	0018      	movs	r0, r3
 80038d6:	f7fc ff15 	bl	8000704 <HAL_ADC_ConfigChannel>
 80038da:	0003      	movs	r3, r0
 80038dc:	1e5a      	subs	r2, r3, #1
 80038de:	4193      	sbcs	r3, r2
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d007      	beq.n	80038f6 <_ZL11MX_ADC_Initv+0x1fe>
  {
    _Error_Handler(__FILE__, __LINE__);
 80038e6:	23f4      	movs	r3, #244	; 0xf4
 80038e8:	33ff      	adds	r3, #255	; 0xff
 80038ea:	001a      	movs	r2, r3
 80038ec:	4b06      	ldr	r3, [pc, #24]	; (8003908 <_ZL11MX_ADC_Initv+0x210>)
 80038ee:	0011      	movs	r1, r2
 80038f0:	0018      	movs	r0, r3
 80038f2:	f000 f9b5 	bl	8003c60 <_Error_Handler>
  }

}
 80038f6:	46c0      	nop			; (mov r8, r8)
 80038f8:	46bd      	mov	sp, r7
 80038fa:	b004      	add	sp, #16
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	46c0      	nop			; (mov r8, r8)
 8003900:	20000650 	.word	0x20000650
 8003904:	40012400 	.word	0x40012400
 8003908:	08004618 	.word	0x08004618

0800390c <_ZL12MX_SPI1_Initv>:

/* SPI1 init function */
static void MX_SPI1_Init(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0

  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003910:	4b20      	ldr	r3, [pc, #128]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 8003912:	4a21      	ldr	r2, [pc, #132]	; (8003998 <_ZL12MX_SPI1_Initv+0x8c>)
 8003914:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003916:	4b1f      	ldr	r3, [pc, #124]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 8003918:	2282      	movs	r2, #130	; 0x82
 800391a:	0052      	lsls	r2, r2, #1
 800391c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800391e:	4b1d      	ldr	r3, [pc, #116]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 8003920:	2280      	movs	r2, #128	; 0x80
 8003922:	0212      	lsls	r2, r2, #8
 8003924:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003926:	4b1b      	ldr	r3, [pc, #108]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 8003928:	22e0      	movs	r2, #224	; 0xe0
 800392a:	00d2      	lsls	r2, r2, #3
 800392c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800392e:	4b19      	ldr	r3, [pc, #100]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 8003930:	2200      	movs	r2, #0
 8003932:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003934:	4b17      	ldr	r3, [pc, #92]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 8003936:	2200      	movs	r2, #0
 8003938:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800393a:	4b16      	ldr	r3, [pc, #88]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 800393c:	2280      	movs	r2, #128	; 0x80
 800393e:	0092      	lsls	r2, r2, #2
 8003940:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003942:	4b14      	ldr	r3, [pc, #80]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 8003944:	2208      	movs	r2, #8
 8003946:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003948:	4b12      	ldr	r3, [pc, #72]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 800394a:	2200      	movs	r2, #0
 800394c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800394e:	4b11      	ldr	r3, [pc, #68]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 8003950:	2200      	movs	r2, #0
 8003952:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003954:	4b0f      	ldr	r3, [pc, #60]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 8003956:	2200      	movs	r2, #0
 8003958:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800395a:	4b0e      	ldr	r3, [pc, #56]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 800395c:	2207      	movs	r2, #7
 800395e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003960:	4b0c      	ldr	r3, [pc, #48]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 8003962:	2200      	movs	r2, #0
 8003964:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003966:	4b0b      	ldr	r3, [pc, #44]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 8003968:	2208      	movs	r2, #8
 800396a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800396c:	4b09      	ldr	r3, [pc, #36]	; (8003994 <_ZL12MX_SPI1_Initv+0x88>)
 800396e:	0018      	movs	r0, r3
 8003970:	f7fe f8be 	bl	8001af0 <HAL_SPI_Init>
 8003974:	0003      	movs	r3, r0
 8003976:	1e5a      	subs	r2, r3, #1
 8003978:	4193      	sbcs	r3, r2
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b00      	cmp	r3, #0
 800397e:	d005      	beq.n	800398c <_ZL12MX_SPI1_Initv+0x80>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003980:	4a06      	ldr	r2, [pc, #24]	; (800399c <_ZL12MX_SPI1_Initv+0x90>)
 8003982:	4b07      	ldr	r3, [pc, #28]	; (80039a0 <_ZL12MX_SPI1_Initv+0x94>)
 8003984:	0011      	movs	r1, r2
 8003986:	0018      	movs	r0, r3
 8003988:	f000 f96a 	bl	8003c60 <_Error_Handler>
  }

}
 800398c:	46c0      	nop			; (mov r8, r8)
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	46c0      	nop			; (mov r8, r8)
 8003994:	200006e0 	.word	0x200006e0
 8003998:	40013000 	.word	0x40013000
 800399c:	0000020d 	.word	0x0000020d
 80039a0:	08004618 	.word	0x08004618

080039a4 <_ZL12MX_SPI2_Initv>:

/* SPI2 init function */
static void MX_SPI2_Init(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0

  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80039a8:	4b1d      	ldr	r3, [pc, #116]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039aa:	4a1e      	ldr	r2, [pc, #120]	; (8003a24 <_ZL12MX_SPI2_Initv+0x80>)
 80039ac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80039ae:	4b1c      	ldr	r3, [pc, #112]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80039b4:	4b1a      	ldr	r3, [pc, #104]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80039ba:	4b19      	ldr	r3, [pc, #100]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039bc:	22e0      	movs	r2, #224	; 0xe0
 80039be:	00d2      	lsls	r2, r2, #3
 80039c0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80039c2:	4b17      	ldr	r3, [pc, #92]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80039c8:	4b15      	ldr	r3, [pc, #84]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80039ce:	4b14      	ldr	r3, [pc, #80]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80039d4:	4b12      	ldr	r3, [pc, #72]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80039da:	4b11      	ldr	r3, [pc, #68]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039dc:	2200      	movs	r2, #0
 80039de:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039e0:	4b0f      	ldr	r3, [pc, #60]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80039e6:	4b0e      	ldr	r3, [pc, #56]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039e8:	2207      	movs	r2, #7
 80039ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80039ec:	4b0c      	ldr	r3, [pc, #48]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80039f2:	4b0b      	ldr	r3, [pc, #44]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039f4:	2200      	movs	r2, #0
 80039f6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80039f8:	4b09      	ldr	r3, [pc, #36]	; (8003a20 <_ZL12MX_SPI2_Initv+0x7c>)
 80039fa:	0018      	movs	r0, r3
 80039fc:	f7fe f878 	bl	8001af0 <HAL_SPI_Init>
 8003a00:	0003      	movs	r3, r0
 8003a02:	1e5a      	subs	r2, r3, #1
 8003a04:	4193      	sbcs	r3, r2
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d005      	beq.n	8003a18 <_ZL12MX_SPI2_Initv+0x74>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003a0c:	4a06      	ldr	r2, [pc, #24]	; (8003a28 <_ZL12MX_SPI2_Initv+0x84>)
 8003a0e:	4b07      	ldr	r3, [pc, #28]	; (8003a2c <_ZL12MX_SPI2_Initv+0x88>)
 8003a10:	0011      	movs	r1, r2
 8003a12:	0018      	movs	r0, r3
 8003a14:	f000 f924 	bl	8003c60 <_Error_Handler>
  }

}
 8003a18:	46c0      	nop			; (mov r8, r8)
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	46c0      	nop			; (mov r8, r8)
 8003a20:	20000744 	.word	0x20000744
 8003a24:	40003800 	.word	0x40003800
 8003a28:	00000226 	.word	0x00000226
 8003a2c:	08004618 	.word	0x08004618

08003a30 <_ZL11MX_DMA_Initv>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003a36:	4b14      	ldr	r3, [pc, #80]	; (8003a88 <_ZL11MX_DMA_Initv+0x58>)
 8003a38:	4a13      	ldr	r2, [pc, #76]	; (8003a88 <_ZL11MX_DMA_Initv+0x58>)
 8003a3a:	6952      	ldr	r2, [r2, #20]
 8003a3c:	2101      	movs	r1, #1
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	615a      	str	r2, [r3, #20]
 8003a42:	4b11      	ldr	r3, [pc, #68]	; (8003a88 <_ZL11MX_DMA_Initv+0x58>)
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	2201      	movs	r2, #1
 8003a48:	4013      	ands	r3, r2
 8003a4a:	607b      	str	r3, [r7, #4]
 8003a4c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003a4e:	2200      	movs	r2, #0
 8003a50:	2100      	movs	r1, #0
 8003a52:	2009      	movs	r0, #9
 8003a54:	f7fc fff6 	bl	8000a44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003a58:	2009      	movs	r0, #9
 8003a5a:	f7fd f809 	bl	8000a70 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8003a5e:	2200      	movs	r2, #0
 8003a60:	2100      	movs	r1, #0
 8003a62:	200a      	movs	r0, #10
 8003a64:	f7fc ffee 	bl	8000a44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8003a68:	200a      	movs	r0, #10
 8003a6a:	f7fd f801 	bl	8000a70 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2100      	movs	r1, #0
 8003a72:	200b      	movs	r0, #11
 8003a74:	f7fc ffe6 	bl	8000a44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8003a78:	200b      	movs	r0, #11
 8003a7a:	f7fc fff9 	bl	8000a70 <HAL_NVIC_EnableIRQ>

}
 8003a7e:	46c0      	nop			; (mov r8, r8)
 8003a80:	46bd      	mov	sp, r7
 8003a82:	b002      	add	sp, #8
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	46c0      	nop			; (mov r8, r8)
 8003a88:	40021000 	.word	0x40021000

08003a8c <_ZL12MX_GPIO_Initv>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b088      	sub	sp, #32
 8003a90:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003a92:	4b6f      	ldr	r3, [pc, #444]	; (8003c50 <_ZL12MX_GPIO_Initv+0x1c4>)
 8003a94:	4a6e      	ldr	r2, [pc, #440]	; (8003c50 <_ZL12MX_GPIO_Initv+0x1c4>)
 8003a96:	6952      	ldr	r2, [r2, #20]
 8003a98:	2180      	movs	r1, #128	; 0x80
 8003a9a:	03c9      	lsls	r1, r1, #15
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	615a      	str	r2, [r3, #20]
 8003aa0:	4b6b      	ldr	r3, [pc, #428]	; (8003c50 <_ZL12MX_GPIO_Initv+0x1c4>)
 8003aa2:	695a      	ldr	r2, [r3, #20]
 8003aa4:	2380      	movs	r3, #128	; 0x80
 8003aa6:	03db      	lsls	r3, r3, #15
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	60bb      	str	r3, [r7, #8]
 8003aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aae:	4b68      	ldr	r3, [pc, #416]	; (8003c50 <_ZL12MX_GPIO_Initv+0x1c4>)
 8003ab0:	4a67      	ldr	r2, [pc, #412]	; (8003c50 <_ZL12MX_GPIO_Initv+0x1c4>)
 8003ab2:	6952      	ldr	r2, [r2, #20]
 8003ab4:	2180      	movs	r1, #128	; 0x80
 8003ab6:	0289      	lsls	r1, r1, #10
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	615a      	str	r2, [r3, #20]
 8003abc:	4b64      	ldr	r3, [pc, #400]	; (8003c50 <_ZL12MX_GPIO_Initv+0x1c4>)
 8003abe:	695a      	ldr	r2, [r3, #20]
 8003ac0:	2380      	movs	r3, #128	; 0x80
 8003ac2:	029b      	lsls	r3, r3, #10
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	607b      	str	r3, [r7, #4]
 8003ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aca:	4b61      	ldr	r3, [pc, #388]	; (8003c50 <_ZL12MX_GPIO_Initv+0x1c4>)
 8003acc:	4a60      	ldr	r2, [pc, #384]	; (8003c50 <_ZL12MX_GPIO_Initv+0x1c4>)
 8003ace:	6952      	ldr	r2, [r2, #20]
 8003ad0:	2180      	movs	r1, #128	; 0x80
 8003ad2:	02c9      	lsls	r1, r1, #11
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	615a      	str	r2, [r3, #20]
 8003ad8:	4b5d      	ldr	r3, [pc, #372]	; (8003c50 <_ZL12MX_GPIO_Initv+0x1c4>)
 8003ada:	695a      	ldr	r2, [r3, #20]
 8003adc:	2380      	movs	r3, #128	; 0x80
 8003ade:	02db      	lsls	r3, r3, #11
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	603b      	str	r3, [r7, #0]
 8003ae4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN_sensors_Pin|Select0_Pin|Select1_Pin|Select2_Pin 
                          |fbLED_SCK_Pin|fbLED_SDO_Pin|fbLED_LE_Pin, GPIO_PIN_RESET);
 8003ae6:	495b      	ldr	r1, [pc, #364]	; (8003c54 <_ZL12MX_GPIO_Initv+0x1c8>)
 8003ae8:	4b5b      	ldr	r3, [pc, #364]	; (8003c58 <_ZL12MX_GPIO_Initv+0x1cc>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	0018      	movs	r0, r3
 8003aee:	f7fd facf 	bl	8001090 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(infra_LE_GPIO_Port, infra_LE_Pin, GPIO_PIN_RESET);
 8003af2:	2380      	movs	r3, #128	; 0x80
 8003af4:	0159      	lsls	r1, r3, #5
 8003af6:	2390      	movs	r3, #144	; 0x90
 8003af8:	05db      	lsls	r3, r3, #23
 8003afa:	2200      	movs	r2, #0
 8003afc:	0018      	movs	r0, r3
 8003afe:	f7fd fac7 	bl	8001090 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(infra_OE_GPIO_Port, infra_OE_Pin, GPIO_PIN_RESET);
 8003b02:	2380      	movs	r3, #128	; 0x80
 8003b04:	0119      	lsls	r1, r3, #4
 8003b06:	2390      	movs	r3, #144	; 0x90
 8003b08:	05db      	lsls	r3, r3, #23
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	0018      	movs	r0, r3
 8003b0e:	f7fd fabf 	bl	8001090 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN_sensors_Pin Select0_Pin Select1_Pin Select2_Pin 
                            fbLED_LE_Pin */
  GPIO_InitStruct.Pin = EN_sensors_Pin|Select0_Pin|Select1_Pin|Select2_Pin 
 8003b12:	230c      	movs	r3, #12
 8003b14:	18fb      	adds	r3, r7, r3
 8003b16:	4a51      	ldr	r2, [pc, #324]	; (8003c5c <_ZL12MX_GPIO_Initv+0x1d0>)
 8003b18:	601a      	str	r2, [r3, #0]
                          |fbLED_LE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b1a:	230c      	movs	r3, #12
 8003b1c:	18fb      	adds	r3, r7, r3
 8003b1e:	2201      	movs	r2, #1
 8003b20:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b22:	230c      	movs	r3, #12
 8003b24:	18fb      	adds	r3, r7, r3
 8003b26:	2200      	movs	r2, #0
 8003b28:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b2a:	230c      	movs	r3, #12
 8003b2c:	18fb      	adds	r3, r7, r3
 8003b2e:	2200      	movs	r2, #0
 8003b30:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b32:	230c      	movs	r3, #12
 8003b34:	18fb      	adds	r3, r7, r3
 8003b36:	4a48      	ldr	r2, [pc, #288]	; (8003c58 <_ZL12MX_GPIO_Initv+0x1cc>)
 8003b38:	0019      	movs	r1, r3
 8003b3a:	0010      	movs	r0, r2
 8003b3c:	f7fd f934 	bl	8000da8 <HAL_GPIO_Init>

  /*Configure GPIO pins : fbLED_SCK_Pin , fbLED_SDO_Pin */
  GPIO_InitStruct.Pin =  fbLED_SCK_Pin|fbLED_SDO_Pin;
 8003b40:	230c      	movs	r3, #12
 8003b42:	18fb      	adds	r3, r7, r3
 8003b44:	22c0      	movs	r2, #192	; 0xc0
 8003b46:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b48:	230c      	movs	r3, #12
 8003b4a:	18fb      	adds	r3, r7, r3
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b50:	230c      	movs	r3, #12
 8003b52:	18fb      	adds	r3, r7, r3
 8003b54:	2200      	movs	r2, #0
 8003b56:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b58:	230c      	movs	r3, #12
 8003b5a:	18fb      	adds	r3, r7, r3
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b60:	230c      	movs	r3, #12
 8003b62:	18fb      	adds	r3, r7, r3
 8003b64:	4a3c      	ldr	r2, [pc, #240]	; (8003c58 <_ZL12MX_GPIO_Initv+0x1cc>)
 8003b66:	0019      	movs	r1, r3
 8003b68:	0010      	movs	r0, r2
 8003b6a:	f7fd f91d 	bl	8000da8 <HAL_GPIO_Init>

  /*Configure GPIO pins : fbLED_OE_Pin */
  GPIO_InitStruct.Pin =  fbLED_OE_Pin;
 8003b6e:	230c      	movs	r3, #12
 8003b70:	18fb      	adds	r3, r7, r3
 8003b72:	2280      	movs	r2, #128	; 0x80
 8003b74:	0052      	lsls	r2, r2, #1
 8003b76:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b78:	230c      	movs	r3, #12
 8003b7a:	18fb      	adds	r3, r7, r3
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b80:	230c      	movs	r3, #12
 8003b82:	18fb      	adds	r3, r7, r3
 8003b84:	2200      	movs	r2, #0
 8003b86:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b88:	230c      	movs	r3, #12
 8003b8a:	18fb      	adds	r3, r7, r3
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(fbLED_OE_GPIO_Port, &GPIO_InitStruct);
 8003b90:	230c      	movs	r3, #12
 8003b92:	18fa      	adds	r2, r7, r3
 8003b94:	2390      	movs	r3, #144	; 0x90
 8003b96:	05db      	lsls	r3, r3, #23
 8003b98:	0011      	movs	r1, r2
 8003b9a:	0018      	movs	r0, r3
 8003b9c:	f7fd f904 	bl	8000da8 <HAL_GPIO_Init>

  /*Configure GPIO pin : infra_LE_Pin */
  GPIO_InitStruct.Pin = infra_LE_Pin;
 8003ba0:	230c      	movs	r3, #12
 8003ba2:	18fb      	adds	r3, r7, r3
 8003ba4:	2280      	movs	r2, #128	; 0x80
 8003ba6:	0152      	lsls	r2, r2, #5
 8003ba8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003baa:	230c      	movs	r3, #12
 8003bac:	18fb      	adds	r3, r7, r3
 8003bae:	2201      	movs	r2, #1
 8003bb0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb2:	230c      	movs	r3, #12
 8003bb4:	18fb      	adds	r3, r7, r3
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003bba:	230c      	movs	r3, #12
 8003bbc:	18fb      	adds	r3, r7, r3
 8003bbe:	2203      	movs	r2, #3
 8003bc0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(infra_LE_GPIO_Port, &GPIO_InitStruct);
 8003bc2:	230c      	movs	r3, #12
 8003bc4:	18fa      	adds	r2, r7, r3
 8003bc6:	2390      	movs	r3, #144	; 0x90
 8003bc8:	05db      	lsls	r3, r3, #23
 8003bca:	0011      	movs	r1, r2
 8003bcc:	0018      	movs	r0, r3
 8003bce:	f7fd f8eb 	bl	8000da8 <HAL_GPIO_Init>

  /*Configure GPIO pin : infra_OE_Pin */
  GPIO_InitStruct.Pin = infra_OE_Pin;
 8003bd2:	230c      	movs	r3, #12
 8003bd4:	18fb      	adds	r3, r7, r3
 8003bd6:	2280      	movs	r2, #128	; 0x80
 8003bd8:	0112      	lsls	r2, r2, #4
 8003bda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bdc:	230c      	movs	r3, #12
 8003bde:	18fb      	adds	r3, r7, r3
 8003be0:	2201      	movs	r2, #1
 8003be2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be4:	230c      	movs	r3, #12
 8003be6:	18fb      	adds	r3, r7, r3
 8003be8:	2200      	movs	r2, #0
 8003bea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003bec:	230c      	movs	r3, #12
 8003bee:	18fb      	adds	r3, r7, r3
 8003bf0:	2203      	movs	r2, #3
 8003bf2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(infra_OE_GPIO_Port, &GPIO_InitStruct);
 8003bf4:	230c      	movs	r3, #12
 8003bf6:	18fa      	adds	r2, r7, r3
 8003bf8:	2390      	movs	r3, #144	; 0x90
 8003bfa:	05db      	lsls	r3, r3, #23
 8003bfc:	0011      	movs	r1, r2
 8003bfe:	0018      	movs	r0, r3
 8003c00:	f7fd f8d2 	bl	8000da8 <HAL_GPIO_Init>

  /*Configure GPIO pin : infra_OE_Pin */
  GPIO_InitStruct.Pin = MAIN_NOTIFY_Pin;
 8003c04:	230c      	movs	r3, #12
 8003c06:	18fb      	adds	r3, r7, r3
 8003c08:	2280      	movs	r2, #128	; 0x80
 8003c0a:	0092      	lsls	r2, r2, #2
 8003c0c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c0e:	230c      	movs	r3, #12
 8003c10:	18fb      	adds	r3, r7, r3
 8003c12:	2201      	movs	r2, #1
 8003c14:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c16:	230c      	movs	r3, #12
 8003c18:	18fb      	adds	r3, r7, r3
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c1e:	230c      	movs	r3, #12
 8003c20:	18fb      	adds	r3, r7, r3
 8003c22:	2200      	movs	r2, #0
 8003c24:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(MAIN_NOTIFY_GPIO_Port, &GPIO_InitStruct);
 8003c26:	230c      	movs	r3, #12
 8003c28:	18fa      	adds	r2, r7, r3
 8003c2a:	2390      	movs	r3, #144	; 0x90
 8003c2c:	05db      	lsls	r3, r3, #23
 8003c2e:	0011      	movs	r1, r2
 8003c30:	0018      	movs	r0, r3
 8003c32:	f7fd f8b9 	bl	8000da8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(MAIN_NOTIFY_GPIO_Port , MAIN_NOTIFY_Pin , GPIO_PIN_RESET);
 8003c36:	2380      	movs	r3, #128	; 0x80
 8003c38:	0099      	lsls	r1, r3, #2
 8003c3a:	2390      	movs	r3, #144	; 0x90
 8003c3c:	05db      	lsls	r3, r3, #23
 8003c3e:	2200      	movs	r2, #0
 8003c40:	0018      	movs	r0, r3
 8003c42:	f7fd fa25 	bl	8001090 <HAL_GPIO_WritePin>
}
 8003c46:	46c0      	nop			; (mov r8, r8)
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	b008      	add	sp, #32
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	46c0      	nop			; (mov r8, r8)
 8003c50:	40021000 	.word	0x40021000
 8003c54:	00000dc6 	.word	0x00000dc6
 8003c58:	48000400 	.word	0x48000400
 8003c5c:	00000d06 	.word	0x00000d06

08003c60 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 8003c6a:	e7fe      	b.n	8003c6a <_Error_Handler+0xa>

08003c6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c72:	4b12      	ldr	r3, [pc, #72]	; (8003cbc <HAL_MspInit+0x50>)
 8003c74:	4a11      	ldr	r2, [pc, #68]	; (8003cbc <HAL_MspInit+0x50>)
 8003c76:	6992      	ldr	r2, [r2, #24]
 8003c78:	2101      	movs	r1, #1
 8003c7a:	430a      	orrs	r2, r1
 8003c7c:	619a      	str	r2, [r3, #24]
 8003c7e:	4b0f      	ldr	r3, [pc, #60]	; (8003cbc <HAL_MspInit+0x50>)
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	2201      	movs	r2, #1
 8003c84:	4013      	ands	r3, r2
 8003c86:	607b      	str	r3, [r7, #4]
 8003c88:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8003c8a:	2305      	movs	r3, #5
 8003c8c:	425b      	negs	r3, r3
 8003c8e:	2200      	movs	r2, #0
 8003c90:	2100      	movs	r1, #0
 8003c92:	0018      	movs	r0, r3
 8003c94:	f7fc fed6 	bl	8000a44 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003c98:	2302      	movs	r3, #2
 8003c9a:	425b      	negs	r3, r3
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	2100      	movs	r1, #0
 8003ca0:	0018      	movs	r0, r3
 8003ca2:	f7fc fecf 	bl	8000a44 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	425b      	negs	r3, r3
 8003caa:	2200      	movs	r2, #0
 8003cac:	2100      	movs	r1, #0
 8003cae:	0018      	movs	r0, r3
 8003cb0:	f7fc fec8 	bl	8000a44 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cb4:	46c0      	nop			; (mov r8, r8)
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	b002      	add	sp, #8
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	40021000 	.word	0x40021000

08003cc0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b088      	sub	sp, #32
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a2e      	ldr	r2, [pc, #184]	; (8003d88 <HAL_ADC_MspInit+0xc8>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d155      	bne.n	8003d7e <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003cd2:	4b2e      	ldr	r3, [pc, #184]	; (8003d8c <HAL_ADC_MspInit+0xcc>)
 8003cd4:	4a2d      	ldr	r2, [pc, #180]	; (8003d8c <HAL_ADC_MspInit+0xcc>)
 8003cd6:	6992      	ldr	r2, [r2, #24]
 8003cd8:	2180      	movs	r1, #128	; 0x80
 8003cda:	0089      	lsls	r1, r1, #2
 8003cdc:	430a      	orrs	r2, r1
 8003cde:	619a      	str	r2, [r3, #24]
 8003ce0:	4b2a      	ldr	r3, [pc, #168]	; (8003d8c <HAL_ADC_MspInit+0xcc>)
 8003ce2:	699a      	ldr	r2, [r3, #24]
 8003ce4:	2380      	movs	r3, #128	; 0x80
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	4013      	ands	r3, r2
 8003cea:	60bb      	str	r3, [r7, #8]
 8003cec:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    PA6     ------> ADC_IN6
    PA7     ------> ADC_IN7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003cee:	230c      	movs	r3, #12
 8003cf0:	18fb      	adds	r3, r7, r3
 8003cf2:	22ff      	movs	r2, #255	; 0xff
 8003cf4:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003cf6:	230c      	movs	r3, #12
 8003cf8:	18fb      	adds	r3, r7, r3
 8003cfa:	2203      	movs	r2, #3
 8003cfc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cfe:	230c      	movs	r3, #12
 8003d00:	18fb      	adds	r3, r7, r3
 8003d02:	2200      	movs	r2, #0
 8003d04:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d06:	230c      	movs	r3, #12
 8003d08:	18fa      	adds	r2, r7, r3
 8003d0a:	2390      	movs	r3, #144	; 0x90
 8003d0c:	05db      	lsls	r3, r3, #23
 8003d0e:	0011      	movs	r1, r2
 8003d10:	0018      	movs	r0, r3
 8003d12:	f7fd f849 	bl	8000da8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8003d16:	4b1e      	ldr	r3, [pc, #120]	; (8003d90 <HAL_ADC_MspInit+0xd0>)
 8003d18:	4a1e      	ldr	r2, [pc, #120]	; (8003d94 <HAL_ADC_MspInit+0xd4>)
 8003d1a:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d1c:	4b1c      	ldr	r3, [pc, #112]	; (8003d90 <HAL_ADC_MspInit+0xd0>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d22:	4b1b      	ldr	r3, [pc, #108]	; (8003d90 <HAL_ADC_MspInit+0xd0>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8003d28:	4b19      	ldr	r3, [pc, #100]	; (8003d90 <HAL_ADC_MspInit+0xd0>)
 8003d2a:	2280      	movs	r2, #128	; 0x80
 8003d2c:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003d2e:	4b18      	ldr	r3, [pc, #96]	; (8003d90 <HAL_ADC_MspInit+0xd0>)
 8003d30:	2280      	movs	r2, #128	; 0x80
 8003d32:	0052      	lsls	r2, r2, #1
 8003d34:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;		//flszavanknt ugrunk mert 16 bites tmbbe msolgatunk
 8003d36:	4b16      	ldr	r3, [pc, #88]	; (8003d90 <HAL_ADC_MspInit+0xd0>)
 8003d38:	2280      	movs	r2, #128	; 0x80
 8003d3a:	00d2      	lsls	r2, r2, #3
 8003d3c:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 8003d3e:	4b14      	ldr	r3, [pc, #80]	; (8003d90 <HAL_ADC_MspInit+0xd0>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003d44:	4b12      	ldr	r3, [pc, #72]	; (8003d90 <HAL_ADC_MspInit+0xd0>)
 8003d46:	2280      	movs	r2, #128	; 0x80
 8003d48:	0152      	lsls	r2, r2, #5
 8003d4a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8003d4c:	4b10      	ldr	r3, [pc, #64]	; (8003d90 <HAL_ADC_MspInit+0xd0>)
 8003d4e:	0018      	movs	r0, r3
 8003d50:	f7fc fed2 	bl	8000af8 <HAL_DMA_Init>
 8003d54:	1e03      	subs	r3, r0, #0
 8003d56:	d004      	beq.n	8003d62 <HAL_ADC_MspInit+0xa2>
    {
      _Error_Handler(__FILE__, __LINE__);
 8003d58:	4b0f      	ldr	r3, [pc, #60]	; (8003d98 <HAL_ADC_MspInit+0xd8>)
 8003d5a:	2178      	movs	r1, #120	; 0x78
 8003d5c:	0018      	movs	r0, r3
 8003d5e:	f7ff ff7f 	bl	8003c60 <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a0a      	ldr	r2, [pc, #40]	; (8003d90 <HAL_ADC_MspInit+0xd0>)
 8003d66:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d68:	4b09      	ldr	r3, [pc, #36]	; (8003d90 <HAL_ADC_MspInit+0xd0>)
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	625a      	str	r2, [r3, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8003d6e:	2200      	movs	r2, #0
 8003d70:	2100      	movs	r1, #0
 8003d72:	200c      	movs	r0, #12
 8003d74:	f7fc fe66 	bl	8000a44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8003d78:	200c      	movs	r0, #12
 8003d7a:	f7fc fe79 	bl	8000a70 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003d7e:	46c0      	nop			; (mov r8, r8)
 8003d80:	46bd      	mov	sp, r7
 8003d82:	b008      	add	sp, #32
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	46c0      	nop			; (mov r8, r8)
 8003d88:	40012400 	.word	0x40012400
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	2000069c 	.word	0x2000069c
 8003d94:	40020008 	.word	0x40020008
 8003d98:	08004628 	.word	0x08004628

08003d9c <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b08a      	sub	sp, #40	; 0x28
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a62      	ldr	r2, [pc, #392]	; (8003f34 <HAL_SPI_MspInit+0x198>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d131      	bne.n	8003e12 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003dae:	4b62      	ldr	r3, [pc, #392]	; (8003f38 <HAL_SPI_MspInit+0x19c>)
 8003db0:	4a61      	ldr	r2, [pc, #388]	; (8003f38 <HAL_SPI_MspInit+0x19c>)
 8003db2:	6992      	ldr	r2, [r2, #24]
 8003db4:	2180      	movs	r1, #128	; 0x80
 8003db6:	0149      	lsls	r1, r1, #5
 8003db8:	430a      	orrs	r2, r1
 8003dba:	619a      	str	r2, [r3, #24]
 8003dbc:	4b5e      	ldr	r3, [pc, #376]	; (8003f38 <HAL_SPI_MspInit+0x19c>)
 8003dbe:	699a      	ldr	r2, [r3, #24]
 8003dc0:	2380      	movs	r3, #128	; 0x80
 8003dc2:	015b      	lsls	r3, r3, #5
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	613b      	str	r3, [r7, #16]
 8003dc8:	693b      	ldr	r3, [r7, #16]
  
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_infra_SCK_Pin|SPI1_infra_SDO_Pin;
 8003dca:	2314      	movs	r3, #20
 8003dcc:	18fb      	adds	r3, r7, r3
 8003dce:	2228      	movs	r2, #40	; 0x28
 8003dd0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dd2:	2314      	movs	r3, #20
 8003dd4:	18fb      	adds	r3, r7, r3
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dda:	2314      	movs	r3, #20
 8003ddc:	18fb      	adds	r3, r7, r3
 8003dde:	2200      	movs	r2, #0
 8003de0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003de2:	2314      	movs	r3, #20
 8003de4:	18fb      	adds	r3, r7, r3
 8003de6:	2203      	movs	r2, #3
 8003de8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003dea:	2314      	movs	r3, #20
 8003dec:	18fb      	adds	r3, r7, r3
 8003dee:	2200      	movs	r2, #0
 8003df0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003df2:	2314      	movs	r3, #20
 8003df4:	18fb      	adds	r3, r7, r3
 8003df6:	4a51      	ldr	r2, [pc, #324]	; (8003f3c <HAL_SPI_MspInit+0x1a0>)
 8003df8:	0019      	movs	r1, r3
 8003dfa:	0010      	movs	r0, r2
 8003dfc:	f7fc ffd4 	bl	8000da8 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003e00:	2200      	movs	r2, #0
 8003e02:	2100      	movs	r1, #0
 8003e04:	2019      	movs	r0, #25
 8003e06:	f7fc fe1d 	bl	8000a44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003e0a:	2019      	movs	r0, #25
 8003e0c:	f7fc fe30 	bl	8000a70 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003e10:	e08b      	b.n	8003f2a <HAL_SPI_MspInit+0x18e>
  else if(hspi->Instance==SPI2)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a4a      	ldr	r2, [pc, #296]	; (8003f40 <HAL_SPI_MspInit+0x1a4>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d000      	beq.n	8003e1e <HAL_SPI_MspInit+0x82>
 8003e1c:	e085      	b.n	8003f2a <HAL_SPI_MspInit+0x18e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003e1e:	4b46      	ldr	r3, [pc, #280]	; (8003f38 <HAL_SPI_MspInit+0x19c>)
 8003e20:	4a45      	ldr	r2, [pc, #276]	; (8003f38 <HAL_SPI_MspInit+0x19c>)
 8003e22:	69d2      	ldr	r2, [r2, #28]
 8003e24:	2180      	movs	r1, #128	; 0x80
 8003e26:	01c9      	lsls	r1, r1, #7
 8003e28:	430a      	orrs	r2, r1
 8003e2a:	61da      	str	r2, [r3, #28]
 8003e2c:	4b42      	ldr	r3, [pc, #264]	; (8003f38 <HAL_SPI_MspInit+0x19c>)
 8003e2e:	69da      	ldr	r2, [r3, #28]
 8003e30:	2380      	movs	r3, #128	; 0x80
 8003e32:	01db      	lsls	r3, r3, #7
 8003e34:	4013      	ands	r3, r2
 8003e36:	60fb      	str	r3, [r7, #12]
 8003e38:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI2_Main_SS_Pin|SPI2_Main_SCK_Pin|SPI2_Main_MISO_Pin|SPI2_Main_MOSI_Pin;
 8003e3a:	2314      	movs	r3, #20
 8003e3c:	18fb      	adds	r3, r7, r3
 8003e3e:	22f0      	movs	r2, #240	; 0xf0
 8003e40:	0212      	lsls	r2, r2, #8
 8003e42:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e44:	2314      	movs	r3, #20
 8003e46:	18fb      	adds	r3, r7, r3
 8003e48:	2202      	movs	r2, #2
 8003e4a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e4c:	2314      	movs	r3, #20
 8003e4e:	18fb      	adds	r3, r7, r3
 8003e50:	2200      	movs	r2, #0
 8003e52:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e54:	2314      	movs	r3, #20
 8003e56:	18fb      	adds	r3, r7, r3
 8003e58:	2200      	movs	r2, #0
 8003e5a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8003e5c:	2314      	movs	r3, #20
 8003e5e:	18fb      	adds	r3, r7, r3
 8003e60:	2200      	movs	r2, #0
 8003e62:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e64:	2314      	movs	r3, #20
 8003e66:	18fb      	adds	r3, r7, r3
 8003e68:	4a34      	ldr	r2, [pc, #208]	; (8003f3c <HAL_SPI_MspInit+0x1a0>)
 8003e6a:	0019      	movs	r1, r3
 8003e6c:	0010      	movs	r0, r2
 8003e6e:	f7fc ff9b 	bl	8000da8 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8003e72:	4b34      	ldr	r3, [pc, #208]	; (8003f44 <HAL_SPI_MspInit+0x1a8>)
 8003e74:	4a34      	ldr	r2, [pc, #208]	; (8003f48 <HAL_SPI_MspInit+0x1ac>)
 8003e76:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e78:	4b32      	ldr	r3, [pc, #200]	; (8003f44 <HAL_SPI_MspInit+0x1a8>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e7e:	4b31      	ldr	r3, [pc, #196]	; (8003f44 <HAL_SPI_MspInit+0x1a8>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e84:	4b2f      	ldr	r3, [pc, #188]	; (8003f44 <HAL_SPI_MspInit+0x1a8>)
 8003e86:	2280      	movs	r2, #128	; 0x80
 8003e88:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e8a:	4b2e      	ldr	r3, [pc, #184]	; (8003f44 <HAL_SPI_MspInit+0x1a8>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e90:	4b2c      	ldr	r3, [pc, #176]	; (8003f44 <HAL_SPI_MspInit+0x1a8>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8003e96:	4b2b      	ldr	r3, [pc, #172]	; (8003f44 <HAL_SPI_MspInit+0x1a8>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003e9c:	4b29      	ldr	r3, [pc, #164]	; (8003f44 <HAL_SPI_MspInit+0x1a8>)
 8003e9e:	2280      	movs	r2, #128	; 0x80
 8003ea0:	0152      	lsls	r2, r2, #5
 8003ea2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8003ea4:	4b27      	ldr	r3, [pc, #156]	; (8003f44 <HAL_SPI_MspInit+0x1a8>)
 8003ea6:	0018      	movs	r0, r3
 8003ea8:	f7fc fe26 	bl	8000af8 <HAL_DMA_Init>
 8003eac:	1e03      	subs	r3, r0, #0
 8003eae:	d004      	beq.n	8003eba <HAL_SPI_MspInit+0x11e>
      _Error_Handler(__FILE__, __LINE__);
 8003eb0:	4b26      	ldr	r3, [pc, #152]	; (8003f4c <HAL_SPI_MspInit+0x1b0>)
 8003eb2:	21ea      	movs	r1, #234	; 0xea
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f7ff fed3 	bl	8003c60 <_Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a21      	ldr	r2, [pc, #132]	; (8003f44 <HAL_SPI_MspInit+0x1a8>)
 8003ebe:	659a      	str	r2, [r3, #88]	; 0x58
 8003ec0:	4b20      	ldr	r3, [pc, #128]	; (8003f44 <HAL_SPI_MspInit+0x1a8>)
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8003ec6:	4b22      	ldr	r3, [pc, #136]	; (8003f50 <HAL_SPI_MspInit+0x1b4>)
 8003ec8:	4a22      	ldr	r2, [pc, #136]	; (8003f54 <HAL_SPI_MspInit+0x1b8>)
 8003eca:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ecc:	4b20      	ldr	r3, [pc, #128]	; (8003f50 <HAL_SPI_MspInit+0x1b4>)
 8003ece:	2210      	movs	r2, #16
 8003ed0:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ed2:	4b1f      	ldr	r3, [pc, #124]	; (8003f50 <HAL_SPI_MspInit+0x1b4>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ed8:	4b1d      	ldr	r3, [pc, #116]	; (8003f50 <HAL_SPI_MspInit+0x1b4>)
 8003eda:	2280      	movs	r2, #128	; 0x80
 8003edc:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ede:	4b1c      	ldr	r3, [pc, #112]	; (8003f50 <HAL_SPI_MspInit+0x1b4>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ee4:	4b1a      	ldr	r3, [pc, #104]	; (8003f50 <HAL_SPI_MspInit+0x1b4>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003eea:	4b19      	ldr	r3, [pc, #100]	; (8003f50 <HAL_SPI_MspInit+0x1b4>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003ef0:	4b17      	ldr	r3, [pc, #92]	; (8003f50 <HAL_SPI_MspInit+0x1b4>)
 8003ef2:	2280      	movs	r2, #128	; 0x80
 8003ef4:	0152      	lsls	r2, r2, #5
 8003ef6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003ef8:	4b15      	ldr	r3, [pc, #84]	; (8003f50 <HAL_SPI_MspInit+0x1b4>)
 8003efa:	0018      	movs	r0, r3
 8003efc:	f7fc fdfc 	bl	8000af8 <HAL_DMA_Init>
 8003f00:	1e03      	subs	r3, r0, #0
 8003f02:	d004      	beq.n	8003f0e <HAL_SPI_MspInit+0x172>
      _Error_Handler(__FILE__, __LINE__);
 8003f04:	4b11      	ldr	r3, [pc, #68]	; (8003f4c <HAL_SPI_MspInit+0x1b0>)
 8003f06:	21fa      	movs	r1, #250	; 0xfa
 8003f08:	0018      	movs	r0, r3
 8003f0a:	f7ff fea9 	bl	8003c60 <_Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a0f      	ldr	r2, [pc, #60]	; (8003f50 <HAL_SPI_MspInit+0x1b4>)
 8003f12:	655a      	str	r2, [r3, #84]	; 0x54
 8003f14:	4b0e      	ldr	r3, [pc, #56]	; (8003f50 <HAL_SPI_MspInit+0x1b4>)
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	201a      	movs	r0, #26
 8003f20:	f7fc fd90 	bl	8000a44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003f24:	201a      	movs	r0, #26
 8003f26:	f7fc fda3 	bl	8000a70 <HAL_NVIC_EnableIRQ>
}
 8003f2a:	46c0      	nop			; (mov r8, r8)
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	b00a      	add	sp, #40	; 0x28
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	46c0      	nop			; (mov r8, r8)
 8003f34:	40013000 	.word	0x40013000
 8003f38:	40021000 	.word	0x40021000
 8003f3c:	48000400 	.word	0x48000400
 8003f40:	40003800 	.word	0x40003800
 8003f44:	200007a8 	.word	0x200007a8
 8003f48:	40020044 	.word	0x40020044
 8003f4c:	08004628 	.word	0x08004628
 8003f50:	200007ec 	.word	0x200007ec
 8003f54:	40020058 	.word	0x40020058

08003f58 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
	while(1);
 8003f5c:	e7fe      	b.n	8003f5c <NMI_Handler+0x4>

08003f5e <HardFault_Handler>:
//
//  /* USER CODE END HardFault_IRQn 1 */
//}

//__attribute__((naked))
void HardFault_Handler(void){
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	af00      	add	r7, sp, #0

__asm( ".syntax unified\n"
 8003f62:	2004      	movs	r0, #4
 8003f64:	4671      	mov	r1, lr
 8003f66:	4208      	tst	r0, r1
 8003f68:	d002      	beq.n	8003f70 <_MSP>
 8003f6a:	f3ef 8009 	mrs	r0, PSP
 8003f6e:	e005      	b.n	8003f7c <HardFault_HandlerC>

08003f70 <_MSP>:
 8003f70:	f3ef 8008 	mrs	r0, MSP
 8003f74:	e002      	b.n	8003f7c <HardFault_HandlerC>
"B HardFault_HandlerC \n"
"_MSP: \n"
"MRS R0, MSP \n"
"B HardFault_HandlerC \n"
".syntax divided\n") ;
}
 8003f76:	46c0      	nop			; (mov r8, r8)
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <HardFault_HandlerC>:


void HardFault_HandlerC(unsigned long *hardfault_args){
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b090      	sub	sp, #64	; 0x40
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
volatile unsigned long _DFSR ;
volatile unsigned long _AFSR ;
volatile unsigned long _BFAR ;
volatile unsigned long _MMAR ;

stacked_r0 = ((unsigned long)hardfault_args[0]) ;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	63fb      	str	r3, [r7, #60]	; 0x3c
stacked_r1 = ((unsigned long)hardfault_args[1]) ;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	63bb      	str	r3, [r7, #56]	; 0x38
stacked_r2 = ((unsigned long)hardfault_args[2]) ;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	637b      	str	r3, [r7, #52]	; 0x34
stacked_r3 = ((unsigned long)hardfault_args[3]) ;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	633b      	str	r3, [r7, #48]	; 0x30
stacked_r12 = ((unsigned long)hardfault_args[4]) ;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	691b      	ldr	r3, [r3, #16]
 8003fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
stacked_lr = ((unsigned long)hardfault_args[5]) ;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	695b      	ldr	r3, [r3, #20]
 8003fa6:	62bb      	str	r3, [r7, #40]	; 0x28
stacked_pc = ((unsigned long)hardfault_args[6]) ;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	627b      	str	r3, [r7, #36]	; 0x24
stacked_psr = ((unsigned long)hardfault_args[7]) ;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	69db      	ldr	r3, [r3, #28]
 8003fb2:	623b      	str	r3, [r7, #32]
  // Configurable Fault Status Register
  // Consists of MMSR, BFSR and UFSR
_CFSR = (*((volatile unsigned long *)(0xE000ED28))) ;
 8003fb4:	4b0b      	ldr	r3, [pc, #44]	; (8003fe4 <HardFault_HandlerC+0x68>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	61fb      	str	r3, [r7, #28]
// Hard Fault Status Register
_HFSR = (*((volatile unsigned long *)(0xE000ED2C))) ;
 8003fba:	4b0b      	ldr	r3, [pc, #44]	; (8003fe8 <HardFault_HandlerC+0x6c>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	61bb      	str	r3, [r7, #24]
// Debug Fault Status Register
_DFSR = (*((volatile unsigned long *)(0xE000ED30))) ;
 8003fc0:	4b0a      	ldr	r3, [pc, #40]	; (8003fec <HardFault_HandlerC+0x70>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	617b      	str	r3, [r7, #20]
// Auxiliary Fault Status Register
_AFSR = (*((volatile unsigned long *)(0xE000ED3C))) ;
 8003fc6:	4b0a      	ldr	r3, [pc, #40]	; (8003ff0 <HardFault_HandlerC+0x74>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	613b      	str	r3, [r7, #16]
// Read the Fault Address Registers. These may not contain valid values.
// Check BFARVALID/MMARVALID to see if they are valid values
// MemManage Fault Address Register
_MMAR = (*((volatile unsigned long *)(0xE000ED34))) ;
 8003fcc:	4b09      	ldr	r3, [pc, #36]	; (8003ff4 <HardFault_HandlerC+0x78>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	60bb      	str	r3, [r7, #8]
// Bus Fault Address Register
_BFAR = (*((volatile unsigned long *)(0xE000ED38))) ;
 8003fd2:	4b09      	ldr	r3, [pc, #36]	; (8003ff8 <HardFault_HandlerC+0x7c>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	60fb      	str	r3, [r7, #12]
__asm("BKPT #0\n") ; // Break into the debugger
 8003fd8:	be00      	bkpt	0x0000
}
 8003fda:	46c0      	nop			; (mov r8, r8)
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	b010      	add	sp, #64	; 0x40
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	46c0      	nop			; (mov r8, r8)
 8003fe4:	e000ed28 	.word	0xe000ed28
 8003fe8:	e000ed2c 	.word	0xe000ed2c
 8003fec:	e000ed30 	.word	0xe000ed30
 8003ff0:	e000ed3c 	.word	0xe000ed3c
 8003ff4:	e000ed34 	.word	0xe000ed34
 8003ff8:	e000ed38 	.word	0xe000ed38

08003ffc <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SVC_IRQn 0 */
	while(1);
 8004000:	e7fe      	b.n	8004000 <SVC_Handler+0x4>

08004002 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
	while(1);
 8004006:	e7fe      	b.n	8004006 <PendSV_Handler+0x4>

08004008 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800400c:	f7fc f942 	bl	8000294 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8004010:	f7fc fd66 	bl	8000ae0 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004014:	46c0      	nop			; (mov r8, r8)
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
	...

0800401c <TIM6_IRQHandler>:
/******************************************************************************/
/**
* @brief This function handles TIM6 global interrupt.
*/
void TIM6_IRQHandler(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004020:	4b04      	ldr	r3, [pc, #16]	; (8004034 <TIM6_IRQHandler+0x18>)
 8004022:	0018      	movs	r0, r3
 8004024:	f7fe fa56 	bl	80024d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */
  infraleds_response_flag = 1;
 8004028:	4b03      	ldr	r3, [pc, #12]	; (8004038 <TIM6_IRQHandler+0x1c>)
 800402a:	2201      	movs	r2, #1
 800402c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM6_IRQn 1 */
}
 800402e:	46c0      	nop			; (mov r8, r8)
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}
 8004034:	20000830 	.word	0x20000830
 8004038:	2000096e 	.word	0x2000096e

0800403c <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel 1 interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8004040:	4b03      	ldr	r3, [pc, #12]	; (8004050 <DMA1_Channel1_IRQHandler+0x14>)
 8004042:	0018      	movs	r0, r3
 8004044:	f7fc fdf2 	bl	8000c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004048:	46c0      	nop			; (mov r8, r8)
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	46c0      	nop			; (mov r8, r8)
 8004050:	2000069c 	.word	0x2000069c

08004054 <DMA1_Channel2_3_IRQHandler>:

/**
* @brief This function handles DMA1 channel 2 and 3 interrupts.
*/
void DMA1_Channel2_3_IRQHandler(void)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004058:	4b05      	ldr	r3, [pc, #20]	; (8004070 <DMA1_Channel2_3_IRQHandler+0x1c>)
 800405a:	0018      	movs	r0, r3
 800405c:	f7fc fde6 	bl	8000c2c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004060:	4b04      	ldr	r3, [pc, #16]	; (8004074 <DMA1_Channel2_3_IRQHandler+0x20>)
 8004062:	0018      	movs	r0, r3
 8004064:	f7fc fde2 	bl	8000c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004068:	46c0      	nop			; (mov r8, r8)
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	46c0      	nop			; (mov r8, r8)
 8004070:	20000924 	.word	0x20000924
 8004074:	200008e0 	.word	0x200008e0

08004078 <DMA1_Channel4_5_IRQHandler>:

/**
* @brief This function handles DMA1 channel 4 and 5 interrupts.
*/
void DMA1_Channel4_5_IRQHandler(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800407c:	4b05      	ldr	r3, [pc, #20]	; (8004094 <DMA1_Channel4_5_IRQHandler+0x1c>)
 800407e:	0018      	movs	r0, r3
 8004080:	f7fc fdd4 	bl	8000c2c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004084:	4b04      	ldr	r3, [pc, #16]	; (8004098 <DMA1_Channel4_5_IRQHandler+0x20>)
 8004086:	0018      	movs	r0, r3
 8004088:	f7fc fdd0 	bl	8000c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 800408c:	46c0      	nop			; (mov r8, r8)
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	46c0      	nop			; (mov r8, r8)
 8004094:	200007a8 	.word	0x200007a8
 8004098:	200007ec 	.word	0x200007ec

0800409c <ADC1_IRQHandler>:

/**
* @brief This function handles ADC global interrupt.
*/
void ADC1_IRQHandler(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80040a0:	4b03      	ldr	r3, [pc, #12]	; (80040b0 <ADC1_IRQHandler+0x14>)
 80040a2:	0018      	movs	r0, r3
 80040a4:	f7fc fa68 	bl	8000578 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80040a8:	46c0      	nop			; (mov r8, r8)
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	46c0      	nop			; (mov r8, r8)
 80040b0:	20000650 	.word	0x20000650

080040b4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
	adc_ready_flag = 1;		//ide leeht nem ez kell hanem vmi dma-s hogy mind a 8-at beolvastuk mr
 80040bc:	4b03      	ldr	r3, [pc, #12]	; (80040cc <HAL_ADC_ConvCpltCallback+0x18>)
 80040be:	2201      	movs	r2, #1
 80040c0:	701a      	strb	r2, [r3, #0]
}
 80040c2:	46c0      	nop			; (mov r8, r8)
 80040c4:	46bd      	mov	sp, r7
 80040c6:	b002      	add	sp, #8
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	46c0      	nop			; (mov r8, r8)
 80040cc:	20000968 	.word	0x20000968

080040d0 <SPI1_IRQHandler>:
*/
/**
* @brief This function handles SPI1 global interrupt.
*/
void SPI1_IRQHandler(void)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80040d4:	4b03      	ldr	r3, [pc, #12]	; (80040e4 <SPI1_IRQHandler+0x14>)
 80040d6:	0018      	movs	r0, r3
 80040d8:	f7fd ffb6 	bl	8002048 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80040dc:	46c0      	nop			; (mov r8, r8)
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	46c0      	nop			; (mov r8, r8)
 80040e4:	200006e0 	.word	0x200006e0

080040e8 <SPI2_IRQHandler>:

/**
* @brief This function handles SPI2 global interrupt.
*/
void SPI2_IRQHandler(void)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80040ec:	4b03      	ldr	r3, [pc, #12]	; (80040fc <SPI2_IRQHandler+0x14>)
 80040ee:	0018      	movs	r0, r3
 80040f0:	f7fd ffaa 	bl	8002048 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80040f4:	46c0      	nop			; (mov r8, r8)
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	46c0      	nop			; (mov r8, r8)
 80040fc:	20000744 	.word	0x20000744

08004100 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004104:	4b03      	ldr	r3, [pc, #12]	; (8004114 <USART1_IRQHandler+0x14>)
 8004106:	0018      	movs	r0, r3
 8004108:	f7fe fb32 	bl	8002770 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800410c:	46c0      	nop			; (mov r8, r8)
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	46c0      	nop			; (mov r8, r8)
 8004114:	20000870 	.word	0x20000870

08004118 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800411c:	4b1a      	ldr	r3, [pc, #104]	; (8004188 <SystemInit+0x70>)
 800411e:	4a1a      	ldr	r2, [pc, #104]	; (8004188 <SystemInit+0x70>)
 8004120:	6812      	ldr	r2, [r2, #0]
 8004122:	2101      	movs	r1, #1
 8004124:	430a      	orrs	r2, r1
 8004126:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8004128:	4b17      	ldr	r3, [pc, #92]	; (8004188 <SystemInit+0x70>)
 800412a:	4a17      	ldr	r2, [pc, #92]	; (8004188 <SystemInit+0x70>)
 800412c:	6852      	ldr	r2, [r2, #4]
 800412e:	4917      	ldr	r1, [pc, #92]	; (800418c <SystemInit+0x74>)
 8004130:	400a      	ands	r2, r1
 8004132:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8004134:	4b14      	ldr	r3, [pc, #80]	; (8004188 <SystemInit+0x70>)
 8004136:	4a14      	ldr	r2, [pc, #80]	; (8004188 <SystemInit+0x70>)
 8004138:	6812      	ldr	r2, [r2, #0]
 800413a:	4915      	ldr	r1, [pc, #84]	; (8004190 <SystemInit+0x78>)
 800413c:	400a      	ands	r2, r1
 800413e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8004140:	4b11      	ldr	r3, [pc, #68]	; (8004188 <SystemInit+0x70>)
 8004142:	4a11      	ldr	r2, [pc, #68]	; (8004188 <SystemInit+0x70>)
 8004144:	6812      	ldr	r2, [r2, #0]
 8004146:	4913      	ldr	r1, [pc, #76]	; (8004194 <SystemInit+0x7c>)
 8004148:	400a      	ands	r2, r1
 800414a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800414c:	4b0e      	ldr	r3, [pc, #56]	; (8004188 <SystemInit+0x70>)
 800414e:	4a0e      	ldr	r2, [pc, #56]	; (8004188 <SystemInit+0x70>)
 8004150:	6852      	ldr	r2, [r2, #4]
 8004152:	4911      	ldr	r1, [pc, #68]	; (8004198 <SystemInit+0x80>)
 8004154:	400a      	ands	r2, r1
 8004156:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8004158:	4b0b      	ldr	r3, [pc, #44]	; (8004188 <SystemInit+0x70>)
 800415a:	4a0b      	ldr	r2, [pc, #44]	; (8004188 <SystemInit+0x70>)
 800415c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800415e:	210f      	movs	r1, #15
 8004160:	438a      	bics	r2, r1
 8004162:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8004164:	4b08      	ldr	r3, [pc, #32]	; (8004188 <SystemInit+0x70>)
 8004166:	4a08      	ldr	r2, [pc, #32]	; (8004188 <SystemInit+0x70>)
 8004168:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800416a:	490c      	ldr	r1, [pc, #48]	; (800419c <SystemInit+0x84>)
 800416c:	400a      	ands	r2, r1
 800416e:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8004170:	4b05      	ldr	r3, [pc, #20]	; (8004188 <SystemInit+0x70>)
 8004172:	4a05      	ldr	r2, [pc, #20]	; (8004188 <SystemInit+0x70>)
 8004174:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004176:	2101      	movs	r1, #1
 8004178:	438a      	bics	r2, r1
 800417a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800417c:	4b02      	ldr	r3, [pc, #8]	; (8004188 <SystemInit+0x70>)
 800417e:	2200      	movs	r2, #0
 8004180:	609a      	str	r2, [r3, #8]

}
 8004182:	46c0      	nop			; (mov r8, r8)
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40021000 	.word	0x40021000
 800418c:	08ffb80c 	.word	0x08ffb80c
 8004190:	fef6ffff 	.word	0xfef6ffff
 8004194:	fffbffff 	.word	0xfffbffff
 8004198:	ffc0ffff 	.word	0xffc0ffff
 800419c:	fffffeec 	.word	0xfffffeec

080041a0 <HAL_UART_RxCpltCallback>:
}

extern "C"
{
	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
		//__HAL_UART_SEND_REQ(&huart1, UART_RXDATA_FLUSH_REQUEST); // Clear the buffer to prevent overrun
		//__HAL_UART_FLUSH_DRREGISTER(&huart1); // Clear the buffer to prevent overrun
		*/

		//instruction length hosszsg fogadsra meg ezt rtam meg
		process_uart_msg();
 80041a8:	f000 f804 	bl	80041b4 <process_uart_msg>
	}
 80041ac:	46c0      	nop			; (mov r8, r8)
 80041ae:	46bd      	mov	sp, r7
 80041b0:	b002      	add	sp, #8
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <process_uart_msg>:

	inline void process_uart_msg()		//berkez parancsok feldolgozsa
	{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	af00      	add	r7, sp, #0
		if( strcmp((char*)Main_rx_buf_uart , "dbgof" ) == 0)
 80041b8:	4a1e      	ldr	r2, [pc, #120]	; (8004234 <process_uart_msg+0x80>)
 80041ba:	4b1f      	ldr	r3, [pc, #124]	; (8004238 <process_uart_msg+0x84>)
 80041bc:	0011      	movs	r1, r2
 80041be:	0018      	movs	r0, r3
 80041c0:	f7fb ffa2 	bl	8000108 <strcmp>
 80041c4:	1e03      	subs	r3, r0, #0
 80041c6:	d103      	bne.n	80041d0 <process_uart_msg+0x1c>
		{
			tx_type = 0;
 80041c8:	4b1c      	ldr	r3, [pc, #112]	; (800423c <process_uart_msg+0x88>)
 80041ca:	2200      	movs	r2, #0
 80041cc:	701a      	strb	r2, [r3, #0]
		}
		else if( strcmp((char*)Main_rx_buf_uart , "calbl") == 0)
		{
			calibrate_black_flag = 1;
		}
	}
 80041ce:	e02e      	b.n	800422e <process_uart_msg+0x7a>
		else if( strcmp((char*)Main_rx_buf_uart , "dbgon") == 0)
 80041d0:	4a1b      	ldr	r2, [pc, #108]	; (8004240 <process_uart_msg+0x8c>)
 80041d2:	4b19      	ldr	r3, [pc, #100]	; (8004238 <process_uart_msg+0x84>)
 80041d4:	0011      	movs	r1, r2
 80041d6:	0018      	movs	r0, r3
 80041d8:	f7fb ff96 	bl	8000108 <strcmp>
 80041dc:	1e03      	subs	r3, r0, #0
 80041de:	d103      	bne.n	80041e8 <process_uart_msg+0x34>
			tx_type = 1;
 80041e0:	4b16      	ldr	r3, [pc, #88]	; (800423c <process_uart_msg+0x88>)
 80041e2:	2201      	movs	r2, #1
 80041e4:	701a      	strb	r2, [r3, #0]
	}
 80041e6:	e022      	b.n	800422e <process_uart_msg+0x7a>
		else if( strcmp((char*)Main_rx_buf_uart , "dataa") == 0)
 80041e8:	4a16      	ldr	r2, [pc, #88]	; (8004244 <process_uart_msg+0x90>)
 80041ea:	4b13      	ldr	r3, [pc, #76]	; (8004238 <process_uart_msg+0x84>)
 80041ec:	0011      	movs	r1, r2
 80041ee:	0018      	movs	r0, r3
 80041f0:	f7fb ff8a 	bl	8000108 <strcmp>
 80041f4:	1e03      	subs	r3, r0, #0
 80041f6:	d103      	bne.n	8004200 <process_uart_msg+0x4c>
			data_requested_mainboard_flag = 1;
 80041f8:	4b13      	ldr	r3, [pc, #76]	; (8004248 <process_uart_msg+0x94>)
 80041fa:	2201      	movs	r2, #1
 80041fc:	701a      	strb	r2, [r3, #0]
	}
 80041fe:	e016      	b.n	800422e <process_uart_msg+0x7a>
		else if( strcmp((char*)Main_rx_buf_uart , "calwh") == 0)
 8004200:	4a12      	ldr	r2, [pc, #72]	; (800424c <process_uart_msg+0x98>)
 8004202:	4b0d      	ldr	r3, [pc, #52]	; (8004238 <process_uart_msg+0x84>)
 8004204:	0011      	movs	r1, r2
 8004206:	0018      	movs	r0, r3
 8004208:	f7fb ff7e 	bl	8000108 <strcmp>
 800420c:	1e03      	subs	r3, r0, #0
 800420e:	d103      	bne.n	8004218 <process_uart_msg+0x64>
			calibrate_white_flag = 1;
 8004210:	4b0f      	ldr	r3, [pc, #60]	; (8004250 <process_uart_msg+0x9c>)
 8004212:	2201      	movs	r2, #1
 8004214:	701a      	strb	r2, [r3, #0]
	}
 8004216:	e00a      	b.n	800422e <process_uart_msg+0x7a>
		else if( strcmp((char*)Main_rx_buf_uart , "calbl") == 0)
 8004218:	4a0e      	ldr	r2, [pc, #56]	; (8004254 <process_uart_msg+0xa0>)
 800421a:	4b07      	ldr	r3, [pc, #28]	; (8004238 <process_uart_msg+0x84>)
 800421c:	0011      	movs	r1, r2
 800421e:	0018      	movs	r0, r3
 8004220:	f7fb ff72 	bl	8000108 <strcmp>
 8004224:	1e03      	subs	r3, r0, #0
 8004226:	d102      	bne.n	800422e <process_uart_msg+0x7a>
			calibrate_black_flag = 1;
 8004228:	4b0b      	ldr	r3, [pc, #44]	; (8004258 <process_uart_msg+0xa4>)
 800422a:	2201      	movs	r2, #1
 800422c:	701a      	strb	r2, [r3, #0]
	}
 800422e:	46c0      	nop			; (mov r8, r8)
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	08004644 	.word	0x08004644
 8004238:	20000970 	.word	0x20000970
 800423c:	2000096a 	.word	0x2000096a
 8004240:	0800464c 	.word	0x0800464c
 8004244:	08004654 	.word	0x08004654
 8004248:	2000096b 	.word	0x2000096b
 800424c:	0800465c 	.word	0x0800465c
 8004250:	2000096c 	.word	0x2000096c
 8004254:	08004664 	.word	0x08004664
 8004258:	2000096d 	.word	0x2000096d

0800425c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800425c:	480d      	ldr	r0, [pc, #52]	; (8004294 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800425e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004260:	480d      	ldr	r0, [pc, #52]	; (8004298 <LoopForever+0x6>)
  ldr r1, =_edata
 8004262:	490e      	ldr	r1, [pc, #56]	; (800429c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004264:	4a0e      	ldr	r2, [pc, #56]	; (80042a0 <LoopForever+0xe>)
  movs r3, #0
 8004266:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004268:	e002      	b.n	8004270 <LoopCopyDataInit>

0800426a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800426a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800426c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800426e:	3304      	adds	r3, #4

08004270 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004270:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004272:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004274:	d3f9      	bcc.n	800426a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004276:	4a0b      	ldr	r2, [pc, #44]	; (80042a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004278:	4c0b      	ldr	r4, [pc, #44]	; (80042a8 <LoopForever+0x16>)
  movs r3, #0
 800427a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800427c:	e001      	b.n	8004282 <LoopFillZerobss>

0800427e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800427e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004280:	3204      	adds	r2, #4

08004282 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004282:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004284:	d3fb      	bcc.n	800427e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004286:	f7ff ff47 	bl	8004118 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800428a:	f000 f815 	bl	80042b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800428e:	f7ff f89f 	bl	80033d0 <main>

08004292 <LoopForever>:

LoopForever:
    b LoopForever
 8004292:	e7fe      	b.n	8004292 <LoopForever>
  ldr   r0, =_estack
 8004294:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004298:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800429c:	20000508 	.word	0x20000508
  ldr r2, =_sidata
 80042a0:	080046cc 	.word	0x080046cc
  ldr r2, =_sbss
 80042a4:	20000508 	.word	0x20000508
  ldr r4, =_ebss
 80042a8:	200009bc 	.word	0x200009bc

080042ac <EXTI0_1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80042ac:	e7fe      	b.n	80042ac <EXTI0_1_IRQHandler>
	...

080042b0 <_ZdlPv>:
 80042b0:	b510      	push	{r4, lr}
 80042b2:	f000 f825 	bl	8004300 <free>
 80042b6:	bd10      	pop	{r4, pc}

080042b8 <__libc_init_array>:
 80042b8:	b570      	push	{r4, r5, r6, lr}
 80042ba:	2600      	movs	r6, #0
 80042bc:	4d0c      	ldr	r5, [pc, #48]	; (80042f0 <__libc_init_array+0x38>)
 80042be:	4c0d      	ldr	r4, [pc, #52]	; (80042f4 <__libc_init_array+0x3c>)
 80042c0:	1b64      	subs	r4, r4, r5
 80042c2:	10a4      	asrs	r4, r4, #2
 80042c4:	42a6      	cmp	r6, r4
 80042c6:	d109      	bne.n	80042dc <__libc_init_array+0x24>
 80042c8:	2600      	movs	r6, #0
 80042ca:	f000 f971 	bl	80045b0 <_init>
 80042ce:	4d0a      	ldr	r5, [pc, #40]	; (80042f8 <__libc_init_array+0x40>)
 80042d0:	4c0a      	ldr	r4, [pc, #40]	; (80042fc <__libc_init_array+0x44>)
 80042d2:	1b64      	subs	r4, r4, r5
 80042d4:	10a4      	asrs	r4, r4, #2
 80042d6:	42a6      	cmp	r6, r4
 80042d8:	d105      	bne.n	80042e6 <__libc_init_array+0x2e>
 80042da:	bd70      	pop	{r4, r5, r6, pc}
 80042dc:	00b3      	lsls	r3, r6, #2
 80042de:	58eb      	ldr	r3, [r5, r3]
 80042e0:	4798      	blx	r3
 80042e2:	3601      	adds	r6, #1
 80042e4:	e7ee      	b.n	80042c4 <__libc_init_array+0xc>
 80042e6:	00b3      	lsls	r3, r6, #2
 80042e8:	58eb      	ldr	r3, [r5, r3]
 80042ea:	4798      	blx	r3
 80042ec:	3601      	adds	r6, #1
 80042ee:	e7f2      	b.n	80042d6 <__libc_init_array+0x1e>
 80042f0:	080046c4 	.word	0x080046c4
 80042f4:	080046c4 	.word	0x080046c4
 80042f8:	080046c4 	.word	0x080046c4
 80042fc:	080046c8 	.word	0x080046c8

08004300 <free>:
 8004300:	b510      	push	{r4, lr}
 8004302:	4b03      	ldr	r3, [pc, #12]	; (8004310 <free+0x10>)
 8004304:	0001      	movs	r1, r0
 8004306:	6818      	ldr	r0, [r3, #0]
 8004308:	f000 f88c 	bl	8004424 <_free_r>
 800430c:	bd10      	pop	{r4, pc}
 800430e:	46c0      	nop			; (mov r8, r8)
 8004310:	20000414 	.word	0x20000414

08004314 <memcpy>:
 8004314:	2300      	movs	r3, #0
 8004316:	b510      	push	{r4, lr}
 8004318:	429a      	cmp	r2, r3
 800431a:	d100      	bne.n	800431e <memcpy+0xa>
 800431c:	bd10      	pop	{r4, pc}
 800431e:	5ccc      	ldrb	r4, [r1, r3]
 8004320:	54c4      	strb	r4, [r0, r3]
 8004322:	3301      	adds	r3, #1
 8004324:	e7f8      	b.n	8004318 <memcpy+0x4>

08004326 <memset>:
 8004326:	0003      	movs	r3, r0
 8004328:	1882      	adds	r2, r0, r2
 800432a:	4293      	cmp	r3, r2
 800432c:	d100      	bne.n	8004330 <memset+0xa>
 800432e:	4770      	bx	lr
 8004330:	7019      	strb	r1, [r3, #0]
 8004332:	3301      	adds	r3, #1
 8004334:	e7f9      	b.n	800432a <memset+0x4>
	...

08004338 <__malloc_lock>:
 8004338:	b510      	push	{r4, lr}
 800433a:	4802      	ldr	r0, [pc, #8]	; (8004344 <__malloc_lock+0xc>)
 800433c:	f000 f926 	bl	800458c <__retarget_lock_acquire_recursive>
 8004340:	bd10      	pop	{r4, pc}
 8004342:	46c0      	nop			; (mov r8, r8)
 8004344:	200009b0 	.word	0x200009b0

08004348 <__malloc_unlock>:
 8004348:	b510      	push	{r4, lr}
 800434a:	4802      	ldr	r0, [pc, #8]	; (8004354 <__malloc_unlock+0xc>)
 800434c:	f000 f91f 	bl	800458e <__retarget_lock_release_recursive>
 8004350:	bd10      	pop	{r4, pc}
 8004352:	46c0      	nop			; (mov r8, r8)
 8004354:	200009b0 	.word	0x200009b0

08004358 <_sbrk_r>:
 8004358:	2300      	movs	r3, #0
 800435a:	b570      	push	{r4, r5, r6, lr}
 800435c:	4c06      	ldr	r4, [pc, #24]	; (8004378 <_sbrk_r+0x20>)
 800435e:	0005      	movs	r5, r0
 8004360:	0008      	movs	r0, r1
 8004362:	6023      	str	r3, [r4, #0]
 8004364:	f000 f914 	bl	8004590 <_sbrk>
 8004368:	1c43      	adds	r3, r0, #1
 800436a:	d103      	bne.n	8004374 <_sbrk_r+0x1c>
 800436c:	6823      	ldr	r3, [r4, #0]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d000      	beq.n	8004374 <_sbrk_r+0x1c>
 8004372:	602b      	str	r3, [r5, #0]
 8004374:	bd70      	pop	{r4, r5, r6, pc}
 8004376:	46c0      	nop			; (mov r8, r8)
 8004378:	200009b8 	.word	0x200009b8

0800437c <_malloc_trim_r>:
 800437c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800437e:	4f25      	ldr	r7, [pc, #148]	; (8004414 <_malloc_trim_r+0x98>)
 8004380:	000c      	movs	r4, r1
 8004382:	0005      	movs	r5, r0
 8004384:	f7ff ffd8 	bl	8004338 <__malloc_lock>
 8004388:	0038      	movs	r0, r7
 800438a:	2203      	movs	r2, #3
 800438c:	4e22      	ldr	r6, [pc, #136]	; (8004418 <_malloc_trim_r+0x9c>)
 800438e:	3811      	subs	r0, #17
 8004390:	68b3      	ldr	r3, [r6, #8]
 8004392:	1b00      	subs	r0, r0, r4
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	0039      	movs	r1, r7
 8004398:	4393      	bics	r3, r2
 800439a:	18c0      	adds	r0, r0, r3
 800439c:	9301      	str	r3, [sp, #4]
 800439e:	f7fb febd 	bl	800011c <__udivsi3>
 80043a2:	1e44      	subs	r4, r0, #1
 80043a4:	437c      	muls	r4, r7
 80043a6:	42bc      	cmp	r4, r7
 80043a8:	da04      	bge.n	80043b4 <_malloc_trim_r+0x38>
 80043aa:	0028      	movs	r0, r5
 80043ac:	f7ff ffcc 	bl	8004348 <__malloc_unlock>
 80043b0:	2000      	movs	r0, #0
 80043b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80043b4:	2100      	movs	r1, #0
 80043b6:	0028      	movs	r0, r5
 80043b8:	f7ff ffce 	bl	8004358 <_sbrk_r>
 80043bc:	68b3      	ldr	r3, [r6, #8]
 80043be:	9a01      	ldr	r2, [sp, #4]
 80043c0:	189b      	adds	r3, r3, r2
 80043c2:	4298      	cmp	r0, r3
 80043c4:	d1f1      	bne.n	80043aa <_malloc_trim_r+0x2e>
 80043c6:	4261      	negs	r1, r4
 80043c8:	0028      	movs	r0, r5
 80043ca:	f7ff ffc5 	bl	8004358 <_sbrk_r>
 80043ce:	1c43      	adds	r3, r0, #1
 80043d0:	d110      	bne.n	80043f4 <_malloc_trim_r+0x78>
 80043d2:	2100      	movs	r1, #0
 80043d4:	0028      	movs	r0, r5
 80043d6:	f7ff ffbf 	bl	8004358 <_sbrk_r>
 80043da:	68b2      	ldr	r2, [r6, #8]
 80043dc:	1a81      	subs	r1, r0, r2
 80043de:	290f      	cmp	r1, #15
 80043e0:	dde3      	ble.n	80043aa <_malloc_trim_r+0x2e>
 80043e2:	4b0e      	ldr	r3, [pc, #56]	; (800441c <_malloc_trim_r+0xa0>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	1ac0      	subs	r0, r0, r3
 80043e8:	4b0d      	ldr	r3, [pc, #52]	; (8004420 <_malloc_trim_r+0xa4>)
 80043ea:	6018      	str	r0, [r3, #0]
 80043ec:	2301      	movs	r3, #1
 80043ee:	430b      	orrs	r3, r1
 80043f0:	6053      	str	r3, [r2, #4]
 80043f2:	e7da      	b.n	80043aa <_malloc_trim_r+0x2e>
 80043f4:	68b2      	ldr	r2, [r6, #8]
 80043f6:	2601      	movs	r6, #1
 80043f8:	9b01      	ldr	r3, [sp, #4]
 80043fa:	0028      	movs	r0, r5
 80043fc:	1b1b      	subs	r3, r3, r4
 80043fe:	4333      	orrs	r3, r6
 8004400:	6053      	str	r3, [r2, #4]
 8004402:	4b07      	ldr	r3, [pc, #28]	; (8004420 <_malloc_trim_r+0xa4>)
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	1b14      	subs	r4, r2, r4
 8004408:	601c      	str	r4, [r3, #0]
 800440a:	f7ff ff9d 	bl	8004348 <__malloc_unlock>
 800440e:	0030      	movs	r0, r6
 8004410:	e7cf      	b.n	80043b2 <_malloc_trim_r+0x36>
 8004412:	46c0      	nop			; (mov r8, r8)
 8004414:	00001000 	.word	0x00001000
 8004418:	20000004 	.word	0x20000004
 800441c:	2000040c 	.word	0x2000040c
 8004420:	20000978 	.word	0x20000978

08004424 <_free_r>:
 8004424:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004426:	1e0d      	subs	r5, r1, #0
 8004428:	9001      	str	r0, [sp, #4]
 800442a:	d02d      	beq.n	8004488 <_free_r+0x64>
 800442c:	f7ff ff84 	bl	8004338 <__malloc_lock>
 8004430:	2301      	movs	r3, #1
 8004432:	0029      	movs	r1, r5
 8004434:	469c      	mov	ip, r3
 8004436:	3908      	subs	r1, #8
 8004438:	684f      	ldr	r7, [r1, #4]
 800443a:	4662      	mov	r2, ip
 800443c:	003b      	movs	r3, r7
 800443e:	4666      	mov	r6, ip
 8004440:	4393      	bics	r3, r2
 8004442:	18c8      	adds	r0, r1, r3
 8004444:	6845      	ldr	r5, [r0, #4]
 8004446:	3202      	adds	r2, #2
 8004448:	4395      	bics	r5, r2
 800444a:	4a4a      	ldr	r2, [pc, #296]	; (8004574 <_free_r+0x150>)
 800444c:	4037      	ands	r7, r6
 800444e:	6896      	ldr	r6, [r2, #8]
 8004450:	42b0      	cmp	r0, r6
 8004452:	d11a      	bne.n	800448a <_free_r+0x66>
 8004454:	195b      	adds	r3, r3, r5
 8004456:	2f00      	cmp	r7, #0
 8004458:	d106      	bne.n	8004468 <_free_r+0x44>
 800445a:	6808      	ldr	r0, [r1, #0]
 800445c:	1a09      	subs	r1, r1, r0
 800445e:	688d      	ldr	r5, [r1, #8]
 8004460:	181b      	adds	r3, r3, r0
 8004462:	68c8      	ldr	r0, [r1, #12]
 8004464:	60e8      	str	r0, [r5, #12]
 8004466:	6085      	str	r5, [r0, #8]
 8004468:	2001      	movs	r0, #1
 800446a:	4318      	orrs	r0, r3
 800446c:	6048      	str	r0, [r1, #4]
 800446e:	6091      	str	r1, [r2, #8]
 8004470:	4a41      	ldr	r2, [pc, #260]	; (8004578 <_free_r+0x154>)
 8004472:	6812      	ldr	r2, [r2, #0]
 8004474:	4293      	cmp	r3, r2
 8004476:	d304      	bcc.n	8004482 <_free_r+0x5e>
 8004478:	4b40      	ldr	r3, [pc, #256]	; (800457c <_free_r+0x158>)
 800447a:	9801      	ldr	r0, [sp, #4]
 800447c:	6819      	ldr	r1, [r3, #0]
 800447e:	f7ff ff7d 	bl	800437c <_malloc_trim_r>
 8004482:	9801      	ldr	r0, [sp, #4]
 8004484:	f7ff ff60 	bl	8004348 <__malloc_unlock>
 8004488:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800448a:	2600      	movs	r6, #0
 800448c:	6045      	str	r5, [r0, #4]
 800448e:	42b7      	cmp	r7, r6
 8004490:	d109      	bne.n	80044a6 <_free_r+0x82>
 8004492:	680f      	ldr	r7, [r1, #0]
 8004494:	4c3a      	ldr	r4, [pc, #232]	; (8004580 <_free_r+0x15c>)
 8004496:	1bc9      	subs	r1, r1, r7
 8004498:	19db      	adds	r3, r3, r7
 800449a:	688f      	ldr	r7, [r1, #8]
 800449c:	42a7      	cmp	r7, r4
 800449e:	d02b      	beq.n	80044f8 <_free_r+0xd4>
 80044a0:	68cc      	ldr	r4, [r1, #12]
 80044a2:	60fc      	str	r4, [r7, #12]
 80044a4:	60a7      	str	r7, [r4, #8]
 80044a6:	1947      	adds	r7, r0, r5
 80044a8:	687c      	ldr	r4, [r7, #4]
 80044aa:	2701      	movs	r7, #1
 80044ac:	423c      	tst	r4, r7
 80044ae:	d10b      	bne.n	80044c8 <_free_r+0xa4>
 80044b0:	195b      	adds	r3, r3, r5
 80044b2:	6885      	ldr	r5, [r0, #8]
 80044b4:	2e00      	cmp	r6, #0
 80044b6:	d121      	bne.n	80044fc <_free_r+0xd8>
 80044b8:	4c31      	ldr	r4, [pc, #196]	; (8004580 <_free_r+0x15c>)
 80044ba:	42a5      	cmp	r5, r4
 80044bc:	d11e      	bne.n	80044fc <_free_r+0xd8>
 80044be:	003e      	movs	r6, r7
 80044c0:	6151      	str	r1, [r2, #20]
 80044c2:	6111      	str	r1, [r2, #16]
 80044c4:	60cd      	str	r5, [r1, #12]
 80044c6:	608d      	str	r5, [r1, #8]
 80044c8:	2001      	movs	r0, #1
 80044ca:	0005      	movs	r5, r0
 80044cc:	431d      	orrs	r5, r3
 80044ce:	604d      	str	r5, [r1, #4]
 80044d0:	50cb      	str	r3, [r1, r3]
 80044d2:	2e00      	cmp	r6, #0
 80044d4:	d1d5      	bne.n	8004482 <_free_r+0x5e>
 80044d6:	4d2b      	ldr	r5, [pc, #172]	; (8004584 <_free_r+0x160>)
 80044d8:	42ab      	cmp	r3, r5
 80044da:	d813      	bhi.n	8004504 <_free_r+0xe0>
 80044dc:	08db      	lsrs	r3, r3, #3
 80044de:	109d      	asrs	r5, r3, #2
 80044e0:	40a8      	lsls	r0, r5
 80044e2:	6854      	ldr	r4, [r2, #4]
 80044e4:	00db      	lsls	r3, r3, #3
 80044e6:	4320      	orrs	r0, r4
 80044e8:	6050      	str	r0, [r2, #4]
 80044ea:	189a      	adds	r2, r3, r2
 80044ec:	6893      	ldr	r3, [r2, #8]
 80044ee:	60ca      	str	r2, [r1, #12]
 80044f0:	608b      	str	r3, [r1, #8]
 80044f2:	6091      	str	r1, [r2, #8]
 80044f4:	60d9      	str	r1, [r3, #12]
 80044f6:	e7c4      	b.n	8004482 <_free_r+0x5e>
 80044f8:	4666      	mov	r6, ip
 80044fa:	e7d4      	b.n	80044a6 <_free_r+0x82>
 80044fc:	68c0      	ldr	r0, [r0, #12]
 80044fe:	60e8      	str	r0, [r5, #12]
 8004500:	6085      	str	r5, [r0, #8]
 8004502:	e7e1      	b.n	80044c8 <_free_r+0xa4>
 8004504:	0a5d      	lsrs	r5, r3, #9
 8004506:	2d04      	cmp	r5, #4
 8004508:	d812      	bhi.n	8004530 <_free_r+0x10c>
 800450a:	0998      	lsrs	r0, r3, #6
 800450c:	3038      	adds	r0, #56	; 0x38
 800450e:	00c6      	lsls	r6, r0, #3
 8004510:	18b6      	adds	r6, r6, r2
 8004512:	68b5      	ldr	r5, [r6, #8]
 8004514:	2703      	movs	r7, #3
 8004516:	42ae      	cmp	r6, r5
 8004518:	d125      	bne.n	8004566 <_free_r+0x142>
 800451a:	2301      	movs	r3, #1
 800451c:	1080      	asrs	r0, r0, #2
 800451e:	4083      	lsls	r3, r0
 8004520:	6850      	ldr	r0, [r2, #4]
 8004522:	4303      	orrs	r3, r0
 8004524:	6053      	str	r3, [r2, #4]
 8004526:	60ce      	str	r6, [r1, #12]
 8004528:	608d      	str	r5, [r1, #8]
 800452a:	60b1      	str	r1, [r6, #8]
 800452c:	60e9      	str	r1, [r5, #12]
 800452e:	e7a8      	b.n	8004482 <_free_r+0x5e>
 8004530:	2d14      	cmp	r5, #20
 8004532:	d802      	bhi.n	800453a <_free_r+0x116>
 8004534:	0028      	movs	r0, r5
 8004536:	305b      	adds	r0, #91	; 0x5b
 8004538:	e7e9      	b.n	800450e <_free_r+0xea>
 800453a:	2d54      	cmp	r5, #84	; 0x54
 800453c:	d802      	bhi.n	8004544 <_free_r+0x120>
 800453e:	0b18      	lsrs	r0, r3, #12
 8004540:	306e      	adds	r0, #110	; 0x6e
 8004542:	e7e4      	b.n	800450e <_free_r+0xea>
 8004544:	20aa      	movs	r0, #170	; 0xaa
 8004546:	0040      	lsls	r0, r0, #1
 8004548:	4285      	cmp	r5, r0
 800454a:	d802      	bhi.n	8004552 <_free_r+0x12e>
 800454c:	0bd8      	lsrs	r0, r3, #15
 800454e:	3077      	adds	r0, #119	; 0x77
 8004550:	e7dd      	b.n	800450e <_free_r+0xea>
 8004552:	4e0d      	ldr	r6, [pc, #52]	; (8004588 <_free_r+0x164>)
 8004554:	207e      	movs	r0, #126	; 0x7e
 8004556:	42b5      	cmp	r5, r6
 8004558:	d8d9      	bhi.n	800450e <_free_r+0xea>
 800455a:	0c98      	lsrs	r0, r3, #18
 800455c:	307c      	adds	r0, #124	; 0x7c
 800455e:	e7d6      	b.n	800450e <_free_r+0xea>
 8004560:	68ad      	ldr	r5, [r5, #8]
 8004562:	42ae      	cmp	r6, r5
 8004564:	d003      	beq.n	800456e <_free_r+0x14a>
 8004566:	686a      	ldr	r2, [r5, #4]
 8004568:	43ba      	bics	r2, r7
 800456a:	4293      	cmp	r3, r2
 800456c:	d3f8      	bcc.n	8004560 <_free_r+0x13c>
 800456e:	68ee      	ldr	r6, [r5, #12]
 8004570:	e7d9      	b.n	8004526 <_free_r+0x102>
 8004572:	46c0      	nop			; (mov r8, r8)
 8004574:	20000004 	.word	0x20000004
 8004578:	20000410 	.word	0x20000410
 800457c:	200009a0 	.word	0x200009a0
 8004580:	2000000c 	.word	0x2000000c
 8004584:	000001ff 	.word	0x000001ff
 8004588:	00000554 	.word	0x00000554

0800458c <__retarget_lock_acquire_recursive>:
 800458c:	4770      	bx	lr

0800458e <__retarget_lock_release_recursive>:
 800458e:	4770      	bx	lr

08004590 <_sbrk>:
 8004590:	4b05      	ldr	r3, [pc, #20]	; (80045a8 <_sbrk+0x18>)
 8004592:	0002      	movs	r2, r0
 8004594:	6819      	ldr	r1, [r3, #0]
 8004596:	2900      	cmp	r1, #0
 8004598:	d101      	bne.n	800459e <_sbrk+0xe>
 800459a:	4904      	ldr	r1, [pc, #16]	; (80045ac <_sbrk+0x1c>)
 800459c:	6019      	str	r1, [r3, #0]
 800459e:	6818      	ldr	r0, [r3, #0]
 80045a0:	1882      	adds	r2, r0, r2
 80045a2:	601a      	str	r2, [r3, #0]
 80045a4:	4770      	bx	lr
 80045a6:	46c0      	nop			; (mov r8, r8)
 80045a8:	200009a4 	.word	0x200009a4
 80045ac:	200009bc 	.word	0x200009bc

080045b0 <_init>:
 80045b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045b2:	46c0      	nop			; (mov r8, r8)
 80045b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045b6:	bc08      	pop	{r3}
 80045b8:	469e      	mov	lr, r3
 80045ba:	4770      	bx	lr

080045bc <_fini>:
 80045bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045be:	46c0      	nop			; (mov r8, r8)
 80045c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045c2:	bc08      	pop	{r3}
 80045c4:	469e      	mov	lr, r3
 80045c6:	4770      	bx	lr
