ISim log file
Running: C:\Users\Gulsum Gudukbay\Documents\CS224\Lab3\SingleCycleMIPSLite\testttt_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/testttt_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/testtt.v" Line 12.  For instance testttt/dut/, width 1 of formal port sw_input is not equal to width 32 of actual signal writedata.
WARNING: File "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/testtt.v" Line 12.  For instance testttt/dut/, width 1 of formal port memwrite is not equal to width 32 of actual signal dataadr.
WARNING: File "C:/Users/Gulsum Gudukbay/Documents/CS224/Lab3/SingleCycleMIPSLite/testtt.v" Line 13.  For instance testttt/dut/, width 4 of formal port AN is not equal to width 1 of actual signal memwrite.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
