{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653854163790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653854163791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 16:56:03 2022 " "Processing started: Sun May 29 16:56:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653854163791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854163791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854163791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653854164147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653854164147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uc1 " "Found entity 1: uc1" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/reg8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_4 " "Found entity 1: mux8_4" {  } { { "mux8_4.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux8_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom2 " "Found entity 1: rom2" {  } { { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_reg " "Found entity 1: constant_reg" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854171966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854171966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nextPC decoder.v(25) " "Verilog HDL Implicit Net warning at decoder.v(25): created implicit net for \"nextPC\"" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854171967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uc1 " "Elaborating entity \"uc1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653854172032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:inst2 " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:inst2\"" {  } { { "uc1.bdf" "inst2" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 464 -48 168 608 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172042 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "q3 register_bank.v(19) " "Verilog HDL warning at register_bank.v(19): object q3 used but never assigned" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1653854172044 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q0 register_bank.v(35) " "Verilog HDL Always Construct warning at register_bank.v(35): variable \"q0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653854172044 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q1 register_bank.v(36) " "Verilog HDL Always Construct warning at register_bank.v(36): variable \"q1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653854172044 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q2 register_bank.v(37) " "Verilog HDL Always Construct warning at register_bank.v(37): variable \"q2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653854172044 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "register_bank.v(39) " "Verilog HDL Case Statement warning at register_bank.v(39): case item expression never matches the case expression" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 39 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1653854172044 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q3 register_bank.v(40) " "Verilog HDL Always Construct warning at register_bank.v(40): variable \"q3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653854172044 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q0 register_bank.v(44) " "Verilog HDL Always Construct warning at register_bank.v(44): variable \"q0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653854172044 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q1 register_bank.v(45) " "Verilog HDL Always Construct warning at register_bank.v(45): variable \"q1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653854172044 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q2 register_bank.v(46) " "Verilog HDL Always Construct warning at register_bank.v(46): variable \"q2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653854172044 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q34 register_bank.v(48) " "Verilog HDL Always Construct warning at register_bank.v(48): variable \"q34\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653854172044 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q0 register_bank.v(49) " "Verilog HDL Always Construct warning at register_bank.v(49): variable \"q0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653854172044 "|uc1|register_bank:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "q3 0 register_bank.v(19) " "Net \"q3\" at register_bank.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653854172044 "|uc1|register_bank:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 register_bank:inst2\|reg16:reg16_0 " "Elaborating entity \"reg16\" for hierarchy \"register_bank:inst2\|reg16:reg16_0\"" {  } { { "register_bank.v" "reg16_0" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst5\"" {  } { { "uc1.bdf" "inst5" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 496 896 1064 608 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172047 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cy_out alu.v(8) " "Verilog HDL Always Construct warning at alu.v(8): inferring latch(es) for variable \"cy_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z alu.v(8) " "Verilog HDL Always Construct warning at alu.v(8): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] alu.v(8) " "Inferred latch for \"z\[0\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] alu.v(8) " "Inferred latch for \"z\[1\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] alu.v(8) " "Inferred latch for \"z\[2\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] alu.v(8) " "Inferred latch for \"z\[3\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] alu.v(8) " "Inferred latch for \"z\[4\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] alu.v(8) " "Inferred latch for \"z\[5\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] alu.v(8) " "Inferred latch for \"z\[6\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] alu.v(8) " "Inferred latch for \"z\[7\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] alu.v(8) " "Inferred latch for \"z\[8\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] alu.v(8) " "Inferred latch for \"z\[9\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] alu.v(8) " "Inferred latch for \"z\[10\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] alu.v(8) " "Inferred latch for \"z\[11\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] alu.v(8) " "Inferred latch for \"z\[12\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] alu.v(8) " "Inferred latch for \"z\[13\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] alu.v(8) " "Inferred latch for \"z\[14\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] alu.v(8) " "Inferred latch for \"z\[15\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy_out alu.v(8) " "Inferred latch for \"cy_out\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172048 "|uc1|ALU:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst3 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst3\"" {  } { { "uc1.bdf" "inst3" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 496 616 760 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst3\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172081 ""}  } { { "mux2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653854172081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854172124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:inst " "Elaborating entity \"rom1\" for hierarchy \"rom1:inst\"" {  } { { "uc1.bdf" "inst" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 248 0 216 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prog1.hex " "Parameter \"init_file\" = \"prog1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172169 ""}  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653854172169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1591 " "Found entity 1: altsyncram_1591" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854172216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1591 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated " "Elaborating entity \"altsyncram_1591\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:PCreg " "Elaborating entity \"reg8\" for hierarchy \"reg8:PCreg\"" {  } { { "uc1.bdf" "PCreg" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 96 128 280 208 "PCreg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:inst4 " "Elaborating entity \"fetch\" for hierarchy \"fetch:inst4\"" {  } { { "uc1.bdf" "inst4" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 368 568 96 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fetch.v(13) " "Verilog HDL assignment warning at fetch.v(13): truncated value with size 32 to match size of target (8)" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653854172221 "|uc1|fetch:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_reg constant_reg:inst6 " "Elaborating entity \"constant_reg\" for hierarchy \"constant_reg:inst6\"" {  } { { "uc1.bdf" "inst6" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 216 832 1024 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172221 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k_in constant_reg.v(7) " "Verilog HDL Always Construct warning at constant_reg.v(7): variable \"k_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k_out constant_reg.v(7) " "Verilog HDL Always Construct warning at constant_reg.v(7): variable \"k_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k_out constant_reg.v(9) " "Verilog HDL Always Construct warning at constant_reg.v(9): variable \"k_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k_in constant_reg.v(9) " "Verilog HDL Always Construct warning at constant_reg.v(9): variable \"k_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k_out constant_reg.v(5) " "Verilog HDL Always Construct warning at constant_reg.v(5): inferring latch(es) for variable \"k_out\", which holds its previous value in one or more paths through the always construct" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[0\] constant_reg.v(9) " "Inferred latch for \"k_out\[0\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[1\] constant_reg.v(9) " "Inferred latch for \"k_out\[1\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[2\] constant_reg.v(9) " "Inferred latch for \"k_out\[2\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[3\] constant_reg.v(9) " "Inferred latch for \"k_out\[3\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[4\] constant_reg.v(9) " "Inferred latch for \"k_out\[4\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[5\] constant_reg.v(9) " "Inferred latch for \"k_out\[5\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[6\] constant_reg.v(9) " "Inferred latch for \"k_out\[6\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[7\] constant_reg.v(9) " "Inferred latch for \"k_out\[7\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[8\] constant_reg.v(9) " "Inferred latch for \"k_out\[8\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[9\] constant_reg.v(9) " "Inferred latch for \"k_out\[9\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[10\] constant_reg.v(9) " "Inferred latch for \"k_out\[10\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[11\] constant_reg.v(9) " "Inferred latch for \"k_out\[11\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[12\] constant_reg.v(9) " "Inferred latch for \"k_out\[12\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[13\] constant_reg.v(9) " "Inferred latch for \"k_out\[13\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[14\] constant_reg.v(9) " "Inferred latch for \"k_out\[14\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[15\] constant_reg.v(9) " "Inferred latch for \"k_out\[15\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172222 "|uc1|constant_reg:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom2 rom2:inst1 " "Elaborating entity \"rom2\" for hierarchy \"rom2:inst1\"" {  } { { "uc1.bdf" "inst1" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom2:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom2:inst1\|altsyncram:altsyncram_component\"" {  } { { "rom2.v" "altsyncram_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom2:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom2:inst1\|altsyncram:altsyncram_component\"" {  } { { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom2:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom2:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file microinstruction_rom.hex " "Parameter \"init_file\" = \"microinstruction_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653854172237 ""}  } { { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653854172237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vpa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vpa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vpa1 " "Found entity 1: altsyncram_vpa1" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653854172282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854172282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vpa1 rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated " "Elaborating entity \"altsyncram_vpa1\" for hierarchy \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854172283 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[0\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[1\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[2\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[3\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[4\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[5\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[6\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[7\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[8\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[9\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[10\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[11\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[12\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[13\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[14\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[15\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[16\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[17\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[18\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[19\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[20\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[21\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[22\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[23\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[24\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[25\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[26\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[27\] " "Synthesized away node \"rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 82 0 0 } } { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 848 1064 112 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653854172356 "|uc1|rom2:inst1|altsyncram:altsyncram_component|altsyncram_vpa1:auto_generated|ram_block1a27"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1653854172356 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1653854172356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[15\] " "Latch ALU:inst5\|z\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172789 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[14\] " "Latch ALU:inst5\|z\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172790 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[13\] " "Latch ALU:inst5\|z\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172790 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[12\] " "Latch ALU:inst5\|z\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172790 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[11\] " "Latch ALU:inst5\|z\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172790 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[10\] " "Latch ALU:inst5\|z\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172790 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[9\] " "Latch ALU:inst5\|z\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172790 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[8\] " "Latch ALU:inst5\|z\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172790 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[7\] " "Latch ALU:inst5\|z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172790 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[6\] " "Latch ALU:inst5\|z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172790 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[5\] " "Latch ALU:inst5\|z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172791 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[4\] " "Latch ALU:inst5\|z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172791 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[3\] " "Latch ALU:inst5\|z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172791 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[2\] " "Latch ALU:inst5\|z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172791 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[1\] " "Latch ALU:inst5\|z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[29\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172791 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[0\] " "Latch ALU:inst5\|z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[31\] " "Ports D and ENA on the latch are fed by the same signal rom2:inst1\|altsyncram:altsyncram_component\|altsyncram_vpa1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_vpa1.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653854172791 ""}  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653854172791 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A\[15\] GND " "Pin \"A\[15\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[14\] GND " "Pin \"A\[14\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[13\] GND " "Pin \"A\[13\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[12\] GND " "Pin \"A\[12\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[11\] GND " "Pin \"A\[11\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[10\] GND " "Pin \"A\[10\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[9\] GND " "Pin \"A\[9\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[8\] GND " "Pin \"A\[8\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[7\] GND " "Pin \"A\[7\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[6\] GND " "Pin \"A\[6\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[5\] GND " "Pin \"A\[5\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[4\] GND " "Pin \"A\[4\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[3\] GND " "Pin \"A\[3\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[2\] GND " "Pin \"A\[2\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[1\] GND " "Pin \"A\[1\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[0\] GND " "Pin \"A\[0\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 488 256 432 504 "A\[15..0\]" "" } { 480 168 256 497 "A\[15..0\]" "" } { 536 528 616 553 "A\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[15\] GND " "Pin \"B\[15\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[14\] GND " "Pin \"B\[14\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[13\] GND " "Pin \"B\[13\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[12\] GND " "Pin \"B\[12\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[11\] GND " "Pin \"B\[11\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[10\] GND " "Pin \"B\[10\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[9\] GND " "Pin \"B\[9\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[8\] GND " "Pin \"B\[8\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[7\] GND " "Pin \"B\[7\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[6\] GND " "Pin \"B\[6\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[5\] GND " "Pin \"B\[5\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[4\] GND " "Pin \"B\[4\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 504 256 432 520 "B\[15..0\]" "" } { 496 168 256 513 "B\[15..0\]" "" } { 512 808 896 529 "B\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653854172811 "|uc1|B[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653854172811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653854172892 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653854173427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653854173427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653854173474 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653854173474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653854173474 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653854173474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653854173474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653854173497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 16:56:13 2022 " "Processing ended: Sun May 29 16:56:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653854173497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653854173497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653854173497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653854173497 ""}
