{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624861434499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624861434499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 28 01:23:54 2021 " "Processing started: Mon Jun 28 01:23:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624861434499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861434499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Processor -c MIPS_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861434499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624861434835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624861434835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sources/Sign_Extend.v" "" { Text "C:/MIPS/Sources/Sign_Extend.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_2 " "Found entity 1: Shift_Left_2" {  } { { "Sources/Shift_Left_2.v" "" { Text "C:/MIPS/Sources/Shift_Left_2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Sources/Register_File.v" "" { Text "C:/MIPS/Sources/Register_File.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/register.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Sources/Register.v" "" { Text "C:/MIPS/Sources/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "Sources/Program_Memory.v" "" { Text "C:/MIPS/Sources/Program_Memory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Sources/Program_Counter.v" "" { Text "C:/MIPS/Sources/Program_Counter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/mux_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/mux_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Register_File " "Found entity 1: Mux_Register_File" {  } { { "Sources/Mux_Register_File.v" "" { Text "C:/MIPS/Sources/Mux_Register_File.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/multiplexer_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/multiplexer_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_2_to_1 " "Found entity 1: Multiplexer_2_to_1" {  } { { "Sources/Multiplexer_2_to_1.v" "" { Text "C:/MIPS/Sources/Multiplexer_2_to_1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/mips_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/mips_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor_TB " "Found entity 1: MIPS_Processor_TB" {  } { { "Sources/MIPS_Processor_TB.v" "" { Text "C:/MIPS/Sources/MIPS_Processor_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/mips_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/mips_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/Sources/MIPS_Processor.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/decoder_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/decoder_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Register_File " "Found entity 1: Decoder_Register_File" {  } { { "Sources/Decoder_Register_File.v" "" { Text "C:/MIPS/Sources/Decoder_Register_File.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Sources/Data_Memory.v" "" { Text "C:/MIPS/Sources/Data_Memory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/control.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Sources/Control.v" "" { Text "C:/MIPS/Sources/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "Sources/ALU_Control.v" "" { Text "C:/MIPS/Sources/ALU_Control.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Sources/ALU.v" "" { Text "C:/MIPS/Sources/ALU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Sources/Adder.v" "" { Text "C:/MIPS/Sources/Adder.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624861441792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861441792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_ne_w MIPS_Processor.v(90) " "Verilog HDL Implicit Net warning at MIPS_Processor.v(90): created implicit net for \"branch_ne_w\"" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/Sources/MIPS_Processor.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441792 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_eq_w MIPS_Processor.v(91) " "Verilog HDL Implicit Net warning at MIPS_Processor.v(91): created implicit net for \"branch_eq_w\"" {  } { { "Sources/MIPS_Processor.v" "" { Text "C:/MIPS/Sources/MIPS_Processor.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624861441832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:CONTROL_UNIT " "Elaborating entity \"Control\" for hierarchy \"Control:CONTROL_UNIT\"" {  } { { "Sources/MIPS_Processor.v" "CONTROL_UNIT" { Text "C:/MIPS/Sources/MIPS_Processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:PC " "Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:PC\"" {  } { { "Sources/MIPS_Processor.v" "PC" { Text "C:/MIPS/Sources/MIPS_Processor.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory Program_Memory:ROM " "Elaborating entity \"Program_Memory\" for hierarchy \"Program_Memory:ROM\"" {  } { { "Sources/MIPS_Processor.v" "ROM" { Text "C:/MIPS/Sources/MIPS_Processor.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441838 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "111 0 255 Program_Memory.v(35) " "Verilog HDL warning at Program_Memory.v(35): number of words (111) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Sources/Program_Memory.v" "" { Text "C:/MIPS/Sources/Program_Memory.v" 35 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1624861441839 "|MIPS_Processor|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(31) " "Net \"rom.data_a\" at Program_Memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "Sources/Program_Memory.v" "" { Text "C:/MIPS/Sources/Program_Memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624861441839 "|MIPS_Processor|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(31) " "Net \"rom.waddr_a\" at Program_Memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "Sources/Program_Memory.v" "" { Text "C:/MIPS/Sources/Program_Memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624861441839 "|MIPS_Processor|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(31) " "Net \"rom.we_a\" at Program_Memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "Sources/Program_Memory.v" "" { Text "C:/MIPS/Sources/Program_Memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624861441839 "|MIPS_Processor|Program_Memory:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:PC_Puls_4 " "Elaborating entity \"Adder\" for hierarchy \"Adder:PC_Puls_4\"" {  } { { "Sources/MIPS_Processor.v" "PC_Puls_4" { Text "C:/MIPS/Sources/MIPS_Processor.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_R_TYPE_OR_I_Type " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_R_TYPE_OR_I_Type\"" {  } { { "Sources/MIPS_Processor.v" "MUX_R_TYPE_OR_I_Type" { Text "C:/MIPS/Sources/MIPS_Processor.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:REGISTER_FILE_UNIT " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\"" {  } { { "Sources/MIPS_Processor.v" "REGISTER_FILE_UNIT" { Text "C:/MIPS/Sources/MIPS_Processor.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Register_File Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE " "Elaborating entity \"Decoder_Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\"" {  } { { "Sources/Register_File.v" "DECODER_REG_FILE" { Text "C:/MIPS/Sources/Register_File.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:REGISTER_FILE_UNIT\|Register:Zero " "Elaborating entity \"Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Register:Zero\"" {  } { { "Sources/Register_File.v" "Zero" { Text "C:/MIPS/Sources/Register_File.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:REGISTER_FILE_UNIT\|Register:sp " "Elaborating entity \"Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Register:sp\"" {  } { { "Sources/Register_File.v" "sp" { Text "C:/MIPS/Sources/Register_File.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Register_File Register_File:REGISTER_FILE_UNIT\|Mux_Register_File:MUXRegister1 " "Elaborating entity \"Mux_Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Mux_Register_File:MUXRegister1\"" {  } { { "Sources/Register_File.v" "MUXRegister1" { Text "C:/MIPS/Sources/Register_File.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Sign_Extend:SIGNED_EXTEND_FOR_CONSTANTS " "Elaborating entity \"Sign_Extend\" for hierarchy \"Sign_Extend:SIGNED_EXTEND_FOR_CONSTANTS\"" {  } { { "Sources/MIPS_Processor.v" "SIGNED_EXTEND_FOR_CONSTANTS" { Text "C:/MIPS/Sources/MIPS_Processor.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left_2 Shift_Left_2:JMP_SHIFTER " "Elaborating entity \"Shift_Left_2\" for hierarchy \"Shift_Left_2:JMP_SHIFTER\"" {  } { { "Sources/MIPS_Processor.v" "JMP_SHIFTER" { Text "C:/MIPS/Sources/MIPS_Processor.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_JMP_R_PC " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_JMP_R_PC\"" {  } { { "Sources/MIPS_Processor.v" "MUX_JMP_R_PC" { Text "C:/MIPS/Sources/MIPS_Processor.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALU_CTRL " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALU_CTRL\"" {  } { { "Sources/MIPS_Processor.v" "ALU_CTRL" { Text "C:/MIPS/Sources/MIPS_Processor.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_UNIT " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_UNIT\"" {  } { { "Sources/MIPS_Processor.v" "ALU_UNIT" { Text "C:/MIPS/Sources/MIPS_Processor.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441878 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt_i ALU.v(54) " "Verilog HDL Always Construct warning at ALU.v(54): variable \"shamt_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sources/ALU.v" "" { Text "C:/MIPS/Sources/ALU.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624861441878 "|MIPS_Processor|ALU:ALU_UNIT"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt_i ALU.v(56) " "Verilog HDL Always Construct warning at ALU.v(56): variable \"shamt_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sources/ALU.v" "" { Text "C:/MIPS/Sources/ALU.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624861441879 "|MIPS_Processor|ALU:ALU_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:DATA_MMRY " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:DATA_MMRY\"" {  } { { "Sources/MIPS_Processor.v" "DATA_MMRY" { Text "C:/MIPS/Sources/MIPS_Processor.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861441887 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/MIPS/db/MIPS_Processor.ram0_Program_Memory_380ed46.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/MIPS/db/MIPS_Processor.ram0_Program_Memory_380ed46.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1624861444188 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Program_Memory:ROM\|rom " "RAM logic \"Program_Memory:ROM\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "Sources/Program_Memory.v" "rom" { Text "C:/MIPS/Sources/Program_Memory.v" 31 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1624861444241 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Memory:DATA_MMRY\|ram " "RAM logic \"Data_Memory:DATA_MMRY\|ram\" is uninferred due to asynchronous read logic" {  } { { "Sources/Data_Memory.v" "ram" { Text "C:/MIPS/Sources/Data_Memory.v" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1624861444241 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0 " "RAM logic \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "Sources/Decoder_Register_File.v" "Ram0" { Text "C:/MIPS/Sources/Decoder_Register_File.v" 20 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1624861444241 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1624861444241 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/MIPS/db/MIPS_Processor.ram0_Program_Memory_380ed46.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/MIPS/db/MIPS_Processor.ram0_Program_Memory_380ed46.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1624861444245 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1624861457375 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Sources/Register.v" "" { Text "C:/MIPS/Sources/Register.v" 31 -1 0 } } { "Sources/Program_Counter.v" "" { Text "C:/MIPS/Sources/Program_Counter.v" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1624861457747 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1624861457747 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624861470723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624861487383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624861487383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17198 " "Implemented 17198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624861489052 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624861489052 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17164 " "Implemented 17164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624861489052 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624861489052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624861489078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 28 01:24:49 2021 " "Processing ended: Mon Jun 28 01:24:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624861489078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624861489078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624861489078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624861489078 ""}
