// Seed: 2569025714
module module_0 (
    input id_0,
    output logic id_1,
    output reg id_2,
    input reg id_3,
    output logic id_4,
    input id_5,
    output id_6
);
  initial begin
    id_2 <= id_3;
    if (1'h0 + id_3) begin
      SystemTFIdentifier(id_0, 1);
    end
  end
endmodule
