

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               95dc7ff718555555fad94070fd983343  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting PTX file and ptxas options    1: histo.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: histo.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting specific PTX file named histo.1.sm_70.ptx 
Extracting specific PTX file named histo.2.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4059f7, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing histo.1.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20histo_prescan_kernelPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmbPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmoPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmuPjiS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17histo_main_kernelP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18histo_final_kerneljjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.1.sm_70.ptx
GPGPU-Sim PTX: Parsing histo.2.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from histo.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmujjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmojjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmajjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z18histo_final_kerneljjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' : regs=30, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmuPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmoPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmbPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z20histo_prescan_kernelPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from histo.2.sm_70.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x4058fd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmujjjjPjS_S_S_ : hostFun 0x0x4057c4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmojjjjPjS_S_S_ : hostFun 0x0x4055b7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmbjjjjPjS_S_S_ : hostFun 0x0x4053aa, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmajjjjPjS_S_S_ : hostFun 0x0x40519d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18histo_final_kerneljjjjPjS_S_S_ : hostFun 0x0x404f90, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404d77, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404b26, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmjP5uint2jjjPj : hostFun 0x0x4048f4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmuP5uint2jjjPj : hostFun 0x0x404760, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmoP5uint2jjjPj : hostFun 0x0x4045cc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmbP5uint2jjjPj : hostFun 0x0x404438, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmaP5uint2jjjPj : hostFun 0x0x4042a4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 : hostFun 0x0x404110, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmuPjiS_ : hostFun 0x0x403f89, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmoPjiS_ : hostFun 0x0x403e2f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmbPjiS_ : hostFun 0x0x403cd5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z20histo_prescan_kernelPjiS_ : hostFun 0x0x403b7b, fat_cubin_handle = 1
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/histo/default/input/img.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/run/default/ref.bmp -- 20 4 b 
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe2fcc1f8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe2fcc1f4..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe2fcc1e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x403cd5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z25histo_prescan_kernel_nvmbPjiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z25histo_prescan_kernel_nvmbPjiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z25histo_prescan_kernel_nvmbPjiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z25histo_prescan_kernel_nvmbPjiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z25histo_prescan_kernel_nvmbPjiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z25histo_prescan_kernel_nvmbPjiS_'...
GPGPU-Sim PTX: reconvergence points for _Z25histo_prescan_kernel_nvmbPjiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5a8 (histo.1.sm_70.ptx:277) @%p1 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (histo.1.sm_70.ptx:298) shl.b32 %r25, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x610 (histo.1.sm_70.ptx:293) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x618 (histo.1.sm_70.ptx:295) cvt.rn.f32.u32%f54, %r33;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x648 (histo.1.sm_70.ptx:303) @%p1 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a8 (histo.1.sm_70.ptx:320) div.rn.f32 %f18, %f57, %f54;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6a0 (histo.1.sm_70.ptx:317) @%p4 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a8 (histo.1.sm_70.ptx:320) div.rn.f32 %f18, %f57, %f54;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6e0 (histo.1.sm_70.ptx:327) @%p5 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (histo.1.sm_70.ptx:339) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x738 (histo.1.sm_70.ptx:341) @%p6 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x780 (histo.1.sm_70.ptx:353) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x790 (histo.1.sm_70.ptx:355) @%p7 bra BB1_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d8 (histo.1.sm_70.ptx:367) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7e8 (histo.1.sm_70.ptx:369) @%p8 bra BB1_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x830 (histo.1.sm_70.ptx:381) setp.ne.s32%p9, %r1, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x838 (histo.1.sm_70.ptx:382) @%p9 bra BB1_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c0 (histo.1.sm_70.ptx:410) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z25histo_prescan_kernel_nvmbPjiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z25histo_prescan_kernel_nvmbPjiS_'.
GPGPU-Sim PTX: pushing kernel '_Z25histo_prescan_kernel_nvmbPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z25histo_prescan_kernel_nvmbPjiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z25histo_prescan_kernel_nvmbPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 9113
gpu_sim_insn = 4152128
gpu_ipc =     455.6269
gpu_tot_sim_cycle = 9113
gpu_tot_sim_insn = 4152128
gpu_tot_ipc =     455.6269
gpu_tot_issued_cta = 64
gpu_occupancy = 14.3455% 
gpu_tot_occupancy = 14.3455% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7961
partiton_level_parallism_total  =       1.7961
partiton_level_parallism_util =      24.3934
partiton_level_parallism_util_total  =      24.3934
L2_BW  =      65.0625 GB/Sec
L2_BW_total  =      65.0625 GB/Sec
gpu_total_sim_rate=173005
############## bottleneck_stats #############
cycles: core 9113, icnt 9113, l2 9113, dram 6843
gpu_ipc	455.627
gpu_tot_issued_cta = 64, average cycles = 142
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 128 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.047	64
L1D data util	0.117	64	0.147	7
L1D tag util	0.054	64	0.070	2
L2 data util	0.028	64	0.041	51
L2 tag util	0.028	64	0.041	51
n_l2_access	 16368
icnt s2m util	0.000	0	0.000	51	flits per packet: -nan
icnt m2s util	0.000	0	0.000	51	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.001	1	0.019	25

latency_l1_hit:	396360, num_l1_reqs:	19818
L1 hit latency:	20
latency_l2_hit:	3244320, num_l2_reqs:	16368
L2 hit latency:	198

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.167
thread slot	1.000
TB slot    	0.125
L1I tag util	0.102	64	0.128	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.027	64	0.034	0
sp pipe util	0.007	64	0.009	0
sfu pipe util	0.008	64	0.011	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.011	64

n_reg_bank	16
reg port	0.029	16	0.042	1
L1D tag util	0.054	64	0.070	2
L1D fill util	0.022	64	0.028	2
n_l1d_mshr	4096
L1D mshr util	0.001	64
n_l1d_missq	16
L1D missq util	0.001	64
L1D hit rate	0.500
L1D miss rate	0.500
L1D rsfail rate	0.000
L2 tag util	0.028	64	0.041	51
L2 fill util	0.000	0	0.000	51
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	51
L2 missq util	0.000	1	0.000	51
L2 hit rate	1.000
L2 miss rate	0.000
L2 rsfail rate	0.000

dram activity	0.001	1	0.032	25

load trans eff	0.819
load trans sz	32.000
load_useful_bytes 1035776, load_transaction_bytes 1265152, icnt_m2s_bytes 0
n_gmem_load_insns 8192, n_gmem_load_accesses 39536
n_smem_access_insn 8064, n_smem_accesses 8064

tmp_counter/12	0.028

run 0.065, fetch 0.004, sync 0.151, control 0.005, data 0.771, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 508, Miss = 255, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 634, Miss = 318, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 636, Miss = 316, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 508, Miss = 255, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 634, Miss = 318, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 508, Miss = 255, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 508, Miss = 255, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 634, Miss = 318, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 636, Miss = 316, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 636, Miss = 316, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 636, Miss = 317, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 508, Miss = 255, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 636, Miss = 316, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 636, Miss = 316, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 508, Miss = 255, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 636, Miss = 317, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 508, Miss = 255, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 636, Miss = 316, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 508, Miss = 255, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 634, Miss = 318, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 636, Miss = 317, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39664
	L1D_total_cache_misses = 19846
	L1D_total_cache_miss_rate = 0.5004
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.077
	L1D_cache_fill_port_util = 0.063
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9460
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
173, 149, 141, 141, 133, 133, 133, 133, 125, 125, 125, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 4374528
gpgpu_n_tot_w_icount = 136704
gpgpu_n_stall_shd_mem = 31344
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16240
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 258944
gpgpu_n_store_insn = 128
gpgpu_n_shmem_insn = 250112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31344
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8347	W0_Idle:473775	W0_Scoreboard:412486	W1:1024	W2:0	W3:0	W4:0	W5:0	W6:0	W7:1152	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:134528
single_issue_nums: WS0:35584	WS1:34048	WS2:33536	WS3:33536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 129920 {8:16240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 649600 {40:16240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
maxmflatency = 936 
max_icnt2mem_latency = 69 
maxmrqlatency = 93 
max_icnt2sh_latency = 9 
averagemflatency = 195 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 26 
avg_icnt2sh_latency = 2 
mrq_lat_table:42 	23 	0 	3 	13 	25 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16240 	0 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	13977 	2365 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15587 	767 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0      8114 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 128.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 128/1 = 128.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none         876
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        227       205       226       196       211       217       200       196       203       194       222       219       208       195       226       205
dram[1]:        234       204       227       196       213       209       204       199       208       193       223       224       206       199       223       207
dram[2]:        228       195       211       195       209       208       204       195       208       193       225       220       203       201       226       209
dram[3]:        230       193       210       191       213       208       212       200       206       197       194       198       208       197       226       201
dram[4]:        233       196       208       195       198       194       209       202       208       192       198       198       205       203       218       209
dram[5]:        225       197       208       209       199       196       209       195       205       208       195       200       204       206       190       199
dram[6]:        228       198       210       207       200       195       207       196       200       203       194       196       206       197       194       200
dram[7]:        229       204       203       203       194       197       204       202       198       206       200       199       204       208       195       197
dram[8]:        193       204       203       200       193       192       205       202       199       209       198       195       194       195       199       193
dram[9]:        194       205       202       207       195       194       208       203       194       206       200       194       194       194       194       193
dram[10]:        197       199       198       193       198       193       207       195       196       206       199       198       192       194       197       194
dram[11]:        197       203       200       193       198       191       205       199       198       208       197       198       205       194       197       200
dram[12]:        204       202       202       193       199       197       195       200       198       206       203       198       194       197       196       199
dram[13]:        200       194       197       193       198       192       195       203       198       200       203       206       201       195       194       206
dram[14]:        202       196       202       196       200       195       195       199       199       194       201       202       204       194       195       213
dram[15]:        202       196       197       193       196       197       194       197       199       196       200       202       203       197       196       214
dram[16]:        201       196       199       195       194       197       197       193       198       199       201       205       199       196       200       219
dram[17]:        196       195       202       191       196       198       196       196       204       198       201       200       199       202       200       220
dram[18]:        198       192       198       192       195       197       205       194       204       196       199       201       201       204       206       223
dram[19]:        196       193       198       197       196       202       204       197       206       203       198       201       192       206       206       220
dram[20]:        199       194       207       205       195       205       212       196       202       210       196       196       194       204       208       222
dram[21]:        196       191       202       206       196       205       214       201       204       209       199       194       199       208       208       221
dram[22]:        198       191       208       215       197       206       217       202       210       211       197       195       198       216       210       195
dram[23]:        199       190       205       214       198       203       217       201       196       211       196       193       201       213       208       195
dram[24]:        197       193       204       218       198       208       217       203       196       211       195       193       201       225       208       199
dram[25]:        196       192       198       214       196       194       216       204       196       209       193       201       204       214       206       936
dram[26]:        198       197       199       214       199       193       202       206       195       208       196       198       207       221       200       201
dram[27]:        198       197       197       217       196       195       202       208       197       195       204       200       206       224       192       201
dram[28]:        205       217       196       212       218       199       204       206       195       202       202       217       211       222       197       201
dram[29]:        203       221       195       212       203       198       195       206       192       201       221       214       210       198       194       213
dram[30]:        205       226       193       214       215       207       194       203       191       201       223       226       206       193       191       225
dram[31]:        202       231       196       194       217       211       194       197       192       200       221       223       212       205       201       220
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6714 n_act=1 n_pre=0 n_ref_event=0 n_req=128 n_rd=0 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.01871
n_activity=273 dram_eff=0.4689
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992188
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018705 
total_CMD = 6843 
util_bw = 128 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 6625 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6714 
Read = 0 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 128 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.018705 
Either_Row_CoL_Bus_Util = 0.018851 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.350723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.350723
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6843 n_nop=6843 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6843i bk1: 0a 6843i bk2: 0a 6843i bk3: 0a 6843i bk4: 0a 6843i bk5: 0a 6843i bk6: 0a 6843i bk7: 0a 6843i bk8: 0a 6843i bk9: 0a 6843i bk10: 0a 6843i bk11: 0a 6843i bk12: 0a 6843i bk13: 0a 6843i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6843 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6843 
n_nop = 6843 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 258, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 370, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 250, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16368
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16368
icnt_total_pkts_simt_to_mem=16368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16368
Req_Network_cycles = 9113
Req_Network_injected_packets_per_cycle =       1.7961 
Req_Network_conflicts_per_cycle =       0.9240
Req_Network_conflicts_per_cycle_util =      12.5484
Req_Bank_Level_Parallism =      24.3934
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0960
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0281

Reply_Network_injected_packets_num = 16368
Reply_Network_cycles = 9113
Reply_Network_injected_packets_per_cycle =        1.7961
Reply_Network_conflicts_per_cycle =        0.2139
Reply_Network_conflicts_per_cycle_util =       2.8874
Reply_Bank_Level_Parallism =      24.2489
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0076
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0225
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 173005 (inst/sec)
gpgpu_simulation_rate = 379 (cycle/sec)
gpgpu_silicon_slowdown = 2986807x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe2fcc1e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe2fcc1e4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe2fcc1e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe2fcc1dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe2fcc1d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x404438 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'...
GPGPU-Sim PTX: Finding dominators for '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'...
GPGPU-Sim PTX: reconvergence points for _Z31histo_intermediates_kernel_nvmbP5uint2jjjPj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2798 (histo.1.sm_70.ptx:1625) @%p1 bra BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2810 (histo.1.sm_70.ptx:1647) add.s32 %r5, %r1, %r50;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2898 (histo.1.sm_70.ptx:1668) @%p1 bra BB6_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2910 (histo.1.sm_70.ptx:1690) add.s32 %r8, %r5, %r50;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2990 (histo.1.sm_70.ptx:1710) @%p1 bra BB6_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (histo.1.sm_70.ptx:1732) add.s32 %r11, %r8, %r50;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2a88 (histo.1.sm_70.ptx:1752) @%p1 bra BB6_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b00 (histo.1.sm_70.ptx:1774) add.s32 %r14, %r11, %r50;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2b80 (histo.1.sm_70.ptx:1794) @%p1 bra BB6_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bf8 (histo.1.sm_70.ptx:1816) add.s32 %r17, %r14, %r50;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c78 (histo.1.sm_70.ptx:1836) @%p1 bra BB6_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cf0 (histo.1.sm_70.ptx:1858) add.s32 %r20, %r17, %r50;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d70 (histo.1.sm_70.ptx:1878) @%p1 bra BB6_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (histo.1.sm_70.ptx:1900) add.s32 %r23, %r20, %r50;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e68 (histo.1.sm_70.ptx:1920) @%p1 bra BB6_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ee0 (histo.1.sm_70.ptx:1942) add.s32 %r26, %r23, %r50;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f60 (histo.1.sm_70.ptx:1962) @%p1 bra BB6_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (histo.1.sm_70.ptx:1984) add.s32 %r29, %r26, %r50;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3058 (histo.1.sm_70.ptx:2004) @%p1 bra BB6_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30d0 (histo.1.sm_70.ptx:2026) add.s32 %r32, %r29, %r50;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3150 (histo.1.sm_70.ptx:2046) @%p1 bra BB6_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c8 (histo.1.sm_70.ptx:2068) add.s32 %r35, %r32, %r50;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3248 (histo.1.sm_70.ptx:2088) @%p1 bra BB6_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32c0 (histo.1.sm_70.ptx:2110) add.s32 %r38, %r35, %r50;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3340 (histo.1.sm_70.ptx:2130) @%p1 bra BB6_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (histo.1.sm_70.ptx:2152) add.s32 %r41, %r38, %r50;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3438 (histo.1.sm_70.ptx:2172) @%p1 bra BB6_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b0 (histo.1.sm_70.ptx:2194) add.s32 %r44, %r41, %r50;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3530 (histo.1.sm_70.ptx:2214) @%p1 bra BB6_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a8 (histo.1.sm_70.ptx:2236) add.s32 %r47, %r44, %r50;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x3628 (histo.1.sm_70.ptx:2256) @%p1 bra BB6_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (histo.1.sm_70.ptx:2278) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z31histo_intermediates_kernel_nvmbP5uint2jjjPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'.
GPGPU-Sim PTX: pushing kernel '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'
Destroy streams for kernel 2: size 0
kernel_name = _Z31histo_intermediates_kernel_nvmbP5uint2jjjPj 
kernel_launch_uid = 2 
gpu_sim_cycle = 23858
gpu_sim_insn = 16217370
gpu_ipc =     679.7456
gpu_tot_sim_cycle = 32971
gpu_tot_sim_insn = 20369498
gpu_tot_ipc =     617.8004
gpu_tot_issued_cta = 129
gpu_occupancy = 24.2112% 
gpu_tot_occupancy = 22.4750% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.9308
partiton_level_parallism_total  =       9.1296
partiton_level_parallism_util =      15.6321
partiton_level_parallism_util_total  =      15.9435
L2_BW  =     432.1813 GB/Sec
L2_BW_total  =     330.7117 GB/Sec
gpu_total_sim_rate=142444
############## bottleneck_stats #############
cycles: core 23858, icnt 23858, l2 23858, dram 17914
gpu_ipc	679.746
gpu_tot_issued_cta = 129, average cycles = 185
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 129480 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 5984 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.070	65
L1D data util	0.597	65	0.739	43
L1D tag util	0.153	65	0.188	0
L2 data util	0.349	64	0.351	2
L2 tag util	0.186	64	0.187	13
n_l2_access	 284645
icnt s2m util	0.000	0	0.000	13	flits per packet: -nan
icnt m2s util	0.000	0	0.000	13	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.268	32	0.270	24

latency_l1_hit:	1840, num_l1_reqs:	92
L1 hit latency:	20
latency_l2_hit:	139333, num_l2_reqs:	725
L2 hit latency:	192
latency_dram:	104463779, num_dram_reqs:	283920
DRAM latency:	367

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.500
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.141	65	0.174	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.046	65	0.056	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.057	16	0.060	2
L1D tag util	0.153	65	0.188	0
L1D fill util	0.068	65	0.085	43
n_l1d_mshr	4096
L1D mshr util	0.009	65
n_l1d_missq	16
L1D missq util	0.009	65
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.186	64	0.187	13
L2 fill util	0.085	64	0.085	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.170	64	0.179	52
L2 missq util	0.003	64	0.003	27
L2 hit rate	0.003
L2 miss rate	0.997
L2 rsfail rate	0.000

dram activity	0.507	32	0.519	2

load trans eff	0.470
load trans sz	32.000
load_useful_bytes 2071680, load_transaction_bytes 4409600, icnt_m2s_bytes 0
n_gmem_load_insns 16640, n_gmem_load_accesses 137800
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.193

run 0.031, fetch 0.000, sync 0.343, control 0.000, data 0.624, struct 0.001
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5004, Miss = 4751, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5132, Miss = 4805, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5132, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5132, Miss = 4811, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5132, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5004, Miss = 4748, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5130, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5132, Miss = 4811, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5132, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5132, Miss = 4810, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5132, Miss = 4815, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5004, Miss = 4745, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5132, Miss = 4811, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5132, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5132, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5004, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5130, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5132, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5132, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5132, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5132, Miss = 4811, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5132, Miss = 4810, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5004, Miss = 4750, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 5132, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 5132, Miss = 4815, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 5132, Miss = 4811, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 5132, Miss = 4810, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 5004, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 5132, Miss = 4810, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 5132, Miss = 4811, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 5132, Miss = 4815, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 5132, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5004, Miss = 4751, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 636, Miss = 316, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 508, Miss = 255, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 634, Miss = 318, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 636, Miss = 317, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 636, Miss = 319, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4496, Miss = 4494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4496, Miss = 4495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4496, Miss = 4496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 331904
	L1D_total_cache_misses = 311994
	L1D_total_cache_miss_rate = 0.9400
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.100
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 117723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 39703
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 177336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154568

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
690, 666, 658, 658, 650, 650, 650, 650, 642, 642, 642, 642, 642, 642, 642, 642, 
gpgpu_n_tot_thrd_icount = 21580288
gpgpu_n_tot_w_icount = 674384
gpgpu_n_stall_shd_mem = 273664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 146445
gpgpu_n_mem_write_global = 154568
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 776864
gpgpu_n_store_insn = 1035968
gpgpu_n_shmem_insn = 250112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 227784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273664
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25797	W0_Idle:805320	W0_Scoreboard:4353847	W1:1024	W2:0	W3:0	W4:0	W5:0	W6:0	W7:1152	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:33605	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:638603
single_issue_nums: WS0:170004	WS1:168468	WS2:167956	WS3:167956	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1171560 {8:146445,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6182720 {40:154568,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5857800 {40:146445,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1236544 {8:154568,}
maxmflatency = 1255 
max_icnt2mem_latency = 161 
maxmrqlatency = 502 
max_icnt2sh_latency = 32 
averagemflatency = 358 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 2 
mrq_lat_table:23430 	15838 	11161 	10660 	16574 	45311 	9510 	2615 	492 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	171405 	80708 	48031 	869 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	270275 	26519 	3731 	488 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	265765 	28329 	6227 	691 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	28 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        17        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        18        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        17        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        17        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[12]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[13]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[14]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[15]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[16]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[17]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[18]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[19]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[20]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[21]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[22]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        18        16 
dram[23]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        17        16 
dram[24]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        18        16 
dram[25]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16       128 
dram[26]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[27]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[28]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[29]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[30]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[31]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:      5618      5617      5589      5763      5554      5633      5816      5558      5655      5728      5767      5686      5538      5582      5664      5565 
dram[1]:      5539      5708      5662      5832      5542      5712      5730      5597      5598      5680      5611      5660      5574      5593      5559      5578 
dram[2]:      5585      5641      5603      5690      5586      5565      5770      5542      5539      5699      5687      5606      5667      5715      5538      5627 
dram[3]:      5539      5547      5780      5783      5700      5670      5703      5626      5589      5707      5650      5613      5603      5561      5567      5542 
dram[4]:      5566      5590      5615      5731      5605      5606      5839      5546      5585      5539      5562      5742      5647      5649      5786      5638 
dram[5]:      5555      5759      5554      5539      5662      5826      5862      5690      5712      5567      5594      5654      5633      5631      5586      5599 
dram[6]:      5678      5651      5542      5567      5623      5674      5871      5609      5573      5589      5550      5630      5798      5539      5666      5715 
dram[7]:      5551      5563      5594      5595      5554      5565      5803      5655      5674      5702      5542      5716      5627      5571      5609      5662 
dram[8]:      5694      5726      5727      5675      5542      5731      5814      5594      5601      5554      5555      5700      5585      5646      5876      5551 
dram[9]:      5605      5782      5672      5566      5585      5553      5539      5601      5776      5647      5649      5724      5543      5667      5760      5538 
dram[10]:      5558      5740      5627      5682      5715      5759      5609      5542      5722      5633      5603      5719      5574      5551      5659      5554 
dram[11]:      5692      5610      5575      5613      5642      5643      5618      5557      5550      5583      5686      5791      5659      5672      5740      5542 
dram[12]:      5553      5760      5573      5539      5601      5698      5730      5650      5538      5714      5610      5672      5657      5607      5850      5565 
dram[13]:      5683      5824      5660      5573      5611      5602      5558      5594      5566      5546      5553      5539      5638      5778      5848      5621 
dram[14]:      5606      5868      5545      5577      5748      5539      5712      5680      5798      5641      5655      5561      5587      5766      5844      5603 
dram[15]:      5611      5860      5695      5687      5672      5561      5619      5657      5591      5610      5545      5602      5566      5539      5826      5658 
dram[16]:      5577      5839      5546      5549      5619      5582      5539      5770      5643      5688      5670      5706      5719      5597      5691      5591 
dram[17]:      5720      5683      5635      5654      5774      5618      5582      5708      5622      5573      5606      5551      5543      5646      5549      5594 
dram[18]:      5650      5746      5581      5610      5712      5542      5605      5585      5559      5699      5649      5635      5727      5776      5538      5672 
dram[19]:      5559      5539      5653      5800      5763      5706      5691      5538      5542      5676      5613      5623      5631      5566      5585      5549 
dram[20]:      5538      5577      5598      5637      5766      5614      5569      5578      5562      5776      5743      5539      5663      5687      5788      5667 
dram[21]:      5567      5595      5550      5553      5826      5755      5667      5718      5538      5638      5623      5575      5589      5619      5599      5731 
dram[22]:      5740      5651      5542      5703      5795      5611      5605      5599      5561      5739      5571      5577      5710      5555      5647      5662 
dram[23]:      5602      5587      5582      5545      5539      5579      5794      5650      5639      5755      5542      5631      5687      5609      5623      5696 
dram[24]:      5645      5657      5667      5694      5586      5703      5684      5610      5594      5672      5561      5555      5766      5545      5539      5819 
dram[25]:      5578      5617      5626      5581      5585      5543      5562      5590      5686      5775      5767      5672      5643      5711      5555      8114 
dram[26]:      5554      5539      5611      5680      5716      5597      5718      5542      5562      5722      5650      5607      5791      5547      5591      5800 
dram[27]:      5542      5599      5609      5562      5577      5587      5550      5565      5623      5539      5731      5779      5798      5657      5696      5718 
dram[28]:      5573      5637      5762      5546      5698      5659      5799      5748      5642      5591      5634      5613      5738      5570      5547      5859 
dram[29]:      5542      5714      5726      5538      5605      5567      5607      5653      5545      5599      5583      5582      5843      5654      5645      5868 
dram[30]:      5585      5575      5626      5563      5539      5688      5668      5750      5649      5672      5543      5542      5755      5613      5605      5802 
dram[31]:      5647      5691      5775      5542      5597      5634      5562      5657      5678      5563      5585      5565      5539      5558      5726      5862 
average row accesses per activate:
dram[0]:  7.210526  8.121212  8.181818  9.629630  7.216216  7.600000 10.750000  8.312500  6.325582  6.340909  7.297297  6.871795  6.476191  6.820513  6.405406  6.368421 
dram[1]:  7.025641  6.725000  8.966666  9.357142  8.000000  7.823529  9.846154  8.580646  6.476191  6.571429  7.324324  7.600000  5.891304  7.882353  7.406250  5.902439 
dram[2]:  6.325582  7.685714  7.852941  8.965517  7.052631  8.516129 11.217391  8.375000  6.923077  6.925000  7.243243  6.536585  6.974359  6.536585  7.900000  5.627907 
dram[3]:  6.825000  8.406250  8.121212 10.400000  8.030303  8.312500 11.727273  8.933333  7.527778  6.000000  7.472222  7.657143  6.113636  8.090909  6.486486  6.971428 
dram[4]:  6.974359  7.270270  7.941176 10.000000  8.733334  7.600000 10.750000  8.437500  6.658536  6.547619  7.243243  8.030303  7.105263  7.052631  7.212121  6.777778 
dram[5]:  6.181818  7.297297  7.297297  8.483871  7.333333  7.333333 11.217391  8.181818  6.476191  7.351351  7.882353  8.000000  6.897436  7.882353  7.866667  7.424242 
dram[6]:  7.351351  6.871795  7.500000  7.705883  7.361111  6.333333 11.727273  7.941176  6.800000  6.775000  6.585366  7.657143  7.324324  8.090909  8.137931  7.935484 
dram[7]:  8.212121  7.416667  7.297297  8.000000  6.333333  6.022727  8.600000  7.714286  6.974359  7.000000  6.923077  7.657143  6.428571  8.312500  7.866667  7.870968 
dram[8]:  7.236842  9.172414  8.181818  7.000000  6.238095  7.135135  9.214286  7.297297  7.131579  8.303030  7.157895  6.536585  8.677420  9.241380  8.740741  7.363636 
dram[9]:  7.800000  8.580646  7.472222  7.657143  7.081081  6.045455  8.125000  6.923077  6.634146  7.432433  6.476191  7.189189  7.882353  8.709678  7.612903  7.870968 
dram[10]:  7.742857  9.137931  7.911765  8.483871  6.093023  9.172414  8.125000  7.297297  6.523809  7.157895  7.351351  7.189189  9.103448  6.974359  9.520000  9.000000 
dram[11]:  8.562500  8.030303  9.000000  8.000000  7.514286  7.388889  7.939394  7.157895  7.351351  5.571429  6.800000  8.060606  7.657143  6.452381  9.520000  7.333333 
dram[12]:  8.000000  8.343750  8.181818  7.162162  6.947369  7.823529  7.705883  6.325582  6.348837  7.527778  5.913043  7.052631  6.973684  7.351351  7.437500  6.594594 
dram[13]:  8.272727  7.657143  7.078948  9.428572  7.250000  7.600000  8.733334  7.351351  6.571429  7.800000  6.609756  6.560976  7.000000  6.279070  6.611111  6.368421 
dram[14]:  6.731707  8.612904  6.871795  8.030303  8.000000  7.189189  8.187500  8.500000  6.395349  6.348837  6.775000  6.650000  6.743590  6.255814  7.000000  7.242424 
dram[15]:  6.272727  7.189189  9.275862  7.542857  8.733334  7.657143 10.480000  6.974359  6.395349  6.418605  6.325582  7.105263  7.277778  6.897436  6.611111  6.567567 
dram[16]:  7.289474  7.052631  8.151515  9.103448  7.108108  8.121212  8.451612  7.742857  6.682927  6.682927  6.974359  6.923077  7.705883  6.428571  5.950000  6.486486 
dram[17]:  6.272727  7.600000  8.343750  7.628572  8.733334  7.657143  8.451612  7.472222  7.157895  6.571429  6.500000  7.078948  7.333333  7.500000  7.677419  6.942857 
dram[18]:  7.051282  7.657143  8.612904  8.281250  7.939394  7.714286  9.428572  8.709678  6.372093  7.378378  6.750000  6.428571  7.764706  6.923077  7.437500  7.058824 
dram[19]:  7.828571  6.725000  8.866667  8.060606  9.034483  7.500000 10.153846  9.571428  7.500000  6.325582  6.500000  8.151515  7.135135  7.941176  6.315790  6.828571 
dram[20]:  6.523809  7.105263  8.900000  8.312500  7.277778  6.725000 10.560000  9.241380  6.523809  7.210526  7.351351  7.444445  7.764706  6.302326  6.857143  7.212121 
dram[21]:  6.272727  5.551021  8.866667  8.866667  8.187500  6.700000 10.153846  8.645162  6.523809  7.000000  7.216216  6.846154  7.388889  7.714286  7.500000  9.560000 
dram[22]:  6.547619  6.634146  9.428572  7.000000  6.365854  6.380952  9.428572  7.216216  7.076923  7.828571  7.270270  8.181818  8.060606  8.933333  8.571428  7.029412 
dram[23]:  7.210526  7.157895  8.483871  7.852941  6.463415  5.911111  7.764706  8.312500  7.263158  6.682927  7.657143  6.585366  8.060606  7.657143  7.272727  8.241380 
dram[24]:  7.263158  6.800000 10.153846  7.941176  6.139535  7.333333  8.800000  8.250000  7.128205  7.611111  7.297297  6.181818  9.172414  8.151515  7.272727  9.520000 
dram[25]:  7.051282  7.157895  9.428572  7.628572  6.820513  6.650000  7.135135  8.030303  6.642857  7.800000  6.700000  6.560976  8.580646  7.472222  9.600000 13.653846 
dram[26]:  7.378378  9.000000  8.733334  7.823529  7.000000  7.333333  8.000000  6.921052  6.925000  6.850000  7.078948  7.105263  8.375000  6.609756  8.344828 10.000000 
dram[27]:  8.741936  6.948718  8.666667  8.866667  6.820513  6.820513  7.600000  7.333333  5.893617  6.682927  6.897436  6.609756  6.675000  6.255814  7.531250  8.730769 
dram[28]:  7.742857  7.583333  9.592592  7.361111  8.187500  6.769231  6.820513  7.135135  6.642857  6.825000  6.536585  6.088889  7.189189  6.560976  6.421052  7.125000 
dram[29]:  7.378378  6.775000  8.600000  8.516129  7.969697  7.764706  8.060606  7.542857  6.619048  7.486486  6.452381  6.800000  6.650000  7.052631  5.902439  9.040000 
dram[30]:  7.555555  6.658536  8.666667  7.162162  8.451612  6.794872  8.580646  9.068966  6.595238  6.000000  6.897436  6.725000  7.600000  6.487805  6.914286  7.062500 
dram[31]:  7.105263  6.325582  8.666667  8.580646  7.735294  8.281250  9.172414  7.305555  6.021739  5.872340  6.750000  6.800000  6.820513  7.243243  5.902439  7.793103 
average row locality = 135591/18302 = 7.408535
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[1]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[2]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[3]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[4]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[5]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[6]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[7]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[8]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[9]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[10]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[11]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[12]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[13]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[14]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[15]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[16]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[17]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[18]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[19]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[20]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[21]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[22]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[23]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[24]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[25]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[26]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[27]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[28]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[29]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[30]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[31]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
total dram reads = 129480
bank skew: 256/224 = 1.14
chip skew: 4048/4040 = 1.00
number of total write accesses:
dram[0]:        72        48        56        16        44        40         8        40        64        92        56        48        64        40        20        40 
dram[1]:        72        52        52        24        32        40         0        40        64        80        60        40        60        48        20        40 
dram[2]:        64        52        44        16        48        32         8        48        56        84        48        48        64        48        20        40 
dram[3]:        68        52        48        16        36        40         8        48        60        80        52        48        52        44        32        48 
dram[4]:        64        52        56        16        24        40         8        56        68        76        48        36        56        48        24        48 
dram[5]:        64        56        56        28        32        32         8        56        64        64        48        32        52        48        16        52 
dram[6]:        64        48        56        24        36        40         8        56        64        60        56        48        60        44        16        56 
dram[7]:        60        44        56        32        40        36         8        56        64        68        56        48        56        40        16        48 
dram[8]:        76        40        56        40        24        32         8        56        60        72        64        48        52        48        16        44 
dram[9]:        68        40        52        48        24        40        16        56        64        76        64        40        48        56        16        48 
dram[10]:        60        36        52        28        24        40        16        56        72        64        64        40        32        64        24        44 
dram[11]:        72        36        56        32        28        40        24        64        64        68        64        40        48        60        24        40 
dram[12]:        64        44        56        36        32        40        24        64        68        60        64        48        36        64        24        48 
dram[13]:        68        48        52        32        20        40        24        64        80        68        60        52        40        56        24        40 
dram[14]:        80        44        48        36        32        40        24        64        76        68        60        40        28        52        24        28 
dram[15]:        80        40        52        32        24        48        24        64        76        80        64        56        24        52        24        48 
dram[16]:        84        48        52        32        28        48        24        60        72        72        64        56        24        56        24        32 
dram[17]:        80        40        44        44        24        48        24        52        64        80        68        52        32        56        24        44 
dram[18]:        76        48        44        36        24        56        32        56        72        68        56        56        32        56        24        32 
dram[19]:        72        52        40        40        24        56        32        48        56        64        68        52        32        56        32        28 
dram[20]:        72        56        44        40        24        52        32        48        72        72        64        48        32        60        32        24 
dram[21]:        80        64        40        40        24        48        32        48        72        68        44        44        40        56        32        28 
dram[22]:        76        64        32        40        20        48        32        44        80        72        52        56        40        48        32        28 
dram[23]:        72        64        28        44        36        40        32        40        80        72        48        56        40        48        32        28 
dram[24]:        80        64        32        56        32        32        32        32        88        72        56        64        40        52        32        24 
dram[25]:        76        64        32        44        40        40        32        36        92        68        48        52        40        52        32       140 
dram[26]:        68        56        24        40        40        32        32        28        84        72        52        56        48        60        40        24 
dram[27]:        60        60        16        40        40        40        40        32        84        72        52        60        44        52        36        12 
dram[28]:        60        68        12        36        24        32        40        32        92        68        48        72        40        52        48        16 
dram[29]:        68        60         8        32        28        32        40        32        88        84        60        64        40        48        40         8 
dram[30]:        64        68        16        36        24        36        40        28        84        80        52        52        40        40        40         8 
dram[31]:        56        64        16        40        28        36        40        28        84        80        56        64        40        48        40         8 
total dram writes = 24064
min_bank_accesses = 0!
chip skew: 888/708 = 1.25
average mf latency per bank:
dram[0]:        655       685       665       763       688       713       779       713       659       595       691       683       645       713       744       729
dram[1]:        649       676       672       739       717       712       811       697       656       623       674       706       675       689       736       712
dram[2]:        680       675       709       768       693       761       803       674       687       621       705       691       669       692       751       722
dram[3]:        679       688       712       778       732       739       804       690       688       623       707       712       691       714       753       715
dram[4]:        684       699       678       766       759       734       809       672       668       636       706       737       691       708       768       725
dram[5]:        682       696       682       738       746       764       814       666       692       666       693       733       684       704       798       700
dram[6]:        675       702       671       754       725       725       812       673       687       665       665       686       670       717       773       698
dram[7]:        664       717       684       730       716       737       814       686       676       651       685       692       667       716       773       703
dram[8]:        650       728       690       728       766       742       814       669       709       641       666       697       677       703       785       717
dram[9]:        672       712       692       699       757       720       786       663       676       642       676       727       680       689       803       676
dram[10]:        684       722       698       758       752       734       784       669       668       654       660       718       732       678       762       696
dram[11]:        650       708       667       725       744       719       761       648       660       643       670       708       688       681       743       720
dram[12]:        664       706       678       718       749       731       764       666       660       658       647       681       711       673       759       703
dram[13]:        660       690       684       734       786       708       762       662       650       636       666       683       710       703       778       740
dram[14]:        650       695       683       702       722       707       768       660       661       636       661       711       729       707       780       749
dram[15]:        643       712       668       729       748       665       737       654       645       614       665       669       735       697       748       713
dram[16]:        621       692       673       728       745       679       741       665       662       627       658       671       728       679       743       738
dram[17]:        630       705       704       704       749       681       752       676       660       610       638       682       712       698       747       699
dram[18]:        647       713       695       730       768       675       742       664       648       653       682       692       724       705       767       737
dram[19]:        640       673       707       706       753       677       734       668       672       651       649       682       721       682       769       738
dram[20]:        641       665       689       702       747       678       740       678       631       635       661       695       714       685       744       745
dram[21]:        631       662       701       706       751       707       738       679       638       644       689       695       693       679       742       734
dram[22]:        642       657       722       719       754       685       732       690       624       641       670       671       689       702       758       740
dram[23]:        638       643       726       709       708       701       757       697       637       641       677       685       693       679       729       725
dram[24]:        649       665       733       705       743       732       743       734       611       650       669       708       707       684       750       739
dram[25]:        650       661       748       714       739       720       750       734       612       665       714       731       721       681       740       799
dram[26]:        675       674       781       726       752       739       759       739       621       642       692       734       705       662       728       766
dram[27]:        650       674       770       711       728       705       725       722       606       644       687       706       696       695       726       797
dram[28]:        689       666       789       743       779       741       750       752       606       667       688       679       730       686       707       797
dram[29]:        662       689       805       734       757       733       731       755       607       647       677       698       725       701       743       837
dram[30]:        671       671       780       716       768       720       732       754       616       654       682       711       723       711       730       832
dram[31]:        700       690       780       705       758       722       732       762       631       656       694       689       728       697       746       822
maximum mf latency per bank:
dram[0]:       1061       901       867       876       867       884       863      1036       933      1002      1008      1185       951       909       979      1053
dram[1]:        975       896       910       906       922      1130       920       970       918       969       948       947       989       965       972      1038
dram[2]:       1013       963      1013      1062       916      1038      1182       957       974      1097       930      1030      1048       980       853       903
dram[3]:       1004       956      1013       938       941      1122       981       965      1046      1141      1097       876       997      1246      1094      1155
dram[4]:       1061       958       983       916       883       973       885      1006      1002       935       905       892      1043      1025       897      1096
dram[5]:        927      1114      1114       944       891       963       995       877       994      1210       909       968       973       998      1084       913
dram[6]:        957       870       957       988      1034       911      1001      1005      1033      1059       897       869      1048       908       955       973
dram[7]:        904       901       982       873       946       922       882      1064       970       985       876      1053       988       964       953       994
dram[8]:       1061       961       915       935       940       978       880       980      1186      1103       907       944       873       923       895       914
dram[9]:       1028       935       931       912       934       915       905       983       992       943       911       949       855       859       993      1021
dram[10]:        958       926      1030      1019       972       905       907       896       998       926      1045       978       938       983       912       958
dram[11]:       1001       911       883      1074       924       906      1063       900       952      1130       953       957      1034       892       901      1150
dram[12]:        998       910       987      1157       975       950       912      1021       963      1180      1002       939       983      1136       941       962
dram[13]:        937       905      1240      1168      1175       954       943       924      1090       903      1004       990       926      1123      1009      1120
dram[14]:       1255       988      1047       959       903      1101      1053       916      1139       982       979       990       887      1134       932       951
dram[15]:       1022      1032       932      1025       884       880      1097      1117      1003       981      1027       913      1156       990       882       963
dram[16]:       1215       915       912       961       866       880      1149       929      1060      1049       952       960       951       974       936       891
dram[17]:       1099       973       920       905      1065       907       896      1147      1010      1034       953       982       884       923       971       901
dram[18]:       1078      1129       946       913       875       997      1006       933       984      1060       976      1091       937      1000       872       909
dram[19]:        974       987       918      1071       896       996       909       912       974       940       971       914       887      1100      1117       982
dram[20]:        884       941       837       889      1008       903       914      1059      1074      1077       923       912       951      1019       968       917
dram[21]:        927       988      1070       914      1001      1084       918       932       898       958       945       991       970       945       941       907
dram[22]:        946       989       897       917       891       872       903      1019       906       919       942       909       867       880      1124      1063
dram[23]:        892       899       868       934      1005       883      1041       951       944       991       972       991       985       958       883       948
dram[24]:        941       906       879      1023      1029       897      1076       874      1104      1042       976      1135       921       913       902       955
dram[25]:        946       926      1191       892       956      1171       955       872      1008       997      1018       906       979       988       873       936
dram[26]:       1038       924      1219       917      1082       863      1129       990      1107      1063      1021      1114      1008       962      1044       949
dram[27]:        881       949       899       935       958       948      1060       980       905      1030      1010      1011       922      1046       973       926
dram[28]:       1024       960       971       924       934       955      1050       958       916       959       868       964       903       935       987       900
dram[29]:        893       906       866       916       896       894       882      1084       891       974      1037      1098      1024       903       968       925
dram[30]:        899       969       867       883       880      1009       884       972       924       970       942      1031      1038       942       918       932
dram[31]:        988       893       936       909       946       873       906       961      1073       955       901      1009      1010      1002       961       933
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 3): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19390 n_act=578 n_pre=562 n_ref_event=0 n_req=4235 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.1937
n_activity=10103 dram_eff=0.4747
bk0: 256a 22695i bk1: 256a 23369i bk2: 256a 23066i bk3: 256a 23617i bk4: 256a 23222i bk5: 256a 23136i bk6: 256a 23770i bk7: 256a 23080i bk8: 256a 22805i bk9: 256a 22393i bk10: 256a 23130i bk11: 256a 22909i bk12: 256a 22883i bk13: 256a 23001i bk14: 232a 23208i bk15: 232a 23008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863518
Row_Buffer_Locality_read = 0.885128
Row_Buffer_Locality_write = 0.395722
Bank_Level_Parallism = 3.382161
Bank_Level_Parallism_Col = 2.724777
Bank_Level_Parallism_Ready = 1.552961
write_to_read_ratio_blp_rw_average = 0.252944
GrpLevelPara = 2.106207 

BW Util details:
bwutil = 0.193723 
total_CMD = 24757 
util_bw = 4796 
Wasted_Col = 3388 
Wasted_Row = 998 
Idle = 15575 

BW Util Bottlenecks: 
RCDc_limit = 2649 
RCDWRc_limit = 575 
WTRc_limit = 615 
RTWc_limit = 2139 
CCDLc_limit = 1896 
rwq = 0 
CCDLc_limit_alone = 1662 
WTRc_limit_alone = 566 
RTWc_limit_alone = 1954 

Commands details: 
total_CMD = 24757 
n_nop = 19390 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 578 
n_pre = 562 
n_ref = 0 
n_req = 4235 
total_req = 4796 

Dual Bus Interface Util: 
issued_total_row = 1140 
issued_total_col = 4796 
Row_Bus_Util =  0.046048 
CoL_Bus_Util = 0.193723 
Either_Row_CoL_Bus_Util = 0.216787 
Issued_on_Two_Bus_Simul_Util = 0.022983 
issued_two_Eff = 0.106018 
queue_avg = 3.414105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=3.41411
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 6): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19408 n_act=570 n_pre=554 n_ref_event=0 n_req=4229 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.1928
n_activity=10285 dram_eff=0.464
bk0: 256a 22879i bk1: 256a 22780i bk2: 256a 23491i bk3: 256a 23253i bk4: 256a 23184i bk5: 256a 23181i bk6: 256a 23543i bk7: 256a 23262i bk8: 256a 22620i bk9: 256a 22551i bk10: 256a 23109i bk11: 256a 23227i bk12: 256a 22946i bk13: 256a 23131i bk14: 232a 23557i bk15: 232a 22802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865216
Row_Buffer_Locality_read = 0.887105
Row_Buffer_Locality_write = 0.375691
Bank_Level_Parallism = 3.336761
Bank_Level_Parallism_Col = 2.655231
Bank_Level_Parallism_Ready = 1.556790
write_to_read_ratio_blp_rw_average = 0.245425
GrpLevelPara = 2.010062 

BW Util details:
bwutil = 0.192754 
total_CMD = 24757 
util_bw = 4772 
Wasted_Col = 3569 
Wasted_Row = 897 
Idle = 15519 

BW Util Bottlenecks: 
RCDc_limit = 2652 
RCDWRc_limit = 603 
WTRc_limit = 782 
RTWc_limit = 2065 
CCDLc_limit = 2148 
rwq = 0 
CCDLc_limit_alone = 1897 
WTRc_limit_alone = 697 
RTWc_limit_alone = 1899 

Commands details: 
total_CMD = 24757 
n_nop = 19408 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 570 
n_pre = 554 
n_ref = 0 
n_req = 4229 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1124 
issued_total_col = 4772 
Row_Bus_Util =  0.045401 
CoL_Bus_Util = 0.192754 
Either_Row_CoL_Bus_Util = 0.216060 
Issued_on_Two_Bus_Simul_Util = 0.022095 
issued_two_Eff = 0.102262 
queue_avg = 3.165448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=3.16545
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 5): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19368 n_act=575 n_pre=559 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.1926
n_activity=10240 dram_eff=0.4656
bk0: 256a 22502i bk1: 256a 23027i bk2: 256a 22964i bk3: 256a 23224i bk4: 256a 23150i bk5: 256a 23270i bk6: 256a 23438i bk7: 256a 23230i bk8: 256a 22823i bk9: 256a 22684i bk10: 256a 23107i bk11: 256a 22982i bk12: 256a 22962i bk13: 256a 22921i bk14: 232a 23622i bk15: 232a 23019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864002
Row_Buffer_Locality_read = 0.886858
Row_Buffer_Locality_write = 0.350000
Bank_Level_Parallism = 3.381593
Bank_Level_Parallism_Col = 2.696496
Bank_Level_Parallism_Ready = 1.574664
write_to_read_ratio_blp_rw_average = 0.255467
GrpLevelPara = 2.028131 

BW Util details:
bwutil = 0.192592 
total_CMD = 24757 
util_bw = 4768 
Wasted_Col = 3577 
Wasted_Row = 945 
Idle = 15467 

BW Util Bottlenecks: 
RCDc_limit = 2687 
RCDWRc_limit = 639 
WTRc_limit = 563 
RTWc_limit = 2164 
CCDLc_limit = 2163 
rwq = 0 
CCDLc_limit_alone = 1934 
WTRc_limit_alone = 488 
RTWc_limit_alone = 2010 

Commands details: 
total_CMD = 24757 
n_nop = 19368 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 575 
n_pre = 559 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1134 
issued_total_col = 4768 
Row_Bus_Util =  0.045805 
CoL_Bus_Util = 0.192592 
Either_Row_CoL_Bus_Util = 0.217676 
Issued_on_Two_Bus_Simul_Util = 0.020721 
issued_two_Eff = 0.095194 
queue_avg = 3.844892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.84489
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 3): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19433 n_act=549 n_pre=533 n_ref_event=0 n_req=4231 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.1931
n_activity=10063 dram_eff=0.475
bk0: 256a 22612i bk1: 256a 23327i bk2: 256a 22880i bk3: 256a 23599i bk4: 256a 23212i bk5: 256a 23073i bk6: 256a 23556i bk7: 256a 23240i bk8: 256a 23024i bk9: 256a 22546i bk10: 256a 22907i bk11: 256a 23068i bk12: 256a 22846i bk13: 256a 23205i bk14: 232a 23038i bk15: 232a 23217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870243
Row_Buffer_Locality_read = 0.890316
Row_Buffer_Locality_write = 0.426230
Bank_Level_Parallism = 3.411448
Bank_Level_Parallism_Col = 2.757523
Bank_Level_Parallism_Ready = 1.621339
write_to_read_ratio_blp_rw_average = 0.242951
GrpLevelPara = 2.062167 

BW Util details:
bwutil = 0.193077 
total_CMD = 24757 
util_bw = 4780 
Wasted_Col = 3380 
Wasted_Row = 925 
Idle = 15672 

BW Util Bottlenecks: 
RCDc_limit = 2439 
RCDWRc_limit = 543 
WTRc_limit = 729 
RTWc_limit = 1803 
CCDLc_limit = 2102 
rwq = 0 
CCDLc_limit_alone = 1874 
WTRc_limit_alone = 646 
RTWc_limit_alone = 1658 

Commands details: 
total_CMD = 24757 
n_nop = 19433 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 549 
n_pre = 533 
n_ref = 0 
n_req = 4231 
total_req = 4780 

Dual Bus Interface Util: 
issued_total_row = 1082 
issued_total_col = 4780 
Row_Bus_Util =  0.043705 
CoL_Bus_Util = 0.193077 
Either_Row_CoL_Bus_Util = 0.215050 
Issued_on_Two_Bus_Simul_Util = 0.021731 
issued_two_Eff = 0.101052 
queue_avg = 3.993820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99382
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 6): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19443 n_act=555 n_pre=539 n_ref_event=0 n_req=4228 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.1926
n_activity=9841 dram_eff=0.4845
bk0: 256a 22934i bk1: 256a 22879i bk2: 256a 23013i bk3: 256a 23571i bk4: 256a 23329i bk5: 256a 22966i bk6: 256a 23623i bk7: 256a 23156i bk8: 256a 22738i bk9: 256a 22541i bk10: 256a 23242i bk11: 256a 23347i bk12: 256a 23094i bk13: 256a 23089i bk14: 232a 23491i bk15: 232a 23079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868732
Row_Buffer_Locality_read = 0.890563
Row_Buffer_Locality_write = 0.377778
Bank_Level_Parallism = 3.396743
Bank_Level_Parallism_Col = 2.674317
Bank_Level_Parallism_Ready = 1.536284
write_to_read_ratio_blp_rw_average = 0.239232
GrpLevelPara = 2.059000 

BW Util details:
bwutil = 0.192592 
total_CMD = 24757 
util_bw = 4768 
Wasted_Col = 3328 
Wasted_Row = 809 
Idle = 15852 

BW Util Bottlenecks: 
RCDc_limit = 2379 
RCDWRc_limit = 583 
WTRc_limit = 833 
RTWc_limit = 1687 
CCDLc_limit = 2031 
rwq = 0 
CCDLc_limit_alone = 1868 
WTRc_limit_alone = 766 
RTWc_limit_alone = 1591 

Commands details: 
total_CMD = 24757 
n_nop = 19443 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 555 
n_pre = 539 
n_ref = 0 
n_req = 4228 
total_req = 4768 

Dual Bus Interface Util: 
issued_total_row = 1094 
issued_total_col = 4768 
Row_Bus_Util =  0.044190 
CoL_Bus_Util = 0.192592 
Either_Row_CoL_Bus_Util = 0.214646 
Issued_on_Two_Bus_Simul_Util = 0.022135 
issued_two_Eff = 0.103124 
queue_avg = 3.543967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.54397
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 7): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19445 n_act=559 n_pre=543 n_ref_event=0 n_req=4225 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=708 bw_util=0.1921
n_activity=10014 dram_eff=0.4749
bk0: 256a 22802i bk1: 256a 22899i bk2: 256a 23013i bk3: 256a 23243i bk4: 256a 23287i bk5: 256a 23213i bk6: 256a 23708i bk7: 256a 23375i bk8: 256a 22587i bk9: 256a 22873i bk10: 256a 23274i bk11: 256a 23158i bk12: 256a 23121i bk13: 256a 23270i bk14: 232a 23308i bk15: 232a 23278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867692
Row_Buffer_Locality_read = 0.889081
Row_Buffer_Locality_write = 0.378531
Bank_Level_Parallism = 3.263686
Bank_Level_Parallism_Col = 2.538990
Bank_Level_Parallism_Ready = 1.473717
write_to_read_ratio_blp_rw_average = 0.260041
GrpLevelPara = 1.989032 

BW Util details:
bwutil = 0.192107 
total_CMD = 24757 
util_bw = 4756 
Wasted_Col = 3617 
Wasted_Row = 797 
Idle = 15587 

BW Util Bottlenecks: 
RCDc_limit = 2594 
RCDWRc_limit = 591 
WTRc_limit = 592 
RTWc_limit = 2054 
CCDLc_limit = 2099 
rwq = 0 
CCDLc_limit_alone = 1899 
WTRc_limit_alone = 550 
RTWc_limit_alone = 1896 

Commands details: 
total_CMD = 24757 
n_nop = 19445 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 708 
n_act = 559 
n_pre = 543 
n_ref = 0 
n_req = 4225 
total_req = 4756 

Dual Bus Interface Util: 
issued_total_row = 1102 
issued_total_col = 4756 
Row_Bus_Util =  0.044513 
CoL_Bus_Util = 0.192107 
Either_Row_CoL_Bus_Util = 0.214566 
Issued_on_Two_Bus_Simul_Util = 0.022054 
issued_two_Eff = 0.102786 
queue_avg = 3.587511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=3.58751
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 7): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19379 n_act=566 n_pre=550 n_ref_event=0 n_req=4232 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.1931
n_activity=10060 dram_eff=0.4751
bk0: 256a 22934i bk1: 256a 23196i bk2: 256a 23189i bk3: 256a 23280i bk4: 256a 23026i bk5: 256a 22970i bk6: 256a 23646i bk7: 256a 23065i bk8: 256a 22779i bk9: 256a 22922i bk10: 256a 22912i bk11: 256a 23348i bk12: 256a 23165i bk13: 256a 23027i bk14: 232a 23508i bk15: 232a 23318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866257
Row_Buffer_Locality_read = 0.886611
Row_Buffer_Locality_write = 0.418478
Bank_Level_Parallism = 3.266464
Bank_Level_Parallism_Col = 2.520139
Bank_Level_Parallism_Ready = 1.459414
write_to_read_ratio_blp_rw_average = 0.257407
GrpLevelPara = 1.970599 

BW Util details:
bwutil = 0.193077 
total_CMD = 24757 
util_bw = 4780 
Wasted_Col = 3668 
Wasted_Row = 754 
Idle = 15555 

BW Util Bottlenecks: 
RCDc_limit = 2662 
RCDWRc_limit = 562 
WTRc_limit = 672 
RTWc_limit = 2026 
CCDLc_limit = 2276 
rwq = 0 
CCDLc_limit_alone = 2037 
WTRc_limit_alone = 581 
RTWc_limit_alone = 1878 

Commands details: 
total_CMD = 24757 
n_nop = 19379 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 566 
n_pre = 550 
n_ref = 0 
n_req = 4232 
total_req = 4780 

Dual Bus Interface Util: 
issued_total_row = 1116 
issued_total_col = 4780 
Row_Bus_Util =  0.045078 
CoL_Bus_Util = 0.193077 
Either_Row_CoL_Bus_Util = 0.217231 
Issued_on_Two_Bus_Simul_Util = 0.020923 
issued_two_Eff = 0.096318 
queue_avg = 3.341075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=3.34108
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 6): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19405 n_act=577 n_pre=561 n_ref_event=0 n_req=4230 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.1929
n_activity=10207 dram_eff=0.4679
bk0: 256a 23348i bk1: 256a 23031i bk2: 256a 23116i bk3: 256a 23242i bk4: 256a 23068i bk5: 256a 22832i bk6: 256a 23509i bk7: 256a 22818i bk8: 256a 22960i bk9: 256a 22693i bk10: 256a 23107i bk11: 256a 23065i bk12: 256a 22881i bk13: 256a 23219i bk14: 232a 23513i bk15: 232a 23360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863593
Row_Buffer_Locality_read = 0.884634
Row_Buffer_Locality_write = 0.395604
Bank_Level_Parallism = 3.303089
Bank_Level_Parallism_Col = 2.629385
Bank_Level_Parallism_Ready = 1.516960
write_to_read_ratio_blp_rw_average = 0.250088
GrpLevelPara = 2.006234 

BW Util details:
bwutil = 0.192915 
total_CMD = 24757 
util_bw = 4776 
Wasted_Col = 3489 
Wasted_Row = 993 
Idle = 15499 

BW Util Bottlenecks: 
RCDc_limit = 2494 
RCDWRc_limit = 582 
WTRc_limit = 647 
RTWc_limit = 1817 
CCDLc_limit = 2250 
rwq = 0 
CCDLc_limit_alone = 2014 
WTRc_limit_alone = 578 
RTWc_limit_alone = 1650 

Commands details: 
total_CMD = 24757 
n_nop = 19405 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 577 
n_pre = 561 
n_ref = 0 
n_req = 4230 
total_req = 4776 

Dual Bus Interface Util: 
issued_total_row = 1138 
issued_total_col = 4776 
Row_Bus_Util =  0.045967 
CoL_Bus_Util = 0.192915 
Either_Row_CoL_Bus_Util = 0.216181 
Issued_on_Two_Bus_Simul_Util = 0.022701 
issued_two_Eff = 0.105007 
queue_avg = 3.328271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.32827
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 6): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19432 n_act=552 n_pre=536 n_ref_event=0 n_req=4232 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.1932
n_activity=9828 dram_eff=0.4868
bk0: 256a 22760i bk1: 256a 23342i bk2: 256a 23275i bk3: 256a 22989i bk4: 256a 22759i bk5: 256a 23041i bk6: 256a 23398i bk7: 256a 23049i bk8: 256a 22514i bk9: 256a 22655i bk10: 256a 23191i bk11: 256a 23037i bk12: 256a 23413i bk13: 256a 23325i bk14: 232a 23584i bk15: 232a 23280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.887599
Row_Buffer_Locality_write = 0.472826
Bank_Level_Parallism = 3.453422
Bank_Level_Parallism_Col = 2.732296
Bank_Level_Parallism_Ready = 1.546405
write_to_read_ratio_blp_rw_average = 0.256060
GrpLevelPara = 2.060236 

BW Util details:
bwutil = 0.193238 
total_CMD = 24757 
util_bw = 4784 
Wasted_Col = 3322 
Wasted_Row = 793 
Idle = 15858 

BW Util Bottlenecks: 
RCDc_limit = 2353 
RCDWRc_limit = 518 
WTRc_limit = 831 
RTWc_limit = 2018 
CCDLc_limit = 2192 
rwq = 0 
CCDLc_limit_alone = 1956 
WTRc_limit_alone = 725 
RTWc_limit_alone = 1888 

Commands details: 
total_CMD = 24757 
n_nop = 19432 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 552 
n_pre = 536 
n_ref = 0 
n_req = 4232 
total_req = 4784 

Dual Bus Interface Util: 
issued_total_row = 1088 
issued_total_col = 4784 
Row_Bus_Util =  0.043947 
CoL_Bus_Util = 0.193238 
Either_Row_CoL_Bus_Util = 0.215091 
Issued_on_Two_Bus_Simul_Util = 0.022095 
issued_two_Eff = 0.102723 
queue_avg = 3.562467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=3.56247
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 5): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19396 n_act=573 n_pre=557 n_ref_event=0 n_req=4237 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=753 bw_util=0.1939
n_activity=10125 dram_eff=0.4742
bk0: 256a 23115i bk1: 256a 23363i bk2: 256a 23162i bk3: 256a 23056i bk4: 256a 23295i bk5: 256a 22909i bk6: 256a 23380i bk7: 256a 22948i bk8: 256a 22565i bk9: 256a 23003i bk10: 256a 22960i bk11: 256a 23201i bk12: 256a 23340i bk13: 256a 23306i bk14: 232a 23232i bk15: 232a 23437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864763
Row_Buffer_Locality_read = 0.886611
Row_Buffer_Locality_write = 0.396825
Bank_Level_Parallism = 3.298530
Bank_Level_Parallism_Col = 2.571796
Bank_Level_Parallism_Ready = 1.490106
write_to_read_ratio_blp_rw_average = 0.256980
GrpLevelPara = 2.006855 

BW Util details:
bwutil = 0.193925 
total_CMD = 24757 
util_bw = 4801 
Wasted_Col = 3451 
Wasted_Row = 866 
Idle = 15639 

BW Util Bottlenecks: 
RCDc_limit = 2371 
RCDWRc_limit = 667 
WTRc_limit = 841 
RTWc_limit = 1663 
CCDLc_limit = 2136 
rwq = 0 
CCDLc_limit_alone = 1925 
WTRc_limit_alone = 755 
RTWc_limit_alone = 1538 

Commands details: 
total_CMD = 24757 
n_nop = 19396 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 753 
n_act = 573 
n_pre = 557 
n_ref = 0 
n_req = 4237 
total_req = 4801 

Dual Bus Interface Util: 
issued_total_row = 1130 
issued_total_col = 4801 
Row_Bus_Util =  0.045644 
CoL_Bus_Util = 0.193925 
Either_Row_CoL_Bus_Util = 0.216545 
Issued_on_Two_Bus_Simul_Util = 0.023024 
issued_two_Eff = 0.106323 
queue_avg = 3.334774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=3.33477
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 8): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19445 n_act=544 n_pre=528 n_ref_event=0 n_req=4227 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=716 bw_util=0.1924
n_activity=10025 dram_eff=0.4752
bk0: 256a 23088i bk1: 256a 23382i bk2: 256a 22867i bk3: 256a 23308i bk4: 256a 22845i bk5: 256a 23237i bk6: 256a 23420i bk7: 256a 22973i bk8: 256a 22752i bk9: 256a 22941i bk10: 256a 22878i bk11: 256a 23000i bk12: 256a 23448i bk13: 256a 23031i bk14: 232a 23523i bk15: 232a 23454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871303
Row_Buffer_Locality_read = 0.888587
Row_Buffer_Locality_write = 0.480447
Bank_Level_Parallism = 3.321087
Bank_Level_Parallism_Col = 2.661034
Bank_Level_Parallism_Ready = 1.553107
write_to_read_ratio_blp_rw_average = 0.247266
GrpLevelPara = 2.037717 

BW Util details:
bwutil = 0.192430 
total_CMD = 24757 
util_bw = 4764 
Wasted_Col = 3484 
Wasted_Row = 843 
Idle = 15666 

BW Util Bottlenecks: 
RCDc_limit = 2446 
RCDWRc_limit = 558 
WTRc_limit = 950 
RTWc_limit = 1663 
CCDLc_limit = 2171 
rwq = 0 
CCDLc_limit_alone = 1901 
WTRc_limit_alone = 828 
RTWc_limit_alone = 1515 

Commands details: 
total_CMD = 24757 
n_nop = 19445 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 716 
n_act = 544 
n_pre = 528 
n_ref = 0 
n_req = 4227 
total_req = 4764 

Dual Bus Interface Util: 
issued_total_row = 1072 
issued_total_col = 4764 
Row_Bus_Util =  0.043301 
CoL_Bus_Util = 0.192430 
Either_Row_CoL_Bus_Util = 0.214566 
Issued_on_Two_Bus_Simul_Util = 0.021166 
issued_two_Eff = 0.098645 
queue_avg = 3.260532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=3.26053
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 3): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19427 n_act=564 n_pre=548 n_ref_event=0 n_req=4238 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.1942
n_activity=9998 dram_eff=0.4809
bk0: 256a 23098i bk1: 256a 23447i bk2: 256a 23332i bk3: 256a 23037i bk4: 256a 23196i bk5: 256a 23244i bk6: 256a 23313i bk7: 256a 22963i bk8: 256a 22968i bk9: 256a 22553i bk10: 256a 22954i bk11: 256a 22979i bk12: 256a 23215i bk13: 256a 22892i bk14: 232a 23509i bk15: 232a 23188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866918
Row_Buffer_Locality_read = 0.887352
Row_Buffer_Locality_write = 0.431579
Bank_Level_Parallism = 3.386172
Bank_Level_Parallism_Col = 2.662685
Bank_Level_Parallism_Ready = 1.528286
write_to_read_ratio_blp_rw_average = 0.248011
GrpLevelPara = 2.060961 

BW Util details:
bwutil = 0.194208 
total_CMD = 24757 
util_bw = 4808 
Wasted_Col = 3400 
Wasted_Row = 788 
Idle = 15761 

BW Util Bottlenecks: 
RCDc_limit = 2470 
RCDWRc_limit = 590 
WTRc_limit = 629 
RTWc_limit = 1857 
CCDLc_limit = 2048 
rwq = 0 
CCDLc_limit_alone = 1859 
WTRc_limit_alone = 557 
RTWc_limit_alone = 1740 

Commands details: 
total_CMD = 24757 
n_nop = 19427 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 564 
n_pre = 548 
n_ref = 0 
n_req = 4238 
total_req = 4808 

Dual Bus Interface Util: 
issued_total_row = 1112 
issued_total_col = 4808 
Row_Bus_Util =  0.044917 
CoL_Bus_Util = 0.194208 
Either_Row_CoL_Bus_Util = 0.215293 
Issued_on_Two_Bus_Simul_Util = 0.023832 
issued_two_Eff = 0.110694 
queue_avg = 3.179182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=3.17918
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 2): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19351 n_act=592 n_pre=576 n_ref_event=0 n_req=4241 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=769 bw_util=0.1946
n_activity=9924 dram_eff=0.4854
bk0: 256a 23169i bk1: 256a 23262i bk2: 256a 23037i bk3: 256a 22938i bk4: 256a 22976i bk5: 256a 23317i bk6: 256a 23272i bk7: 256a 22826i bk8: 256a 22959i bk9: 256a 22869i bk10: 256a 22889i bk11: 256a 23090i bk12: 256a 23145i bk13: 256a 23036i bk14: 232a 23275i bk15: 232a 23214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860410
Row_Buffer_Locality_read = 0.881423
Row_Buffer_Locality_write = 0.419689
Bank_Level_Parallism = 3.431758
Bank_Level_Parallism_Col = 2.674031
Bank_Level_Parallism_Ready = 1.506955
write_to_read_ratio_blp_rw_average = 0.247629
GrpLevelPara = 2.023328 

BW Util details:
bwutil = 0.194571 
total_CMD = 24757 
util_bw = 4817 
Wasted_Col = 3375 
Wasted_Row = 864 
Idle = 15701 

BW Util Bottlenecks: 
RCDc_limit = 2596 
RCDWRc_limit = 575 
WTRc_limit = 679 
RTWc_limit = 1817 
CCDLc_limit = 2071 
rwq = 0 
CCDLc_limit_alone = 1868 
WTRc_limit_alone = 606 
RTWc_limit_alone = 1687 

Commands details: 
total_CMD = 24757 
n_nop = 19351 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 769 
n_act = 592 
n_pre = 576 
n_ref = 0 
n_req = 4241 
total_req = 4817 

Dual Bus Interface Util: 
issued_total_row = 1168 
issued_total_col = 4817 
Row_Bus_Util =  0.047179 
CoL_Bus_Util = 0.194571 
Either_Row_CoL_Bus_Util = 0.218362 
Issued_on_Two_Bus_Simul_Util = 0.023387 
issued_two_Eff = 0.107103 
queue_avg = 3.595347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.59535
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 6): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19379 n_act=585 n_pre=570 n_ref_event=0 n_req=4240 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=762 bw_util=0.1943
n_activity=10025 dram_eff=0.4798
bk0: 256a 23211i bk1: 256a 23293i bk2: 256a 22725i bk3: 256a 23291i bk4: 256a 23111i bk5: 256a 23407i bk6: 256a 23287i bk7: 256a 22791i bk8: 256a 22573i bk9: 256a 22816i bk10: 256a 22843i bk11: 256a 22643i bk12: 256a 23258i bk13: 256a 22945i bk14: 232a 23061i bk15: 232a 23024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861792
Row_Buffer_Locality_read = 0.880682
Row_Buffer_Locality_write = 0.463542
Bank_Level_Parallism = 3.546108
Bank_Level_Parallism_Col = 2.848047
Bank_Level_Parallism_Ready = 1.575468
write_to_read_ratio_blp_rw_average = 0.246489
GrpLevelPara = 2.073689 

BW Util details:
bwutil = 0.194288 
total_CMD = 24757 
util_bw = 4810 
Wasted_Col = 3359 
Wasted_Row = 875 
Idle = 15713 

BW Util Bottlenecks: 
RCDc_limit = 2596 
RCDWRc_limit = 529 
WTRc_limit = 643 
RTWc_limit = 2253 
CCDLc_limit = 2042 
rwq = 0 
CCDLc_limit_alone = 1790 
WTRc_limit_alone = 568 
RTWc_limit_alone = 2076 

Commands details: 
total_CMD = 24757 
n_nop = 19379 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 762 
n_act = 585 
n_pre = 570 
n_ref = 0 
n_req = 4240 
total_req = 4810 

Dual Bus Interface Util: 
issued_total_row = 1155 
issued_total_col = 4810 
Row_Bus_Util =  0.046653 
CoL_Bus_Util = 0.194288 
Either_Row_CoL_Bus_Util = 0.217231 
Issued_on_Two_Bus_Simul_Util = 0.023710 
issued_two_Eff = 0.109148 
queue_avg = 3.830593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=3.83059
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 6): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19365 n_act=592 n_pre=577 n_ref_event=0 n_req=4234 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=740 bw_util=0.1934
n_activity=9937 dram_eff=0.4818
bk0: 256a 22591i bk1: 256a 23375i bk2: 256a 22894i bk3: 256a 23339i bk4: 256a 23419i bk5: 256a 22962i bk6: 256a 23118i bk7: 256a 23015i bk8: 256a 22488i bk9: 256a 22722i bk10: 256a 22804i bk11: 256a 23030i bk12: 256a 23196i bk13: 256a 22615i bk14: 232a 23159i bk15: 232a 23352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859943
Row_Buffer_Locality_read = 0.878953
Row_Buffer_Locality_write = 0.446237
Bank_Level_Parallism = 3.551569
Bank_Level_Parallism_Col = 2.819717
Bank_Level_Parallism_Ready = 1.588972
write_to_read_ratio_blp_rw_average = 0.248492
GrpLevelPara = 2.115588 

BW Util details:
bwutil = 0.193400 
total_CMD = 24757 
util_bw = 4788 
Wasted_Col = 3409 
Wasted_Row = 888 
Idle = 15672 

BW Util Bottlenecks: 
RCDc_limit = 2680 
RCDWRc_limit = 549 
WTRc_limit = 766 
RTWc_limit = 1912 
CCDLc_limit = 2082 
rwq = 0 
CCDLc_limit_alone = 1878 
WTRc_limit_alone = 686 
RTWc_limit_alone = 1788 

Commands details: 
total_CMD = 24757 
n_nop = 19365 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 740 
n_act = 592 
n_pre = 577 
n_ref = 0 
n_req = 4234 
total_req = 4788 

Dual Bus Interface Util: 
issued_total_row = 1169 
issued_total_col = 4788 
Row_Bus_Util =  0.047219 
CoL_Bus_Util = 0.193400 
Either_Row_CoL_Bus_Util = 0.217797 
Issued_on_Two_Bus_Simul_Util = 0.022822 
issued_two_Eff = 0.104785 
queue_avg = 4.015268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01527
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 7): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19339 n_act=589 n_pre=573 n_ref_event=0 n_req=4245 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=784 bw_util=0.1952
n_activity=10216 dram_eff=0.473
bk0: 256a 22882i bk1: 256a 22956i bk2: 256a 23228i bk3: 256a 23091i bk4: 256a 23524i bk5: 256a 23295i bk6: 256a 23410i bk7: 256a 22952i bk8: 256a 22591i bk9: 256a 22814i bk10: 256a 22720i bk11: 256a 22964i bk12: 256a 23103i bk13: 256a 22884i bk14: 232a 23364i bk15: 232a 23188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861216
Row_Buffer_Locality_read = 0.884140
Row_Buffer_Locality_write = 0.387755
Bank_Level_Parallism = 3.407882
Bank_Level_Parallism_Col = 2.701651
Bank_Level_Parallism_Ready = 1.510969
write_to_read_ratio_blp_rw_average = 0.251627
GrpLevelPara = 2.082936 

BW Util details:
bwutil = 0.195177 
total_CMD = 24757 
util_bw = 4832 
Wasted_Col = 3438 
Wasted_Row = 941 
Idle = 15546 

BW Util Bottlenecks: 
RCDc_limit = 2652 
RCDWRc_limit = 587 
WTRc_limit = 762 
RTWc_limit = 1763 
CCDLc_limit = 1906 
rwq = 0 
CCDLc_limit_alone = 1667 
WTRc_limit_alone = 670 
RTWc_limit_alone = 1616 

Commands details: 
total_CMD = 24757 
n_nop = 19339 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 784 
n_act = 589 
n_pre = 573 
n_ref = 0 
n_req = 4245 
total_req = 4832 

Dual Bus Interface Util: 
issued_total_row = 1162 
issued_total_col = 4832 
Row_Bus_Util =  0.046936 
CoL_Bus_Util = 0.195177 
Either_Row_CoL_Bus_Util = 0.218847 
Issued_on_Two_Bus_Simul_Util = 0.023266 
issued_two_Eff = 0.106312 
queue_avg = 3.637880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.63788
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 4): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19326 n_act=587 n_pre=571 n_ref_event=0 n_req=4242 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=776 bw_util=0.1949
n_activity=9907 dram_eff=0.4869
bk0: 256a 22932i bk1: 256a 23196i bk2: 256a 23206i bk3: 256a 23314i bk4: 256a 23207i bk5: 256a 23325i bk6: 256a 23120i bk7: 256a 23244i bk8: 256a 22965i bk9: 256a 22790i bk10: 256a 22625i bk11: 256a 22837i bk12: 256a 23191i bk13: 256a 23004i bk14: 232a 23235i bk15: 232a 23259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861622
Row_Buffer_Locality_read = 0.882905
Row_Buffer_Locality_write = 0.417526
Bank_Level_Parallism = 3.414807
Bank_Level_Parallism_Col = 2.672591
Bank_Level_Parallism_Ready = 1.539594
write_to_read_ratio_blp_rw_average = 0.222367
GrpLevelPara = 2.070851 

BW Util details:
bwutil = 0.194854 
total_CMD = 24757 
util_bw = 4824 
Wasted_Col = 3420 
Wasted_Row = 806 
Idle = 15707 

BW Util Bottlenecks: 
RCDc_limit = 2722 
RCDWRc_limit = 544 
WTRc_limit = 1008 
RTWc_limit = 1571 
CCDLc_limit = 1989 
rwq = 0 
CCDLc_limit_alone = 1806 
WTRc_limit_alone = 923 
RTWc_limit_alone = 1473 

Commands details: 
total_CMD = 24757 
n_nop = 19326 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 776 
n_act = 587 
n_pre = 571 
n_ref = 0 
n_req = 4242 
total_req = 4824 

Dual Bus Interface Util: 
issued_total_row = 1158 
issued_total_col = 4824 
Row_Bus_Util =  0.046775 
CoL_Bus_Util = 0.194854 
Either_Row_CoL_Bus_Util = 0.219372 
Issued_on_Two_Bus_Simul_Util = 0.022256 
issued_two_Eff = 0.101455 
queue_avg = 3.525023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.52502
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 8): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19327 n_act=576 n_pre=560 n_ref_event=0 n_req=4242 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=776 bw_util=0.1949
n_activity=10084 dram_eff=0.4784
bk0: 256a 22772i bk1: 256a 23140i bk2: 256a 23171i bk3: 256a 23001i bk4: 256a 23434i bk5: 256a 22933i bk6: 256a 23353i bk7: 256a 23016i bk8: 256a 22857i bk9: 256a 22798i bk10: 256a 22875i bk11: 256a 23082i bk12: 256a 23395i bk13: 256a 23178i bk14: 232a 23286i bk15: 232a 23121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864215
Row_Buffer_Locality_read = 0.885870
Row_Buffer_Locality_write = 0.412371
Bank_Level_Parallism = 3.364724
Bank_Level_Parallism_Col = 2.650946
Bank_Level_Parallism_Ready = 1.525705
write_to_read_ratio_blp_rw_average = 0.250626
GrpLevelPara = 2.053589 

BW Util details:
bwutil = 0.194854 
total_CMD = 24757 
util_bw = 4824 
Wasted_Col = 3527 
Wasted_Row = 845 
Idle = 15561 

BW Util Bottlenecks: 
RCDc_limit = 2682 
RCDWRc_limit = 580 
WTRc_limit = 609 
RTWc_limit = 2302 
CCDLc_limit = 2006 
rwq = 0 
CCDLc_limit_alone = 1797 
WTRc_limit_alone = 554 
RTWc_limit_alone = 2148 

Commands details: 
total_CMD = 24757 
n_nop = 19327 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 776 
n_act = 576 
n_pre = 560 
n_ref = 0 
n_req = 4242 
total_req = 4824 

Dual Bus Interface Util: 
issued_total_row = 1136 
issued_total_col = 4824 
Row_Bus_Util =  0.045886 
CoL_Bus_Util = 0.194854 
Either_Row_CoL_Bus_Util = 0.219332 
Issued_on_Two_Bus_Simul_Util = 0.021408 
issued_two_Eff = 0.097606 
queue_avg = 3.309569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=3.30957
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 8): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19362 n_act=564 n_pre=549 n_ref_event=0 n_req=4240 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=764 bw_util=0.1944
n_activity=10006 dram_eff=0.4809
bk0: 256a 22730i bk1: 256a 23001i bk2: 256a 23255i bk3: 256a 23095i bk4: 256a 23308i bk5: 256a 23109i bk6: 256a 23370i bk7: 256a 23272i bk8: 256a 22752i bk9: 256a 22851i bk10: 256a 22848i bk11: 256a 22914i bk12: 256a 23310i bk13: 256a 23068i bk14: 232a 23427i bk15: 232a 23362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866745
Row_Buffer_Locality_read = 0.886858
Row_Buffer_Locality_write = 0.442708
Bank_Level_Parallism = 3.357299
Bank_Level_Parallism_Col = 2.662890
Bank_Level_Parallism_Ready = 1.579385
write_to_read_ratio_blp_rw_average = 0.227786
GrpLevelPara = 2.009259 

BW Util details:
bwutil = 0.194369 
total_CMD = 24757 
util_bw = 4812 
Wasted_Col = 3480 
Wasted_Row = 846 
Idle = 15619 

BW Util Bottlenecks: 
RCDc_limit = 2626 
RCDWRc_limit = 544 
WTRc_limit = 942 
RTWc_limit = 1396 
CCDLc_limit = 2212 
rwq = 0 
CCDLc_limit_alone = 1952 
WTRc_limit_alone = 808 
RTWc_limit_alone = 1270 

Commands details: 
total_CMD = 24757 
n_nop = 19362 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 764 
n_act = 564 
n_pre = 549 
n_ref = 0 
n_req = 4240 
total_req = 4812 

Dual Bus Interface Util: 
issued_total_row = 1113 
issued_total_col = 4812 
Row_Bus_Util =  0.044957 
CoL_Bus_Util = 0.194369 
Either_Row_CoL_Bus_Util = 0.217918 
Issued_on_Two_Bus_Simul_Util = 0.021408 
issued_two_Eff = 0.098239 
queue_avg = 3.695318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=3.69532
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 7): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19419 n_act=555 n_pre=539 n_ref_event=0 n_req=4236 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.1939
n_activity=10164 dram_eff=0.4723
bk0: 256a 23193i bk1: 256a 22849i bk2: 256a 23434i bk3: 256a 23189i bk4: 256a 23544i bk5: 256a 22931i bk6: 256a 23561i bk7: 256a 23212i bk8: 256a 22983i bk9: 256a 22827i bk10: 256a 22780i bk11: 256a 23285i bk12: 256a 23134i bk13: 256a 23012i bk14: 232a 23031i bk15: 232a 23343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868980
Row_Buffer_Locality_read = 0.888834
Row_Buffer_Locality_write = 0.441489
Bank_Level_Parallism = 3.250731
Bank_Level_Parallism_Col = 2.596436
Bank_Level_Parallism_Ready = 1.488750
write_to_read_ratio_blp_rw_average = 0.236950
GrpLevelPara = 1.990302 

BW Util details:
bwutil = 0.193885 
total_CMD = 24757 
util_bw = 4800 
Wasted_Col = 3537 
Wasted_Row = 904 
Idle = 15516 

BW Util Bottlenecks: 
RCDc_limit = 2562 
RCDWRc_limit = 548 
WTRc_limit = 655 
RTWc_limit = 1986 
CCDLc_limit = 2208 
rwq = 0 
CCDLc_limit_alone = 1973 
WTRc_limit_alone = 574 
RTWc_limit_alone = 1832 

Commands details: 
total_CMD = 24757 
n_nop = 19419 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 555 
n_pre = 539 
n_ref = 0 
n_req = 4236 
total_req = 4800 

Dual Bus Interface Util: 
issued_total_row = 1094 
issued_total_col = 4800 
Row_Bus_Util =  0.044190 
CoL_Bus_Util = 0.193885 
Either_Row_CoL_Bus_Util = 0.215616 
Issued_on_Two_Bus_Simul_Util = 0.022458 
issued_two_Eff = 0.104159 
queue_avg = 3.604395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.60439
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 1): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19356 n_act=570 n_pre=554 n_ref_event=0 n_req=4241 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=772 bw_util=0.1947
n_activity=10063 dram_eff=0.479
bk0: 256a 22946i bk1: 256a 23035i bk2: 256a 23479i bk3: 256a 23423i bk4: 256a 23205i bk5: 256a 22928i bk6: 256a 23478i bk7: 256a 23305i bk8: 256a 22671i bk9: 256a 22664i bk10: 256a 23050i bk11: 256a 23054i bk12: 256a 23299i bk13: 256a 22543i bk14: 232a 23197i bk15: 232a 23450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865598
Row_Buffer_Locality_read = 0.888587
Row_Buffer_Locality_write = 0.383420
Bank_Level_Parallism = 3.324216
Bank_Level_Parallism_Col = 2.639869
Bank_Level_Parallism_Ready = 1.554564
write_to_read_ratio_blp_rw_average = 0.254072
GrpLevelPara = 2.042925 

BW Util details:
bwutil = 0.194692 
total_CMD = 24757 
util_bw = 4820 
Wasted_Col = 3511 
Wasted_Row = 882 
Idle = 15544 

BW Util Bottlenecks: 
RCDc_limit = 2474 
RCDWRc_limit = 732 
WTRc_limit = 683 
RTWc_limit = 2176 
CCDLc_limit = 2197 
rwq = 0 
CCDLc_limit_alone = 1961 
WTRc_limit_alone = 624 
RTWc_limit_alone = 1999 

Commands details: 
total_CMD = 24757 
n_nop = 19356 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 772 
n_act = 570 
n_pre = 554 
n_ref = 0 
n_req = 4241 
total_req = 4820 

Dual Bus Interface Util: 
issued_total_row = 1124 
issued_total_col = 4820 
Row_Bus_Util =  0.045401 
CoL_Bus_Util = 0.194692 
Either_Row_CoL_Bus_Util = 0.218161 
Issued_on_Two_Bus_Simul_Util = 0.021933 
issued_two_Eff = 0.100537 
queue_avg = 3.249101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=3.2491
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 2): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19360 n_act=567 n_pre=551 n_ref_event=0 n_req=4238 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.1942
n_activity=10012 dram_eff=0.4802
bk0: 256a 22816i bk1: 256a 22536i bk2: 256a 23243i bk3: 256a 23311i bk4: 256a 23287i bk5: 256a 22945i bk6: 256a 23376i bk7: 256a 23278i bk8: 256a 22856i bk9: 256a 22866i bk10: 256a 23213i bk11: 256a 23034i bk12: 256a 23198i bk13: 256a 23050i bk14: 232a 23307i bk15: 232a 23524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866210
Row_Buffer_Locality_read = 0.888340
Row_Buffer_Locality_write = 0.394737
Bank_Level_Parallism = 3.360132
Bank_Level_Parallism_Col = 2.662913
Bank_Level_Parallism_Ready = 1.566764
write_to_read_ratio_blp_rw_average = 0.237366
GrpLevelPara = 1.998286 

BW Util details:
bwutil = 0.194208 
total_CMD = 24757 
util_bw = 4808 
Wasted_Col = 3445 
Wasted_Row = 827 
Idle = 15677 

BW Util Bottlenecks: 
RCDc_limit = 2534 
RCDWRc_limit = 657 
WTRc_limit = 639 
RTWc_limit = 2013 
CCDLc_limit = 2285 
rwq = 0 
CCDLc_limit_alone = 2044 
WTRc_limit_alone = 560 
RTWc_limit_alone = 1851 

Commands details: 
total_CMD = 24757 
n_nop = 19360 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 567 
n_pre = 551 
n_ref = 0 
n_req = 4238 
total_req = 4808 

Dual Bus Interface Util: 
issued_total_row = 1118 
issued_total_col = 4808 
Row_Bus_Util =  0.045159 
CoL_Bus_Util = 0.194208 
Either_Row_CoL_Bus_Util = 0.217999 
Issued_on_Two_Bus_Simul_Util = 0.021368 
issued_two_Eff = 0.098017 
queue_avg = 3.291715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=3.29172
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 2): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19365 n_act=566 n_pre=550 n_ref_event=0 n_req=4239 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=764 bw_util=0.1944
n_activity=9963 dram_eff=0.483
bk0: 256a 22969i bk1: 256a 22734i bk2: 256a 23417i bk3: 256a 23158i bk4: 256a 23146i bk5: 256a 23012i bk6: 256a 23468i bk7: 256a 23154i bk8: 256a 22967i bk9: 256a 23145i bk10: 256a 23206i bk11: 256a 23311i bk12: 256a 23405i bk13: 256a 23287i bk14: 232a 23420i bk15: 232a 23213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866478
Row_Buffer_Locality_read = 0.887352
Row_Buffer_Locality_write = 0.424084
Bank_Level_Parallism = 3.248699
Bank_Level_Parallism_Col = 2.531694
Bank_Level_Parallism_Ready = 1.551953
write_to_read_ratio_blp_rw_average = 0.225596
GrpLevelPara = 1.963534 

BW Util details:
bwutil = 0.194369 
total_CMD = 24757 
util_bw = 4812 
Wasted_Col = 3432 
Wasted_Row = 787 
Idle = 15726 

BW Util Bottlenecks: 
RCDc_limit = 2476 
RCDWRc_limit = 598 
WTRc_limit = 1012 
RTWc_limit = 1257 
CCDLc_limit = 2131 
rwq = 0 
CCDLc_limit_alone = 1922 
WTRc_limit_alone = 861 
RTWc_limit_alone = 1199 

Commands details: 
total_CMD = 24757 
n_nop = 19365 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 764 
n_act = 566 
n_pre = 550 
n_ref = 0 
n_req = 4239 
total_req = 4812 

Dual Bus Interface Util: 
issued_total_row = 1116 
issued_total_col = 4812 
Row_Bus_Util =  0.045078 
CoL_Bus_Util = 0.194369 
Either_Row_CoL_Bus_Util = 0.217797 
Issued_on_Two_Bus_Simul_Util = 0.021650 
issued_two_Eff = 0.099407 
queue_avg = 3.200913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=3.20091
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 3): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19393 n_act=578 n_pre=562 n_ref_event=0 n_req=4238 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.1942
n_activity=10106 dram_eff=0.4758
bk0: 256a 22848i bk1: 256a 23110i bk2: 256a 23482i bk3: 256a 23178i bk4: 256a 22925i bk5: 256a 22774i bk6: 256a 23179i bk7: 256a 23031i bk8: 256a 22537i bk9: 256a 22625i bk10: 256a 23177i bk11: 256a 22950i bk12: 256a 23271i bk13: 256a 23222i bk14: 232a 23258i bk15: 232a 23426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863615
Row_Buffer_Locality_read = 0.885623
Row_Buffer_Locality_write = 0.394737
Bank_Level_Parallism = 3.423627
Bank_Level_Parallism_Col = 2.686674
Bank_Level_Parallism_Ready = 1.550333
write_to_read_ratio_blp_rw_average = 0.252875
GrpLevelPara = 2.034558 

BW Util details:
bwutil = 0.194208 
total_CMD = 24757 
util_bw = 4808 
Wasted_Col = 3520 
Wasted_Row = 831 
Idle = 15598 

BW Util Bottlenecks: 
RCDc_limit = 2581 
RCDWRc_limit = 597 
WTRc_limit = 674 
RTWc_limit = 2156 
CCDLc_limit = 2157 
rwq = 0 
CCDLc_limit_alone = 1959 
WTRc_limit_alone = 620 
RTWc_limit_alone = 2012 

Commands details: 
total_CMD = 24757 
n_nop = 19393 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 578 
n_pre = 562 
n_ref = 0 
n_req = 4238 
total_req = 4808 

Dual Bus Interface Util: 
issued_total_row = 1140 
issued_total_col = 4808 
Row_Bus_Util =  0.046048 
CoL_Bus_Util = 0.194208 
Either_Row_CoL_Bus_Util = 0.216666 
Issued_on_Two_Bus_Simul_Util = 0.023589 
issued_two_Eff = 0.108874 
queue_avg = 3.301410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.30141
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19384 n_act=555 n_pre=539 n_ref_event=0 n_req=4245 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.1953
n_activity=9847 dram_eff=0.4911
bk0: 256a 22719i bk1: 256a 22910i bk2: 256a 23428i bk3: 256a 22925i bk4: 256a 23038i bk5: 256a 23098i bk6: 256a 23249i bk7: 256a 23430i bk8: 256a 22477i bk9: 256a 22826i bk10: 256a 23192i bk11: 256a 22636i bk12: 256a 23357i bk13: 256a 23054i bk14: 232a 23190i bk15: 232a 23613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869258
Row_Buffer_Locality_read = 0.890069
Row_Buffer_Locality_write = 0.441624
Bank_Level_Parallism = 3.522343
Bank_Level_Parallism_Col = 2.789849
Bank_Level_Parallism_Ready = 1.612076
write_to_read_ratio_blp_rw_average = 0.253255
GrpLevelPara = 2.104888 

BW Util details:
bwutil = 0.195339 
total_CMD = 24757 
util_bw = 4836 
Wasted_Col = 3239 
Wasted_Row = 787 
Idle = 15895 

BW Util Bottlenecks: 
RCDc_limit = 2368 
RCDWRc_limit = 518 
WTRc_limit = 672 
RTWc_limit = 2052 
CCDLc_limit = 2056 
rwq = 0 
CCDLc_limit_alone = 1845 
WTRc_limit_alone = 598 
RTWc_limit_alone = 1915 

Commands details: 
total_CMD = 24757 
n_nop = 19384 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 555 
n_pre = 539 
n_ref = 0 
n_req = 4245 
total_req = 4836 

Dual Bus Interface Util: 
issued_total_row = 1094 
issued_total_col = 4836 
Row_Bus_Util =  0.044190 
CoL_Bus_Util = 0.195339 
Either_Row_CoL_Bus_Util = 0.217030 
Issued_on_Two_Bus_Simul_Util = 0.022499 
issued_two_Eff = 0.103666 
queue_avg = 3.614574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=3.61457
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 1): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19290 n_act=565 n_pre=549 n_ref_event=0 n_req=4358 n_rd=4040 n_rd_L2_A=0 n_write=128 n_wr_bk=756 bw_util=0.1989
n_activity=10231 dram_eff=0.4813
bk0: 256a 22956i bk1: 256a 23104i bk2: 256a 23131i bk3: 256a 23163i bk4: 256a 23031i bk5: 256a 22950i bk6: 256a 23233i bk7: 256a 23288i bk8: 256a 22646i bk9: 256a 22887i bk10: 256a 22855i bk11: 256a 23029i bk12: 256a 23340i bk13: 256a 22998i bk14: 232a 23518i bk15: 224a 23671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870353
Row_Buffer_Locality_read = 0.887376
Row_Buffer_Locality_write = 0.654088
Bank_Level_Parallism = 3.342306
Bank_Level_Parallism_Col = 2.626995
Bank_Level_Parallism_Ready = 1.548741
write_to_read_ratio_blp_rw_average = 0.270557
GrpLevelPara = 2.031194 

BW Util details:
bwutil = 0.198893 
total_CMD = 24757 
util_bw = 4924 
Wasted_Col = 3488 
Wasted_Row = 764 
Idle = 15581 

BW Util Bottlenecks: 
RCDc_limit = 2369 
RCDWRc_limit = 620 
WTRc_limit = 884 
RTWc_limit = 1797 
CCDLc_limit = 2122 
rwq = 0 
CCDLc_limit_alone = 1879 
WTRc_limit_alone = 786 
RTWc_limit_alone = 1652 

Commands details: 
total_CMD = 24757 
n_nop = 19290 
Read = 4040 
Write = 128 
L2_Alloc = 0 
L2_WB = 756 
n_act = 565 
n_pre = 549 
n_ref = 0 
n_req = 4358 
total_req = 4924 

Dual Bus Interface Util: 
issued_total_row = 1114 
issued_total_col = 4924 
Row_Bus_Util =  0.044997 
CoL_Bus_Util = 0.198893 
Either_Row_CoL_Bus_Util = 0.220826 
Issued_on_Two_Bus_Simul_Util = 0.023064 
issued_two_Eff = 0.104445 
queue_avg = 3.716484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71648
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 2): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19419 n_act=557 n_pre=541 n_ref_event=0 n_req=4229 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.1937
n_activity=10010 dram_eff=0.4791
bk0: 256a 22861i bk1: 256a 23283i bk2: 256a 23132i bk3: 256a 23218i bk4: 256a 22910i bk5: 256a 23272i bk6: 256a 23194i bk7: 256a 23031i bk8: 256a 22683i bk9: 256a 22903i bk10: 256a 22822i bk11: 256a 22751i bk12: 256a 23028i bk13: 256a 22762i bk14: 232a 23194i bk15: 224a 23564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868290
Row_Buffer_Locality_read = 0.887871
Row_Buffer_Locality_write = 0.449735
Bank_Level_Parallism = 3.551142
Bank_Level_Parallism_Col = 2.844450
Bank_Level_Parallism_Ready = 1.628857
write_to_read_ratio_blp_rw_average = 0.243289
GrpLevelPara = 2.076655 

BW Util details:
bwutil = 0.193723 
total_CMD = 24757 
util_bw = 4796 
Wasted_Col = 3316 
Wasted_Row = 824 
Idle = 15821 

BW Util Bottlenecks: 
RCDc_limit = 2516 
RCDWRc_limit = 587 
WTRc_limit = 868 
RTWc_limit = 1878 
CCDLc_limit = 2156 
rwq = 0 
CCDLc_limit_alone = 1929 
WTRc_limit_alone = 769 
RTWc_limit_alone = 1750 

Commands details: 
total_CMD = 24757 
n_nop = 19419 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 557 
n_pre = 541 
n_ref = 0 
n_req = 4229 
total_req = 4796 

Dual Bus Interface Util: 
issued_total_row = 1098 
issued_total_col = 4796 
Row_Bus_Util =  0.044351 
CoL_Bus_Util = 0.193723 
Either_Row_CoL_Bus_Util = 0.215616 
Issued_on_Two_Bus_Simul_Util = 0.022458 
issued_two_Eff = 0.104159 
queue_avg = 4.277699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2777
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 1): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19382 n_act=588 n_pre=572 n_ref_event=0 n_req=4225 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=740 bw_util=0.1931
n_activity=10189 dram_eff=0.4691
bk0: 256a 23380i bk1: 256a 22957i bk2: 256a 23509i bk3: 256a 23514i bk4: 256a 22765i bk5: 256a 22990i bk6: 256a 23146i bk7: 256a 23052i bk8: 256a 22596i bk9: 256a 22760i bk10: 256a 22691i bk11: 256a 22933i bk12: 256a 22895i bk13: 256a 22775i bk14: 232a 23068i bk15: 224a 23581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860828
Row_Buffer_Locality_read = 0.881683
Row_Buffer_Locality_write = 0.405405
Bank_Level_Parallism = 3.458143
Bank_Level_Parallism_Col = 2.738809
Bank_Level_Parallism_Ready = 1.602092
write_to_read_ratio_blp_rw_average = 0.236046
GrpLevelPara = 2.087310 

BW Util details:
bwutil = 0.193077 
total_CMD = 24757 
util_bw = 4780 
Wasted_Col = 3418 
Wasted_Row = 976 
Idle = 15583 

BW Util Bottlenecks: 
RCDc_limit = 2625 
RCDWRc_limit = 617 
WTRc_limit = 816 
RTWc_limit = 1780 
CCDLc_limit = 2004 
rwq = 0 
CCDLc_limit_alone = 1750 
WTRc_limit_alone = 701 
RTWc_limit_alone = 1641 

Commands details: 
total_CMD = 24757 
n_nop = 19382 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 740 
n_act = 588 
n_pre = 572 
n_ref = 0 
n_req = 4225 
total_req = 4780 

Dual Bus Interface Util: 
issued_total_row = 1160 
issued_total_col = 4780 
Row_Bus_Util =  0.046855 
CoL_Bus_Util = 0.193077 
Either_Row_CoL_Bus_Util = 0.217110 
Issued_on_Two_Bus_Simul_Util = 0.022822 
issued_two_Eff = 0.105116 
queue_avg = 3.783132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.78313
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 3): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19398 n_act=597 n_pre=581 n_ref_event=0 n_req=4225 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=740 bw_util=0.1931
n_activity=9787 dram_eff=0.4884
bk0: 256a 22956i bk1: 256a 22826i bk2: 256a 23435i bk3: 256a 23141i bk4: 256a 23381i bk5: 256a 23192i bk6: 256a 22944i bk7: 256a 23080i bk8: 256a 22630i bk9: 256a 22857i bk10: 256a 23066i bk11: 256a 22710i bk12: 256a 23079i bk13: 256a 22913i bk14: 232a 22932i bk15: 224a 23411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858698
Row_Buffer_Locality_read = 0.879951
Row_Buffer_Locality_write = 0.394595
Bank_Level_Parallism = 3.535484
Bank_Level_Parallism_Col = 2.775421
Bank_Level_Parallism_Ready = 1.643515
write_to_read_ratio_blp_rw_average = 0.240674
GrpLevelPara = 2.071740 

BW Util details:
bwutil = 0.193077 
total_CMD = 24757 
util_bw = 4780 
Wasted_Col = 3319 
Wasted_Row = 891 
Idle = 15767 

BW Util Bottlenecks: 
RCDc_limit = 2573 
RCDWRc_limit = 640 
WTRc_limit = 850 
RTWc_limit = 1638 
CCDLc_limit = 2145 
rwq = 0 
CCDLc_limit_alone = 1875 
WTRc_limit_alone = 734 
RTWc_limit_alone = 1484 

Commands details: 
total_CMD = 24757 
n_nop = 19398 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 740 
n_act = 597 
n_pre = 581 
n_ref = 0 
n_req = 4225 
total_req = 4780 

Dual Bus Interface Util: 
issued_total_row = 1178 
issued_total_col = 4780 
Row_Bus_Util =  0.047583 
CoL_Bus_Util = 0.193077 
Either_Row_CoL_Bus_Util = 0.216464 
Issued_on_Two_Bus_Simul_Util = 0.024195 
issued_two_Eff = 0.111775 
queue_avg = 3.686109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=3.68611
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 6): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19408 n_act=578 n_pre=562 n_ref_event=0 n_req=4223 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.1928
n_activity=10099 dram_eff=0.4725
bk0: 256a 23198i bk1: 256a 22889i bk2: 256a 23490i bk3: 256a 23379i bk4: 256a 23376i bk5: 256a 23289i bk6: 256a 23035i bk7: 256a 23085i bk8: 256a 22829i bk9: 256a 22892i bk10: 256a 22896i bk11: 256a 22825i bk12: 256a 23111i bk13: 256a 23140i bk14: 232a 23040i bk15: 224a 23666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863130
Row_Buffer_Locality_read = 0.884158
Row_Buffer_Locality_write = 0.398907
Bank_Level_Parallism = 3.314126
Bank_Level_Parallism_Col = 2.594661
Bank_Level_Parallism_Ready = 1.503982
write_to_read_ratio_blp_rw_average = 0.246956
GrpLevelPara = 2.005120 

BW Util details:
bwutil = 0.192754 
total_CMD = 24757 
util_bw = 4772 
Wasted_Col = 3512 
Wasted_Row = 827 
Idle = 15646 

BW Util Bottlenecks: 
RCDc_limit = 2587 
RCDWRc_limit = 627 
WTRc_limit = 764 
RTWc_limit = 1620 
CCDLc_limit = 2040 
rwq = 0 
CCDLc_limit_alone = 1815 
WTRc_limit_alone = 656 
RTWc_limit_alone = 1503 

Commands details: 
total_CMD = 24757 
n_nop = 19408 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 578 
n_pre = 562 
n_ref = 0 
n_req = 4223 
total_req = 4772 

Dual Bus Interface Util: 
issued_total_row = 1140 
issued_total_col = 4772 
Row_Bus_Util =  0.046048 
CoL_Bus_Util = 0.192754 
Either_Row_CoL_Bus_Util = 0.216060 
Issued_on_Two_Bus_Simul_Util = 0.022741 
issued_two_Eff = 0.105253 
queue_avg = 3.258190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.25819
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 3): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19411 n_act=584 n_pre=568 n_ref_event=0 n_req=4217 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=708 bw_util=0.1918
n_activity=9899 dram_eff=0.4796
bk0: 256a 23154i bk1: 256a 22909i bk2: 256a 23495i bk3: 256a 23286i bk4: 256a 23339i bk5: 256a 23014i bk6: 256a 23022i bk7: 256a 23306i bk8: 256a 22754i bk9: 256a 22503i bk10: 256a 22997i bk11: 256a 22773i bk12: 256a 22976i bk13: 256a 23033i bk14: 232a 23142i bk15: 224a 23406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861513
Row_Buffer_Locality_read = 0.882921
Row_Buffer_Locality_write = 0.372881
Bank_Level_Parallism = 3.489438
Bank_Level_Parallism_Col = 2.778990
Bank_Level_Parallism_Ready = 1.672915
write_to_read_ratio_blp_rw_average = 0.251520
GrpLevelPara = 2.129409 

BW Util details:
bwutil = 0.191784 
total_CMD = 24757 
util_bw = 4748 
Wasted_Col = 3233 
Wasted_Row = 966 
Idle = 15810 

BW Util Bottlenecks: 
RCDc_limit = 2517 
RCDWRc_limit = 623 
WTRc_limit = 700 
RTWc_limit = 1875 
CCDLc_limit = 1859 
rwq = 0 
CCDLc_limit_alone = 1623 
WTRc_limit_alone = 613 
RTWc_limit_alone = 1726 

Commands details: 
total_CMD = 24757 
n_nop = 19411 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 708 
n_act = 584 
n_pre = 568 
n_ref = 0 
n_req = 4217 
total_req = 4748 

Dual Bus Interface Util: 
issued_total_row = 1152 
issued_total_col = 4748 
Row_Bus_Util =  0.046532 
CoL_Bus_Util = 0.191784 
Either_Row_CoL_Bus_Util = 0.215939 
Issued_on_Two_Bus_Simul_Util = 0.022378 
issued_two_Eff = 0.103629 
queue_avg = 3.499616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.49962
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 1): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24757 n_nop=19392 n_act=591 n_pre=576 n_ref_event=0 n_req=4222 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=724 bw_util=0.1924
n_activity=9712 dram_eff=0.4905
bk0: 256a 23059i bk1: 256a 23033i bk2: 256a 23486i bk3: 256a 23447i bk4: 256a 23141i bk5: 256a 23111i bk6: 256a 23254i bk7: 256a 23234i bk8: 256a 22622i bk9: 256a 22582i bk10: 256a 22897i bk11: 256a 22867i bk12: 256a 23002i bk13: 256a 23160i bk14: 232a 23003i bk15: 224a 23486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859782
Row_Buffer_Locality_read = 0.882178
Row_Buffer_Locality_write = 0.362637
Bank_Level_Parallism = 3.478979
Bank_Level_Parallism_Col = 2.643969
Bank_Level_Parallism_Ready = 1.579765
write_to_read_ratio_blp_rw_average = 0.238715
GrpLevelPara = 2.082551 

BW Util details:
bwutil = 0.192430 
total_CMD = 24757 
util_bw = 4764 
Wasted_Col = 3401 
Wasted_Row = 731 
Idle = 15861 

BW Util Bottlenecks: 
RCDc_limit = 2703 
RCDWRc_limit = 635 
WTRc_limit = 855 
RTWc_limit = 1706 
CCDLc_limit = 1814 
rwq = 0 
CCDLc_limit_alone = 1686 
WTRc_limit_alone = 786 
RTWc_limit_alone = 1647 

Commands details: 
total_CMD = 24757 
n_nop = 19392 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 724 
n_act = 591 
n_pre = 576 
n_ref = 0 
n_req = 4222 
total_req = 4764 

Dual Bus Interface Util: 
issued_total_row = 1167 
issued_total_col = 4764 
Row_Bus_Util =  0.047138 
CoL_Bus_Util = 0.192430 
Either_Row_CoL_Bus_Util = 0.216706 
Issued_on_Two_Bus_Simul_Util = 0.022862 
issued_two_Eff = 0.105499 
queue_avg = 3.369471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.36947

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4712, Miss = 4438, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4693, Miss = 4439, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4710, Miss = 4439, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4697, Miss = 4440, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4715, Miss = 4440, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4694, Miss = 4440, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4716, Miss = 4440, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4691, Miss = 4441, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4710, Miss = 4441, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4699, Miss = 4440, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4717, Miss = 4440, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4691, Miss = 4440, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4714, Miss = 4440, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4697, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4710, Miss = 4441, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4697, Miss = 4440, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4715, Miss = 4440, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4694, Miss = 4440, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4714, Miss = 4440, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4693, Miss = 4440, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4708, Miss = 4440, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4696, Miss = 4440, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4715, Miss = 4440, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4695, Miss = 4440, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4716, Miss = 4440, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4698, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4712, Miss = 4441, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4695, Miss = 4440, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4711, Miss = 4440, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4695, Miss = 4440, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4717, Miss = 4440, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4695, Miss = 4440, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4713, Miss = 4440, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4697, Miss = 4441, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4713, Miss = 4441, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4695, Miss = 4440, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4717, Miss = 4440, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4693, Miss = 4440, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4716, Miss = 4440, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4687, Miss = 4430, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4715, Miss = 4438, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4688, Miss = 4429, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4712, Miss = 4437, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4683, Miss = 4428, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4713, Miss = 4436, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4682, Miss = 4427, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4709, Miss = 4435, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4686, Miss = 4426, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4719, Miss = 4434, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4684, Miss = 4424, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4713, Miss = 4432, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4803, Miss = 4416, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4710, Miss = 4432, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4685, Miss = 4424, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4709, Miss = 4433, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4686, Miss = 4424, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4701, Miss = 4434, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4682, Miss = 4425, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4699, Miss = 4436, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4693, Miss = 4426, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4701, Miss = 4436, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4689, Miss = 4428, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4694, Miss = 4438, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4694, Miss = 4428, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 301013
L2_total_cache_misses = 283920
L2_total_cache_miss_rate = 0.9432
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 122070
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 146445
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154568
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.061

icnt_total_pkts_mem_to_simt=301013
icnt_total_pkts_simt_to_mem=301013
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 301013
Req_Network_cycles = 32971
Req_Network_injected_packets_per_cycle =       9.1296 
Req_Network_conflicts_per_cycle =       3.0121
Req_Network_conflicts_per_cycle_util =       5.2602
Req_Bank_Level_Parallism =      15.9435
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4086
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1427

Reply_Network_injected_packets_num = 301013
Reply_Network_cycles = 32971
Reply_Network_injected_packets_per_cycle =        9.1296
Reply_Network_conflicts_per_cycle =        1.9961
Reply_Network_conflicts_per_cycle_util =       3.4841
Reply_Bank_Level_Parallism =      15.9359
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0866
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1141
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 23 sec (143 sec)
gpgpu_simulation_rate = 142444 (inst/sec)
gpgpu_simulation_rate = 230 (cycle/sec)
gpgpu_silicon_slowdown = 4921739x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe2fcc1bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe2fcc1b8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe2fcc1b4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe2fcc1b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe2fcc1a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe2fcc1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe2fcc250..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe2fcc258..

GPGPU-Sim PTX: cudaLaunch for 0x0x4053aa (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z23histo_final_kernel_nvmbjjjjPjS_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x87e0 (histo.1.sm_70.ptx:5938) @%p1 bra BB14_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88d0 (histo.1.sm_70.ptx:5977) add.s32 %r80, %r2, %r3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x88c8 (histo.1.sm_70.ptx:5974) @%p2 bra BB14_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88d0 (histo.1.sm_70.ptx:5977) add.s32 %r80, %r2, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x88f8 (histo.1.sm_70.ptx:5982) @%p3 bra BB14_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a28 (histo.1.sm_70.ptx:6029) add.s32 %r81, %r2, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8a20 (histo.1.sm_70.ptx:6026) @%p4 bra BB14_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a28 (histo.1.sm_70.ptx:6029) add.s32 %r81, %r2, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8a48 (histo.1.sm_70.ptx:6033) @%p5 bra BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b30 (histo.1.sm_70.ptx:6071) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8b28 (histo.1.sm_70.ptx:6068) @%p6 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b30 (histo.1.sm_70.ptx:6071) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23histo_final_kernel_nvmbjjjjPjS_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'
Destroy streams for kernel 3: size 0
kernel_name = _Z23histo_final_kernel_nvmbjjjjPjS_S_S_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 22742
gpu_sim_insn = 7188480
gpu_ipc =     316.0883
gpu_tot_sim_cycle = 55713
gpu_tot_sim_insn = 27557978
gpu_tot_ipc =     494.6418
gpu_tot_issued_cta = 171
gpu_occupancy = 24.2504% 
gpu_tot_occupancy = 23.0133% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.3939
partiton_level_parallism_total  =       7.1965
partiton_level_parallism_util =       6.5905
partiton_level_parallism_util_total  =      11.7777
L2_BW  =     159.1629 GB/Sec
L2_BW_total  =     260.6856 GB/Sec
gpu_total_sim_rate=130606
############## bottleneck_stats #############
cycles: core 22742, icnt 22742, l2 22742, dram 17076
gpu_ipc	316.088
gpu_tot_issued_cta = 171, average cycles = 133
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 66048 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 12713 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.031	42
L1D data util	0.221	42	0.575	49
L1D tag util	0.056	42	0.158	49
L2 data util	0.193	64	0.196	2
L2 tag util	0.069	64	0.070	45
n_l2_access	 99925
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.214	32	0.219	30

latency_l1_hit:	39260, num_l1_reqs:	1963
L1 hit latency:	20
latency_l2_hit:	216917, num_l2_reqs:	1109
L2 hit latency:	195
latency_dram:	62803269, num_dram_reqs:	98816
DRAM latency:	635

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.065	42	0.144	49

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.016	42	0.037	49
sp pipe util	0.000	0	0.000	49
sfu pipe util	0.000	0	0.000	49
ldst mem cycle	0.000	0	0.000	49

smem port	0.000	0

n_reg_bank	16
reg port	0.047	16	0.054	2
L1D tag util	0.056	42	0.158	49
L1D fill util	0.037	42	0.100	49
n_l1d_mshr	4096
L1D mshr util	0.007	42
n_l1d_missq	16
L1D missq util	0.003	42
L1D hit rate	0.019
L1D miss rate	0.981
L1D rsfail rate	0.000
L2 tag util	0.069	64	0.070	45
L2 fill util	0.045	64	0.045	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.156	64	0.161	44
L2 missq util	0.003	64	0.004	51
L2 hit rate	0.011
L2 miss rate	0.989
L2 rsfail rate	0.000

dram activity	0.449	32	0.490	31

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 552960, load_transaction_bytes 2211840, icnt_m2s_bytes 0
n_gmem_load_insns 8384, n_gmem_load_accesses 69120
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.077

run 0.024, fetch 0.001, sync 0.157, control 0.001, data 0.814, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7308, Miss = 7055, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 7434, Miss = 7117, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 7436, Miss = 7109, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 7244, Miss = 6926, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 7244, Miss = 6923, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 7244, Miss = 6925, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 7244, Miss = 6925, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 7244, Miss = 6921, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 7116, Miss = 6860, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7242, Miss = 6926, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 7244, Miss = 6923, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5132, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5132, Miss = 4810, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5132, Miss = 4815, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5004, Miss = 4745, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5130, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5132, Miss = 4811, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5132, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5132, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5004, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5130, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5132, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5132, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5132, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5132, Miss = 4811, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5132, Miss = 4810, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5004, Miss = 4750, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 5132, Miss = 4812, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 5132, Miss = 4815, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 5132, Miss = 4811, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 5132, Miss = 4810, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 5004, Miss = 4749, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 5130, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 5132, Miss = 4810, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 5132, Miss = 4811, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 5132, Miss = 4815, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 5132, Miss = 4814, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 5132, Miss = 4813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5004, Miss = 4751, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 4218, Miss = 3482, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 4220, Miss = 3371, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 4220, Miss = 3475, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 4220, Miss = 3315, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 3132, Miss = 2815, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 3132, Miss = 2815, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 3132, Miss = 2814, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 3004, Miss = 2751, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 3130, Miss = 2814, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 3132, Miss = 2814, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 3132, Miss = 2813, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 3132, Miss = 2814, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 2940, Miss = 2622, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 2940, Miss = 2622, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 2940, Miss = 2623, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 6800, Miss = 6799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 6800, Miss = 6799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 6800, Miss = 6800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 6800, Miss = 6800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 6800, Miss = 6800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 6800, Miss = 6798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 6800, Miss = 6798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 6800, Miss = 6799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 6800, Miss = 6799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 6800, Miss = 6799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 6800, Miss = 6799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 6800, Miss = 6800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 6800, Miss = 6800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 6800, Miss = 6799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 6800, Miss = 6799, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 6800, Miss = 6800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 433792
	L1D_total_cache_misses = 411919
	L1D_total_cache_miss_rate = 0.9496
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.102
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 184836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 39747
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 187336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 246456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187336

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1020, 996, 988, 988, 980, 980, 980, 980, 972, 972, 972, 972, 972, 972, 972, 972, 
gpgpu_n_tot_thrd_icount = 28828160
gpgpu_n_tot_w_icount = 900880
gpgpu_n_stall_shd_mem = 358976
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 213602
gpgpu_n_mem_write_global = 187336
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1045152
gpgpu_n_store_insn = 1298112
gpgpu_n_shmem_insn = 250112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 378312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 358976
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39237	W0_Idle:882875	W0_Scoreboard:6585720	W1:1024	W2:0	W3:0	W4:0	W5:0	W6:0	W7:1152	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:33605	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:865099
single_issue_nums: WS0:226628	WS1:225092	WS2:224580	WS3:224580	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1708816 {8:213602,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7493440 {40:187336,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8544080 {40:213602,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1498688 {8:187336,}
maxmflatency = 1362 
max_icnt2mem_latency = 308 
maxmrqlatency = 524 
max_icnt2sh_latency = 32 
averagemflatency = 425 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 34 
avg_icnt2sh_latency = 2 
mrq_lat_table:35433 	25251 	17779 	17291 	26344 	61833 	20332 	8544 	1539 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	205282 	81323 	110148 	4185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	361670 	31469 	6344 	1366 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	357030 	35164 	7768 	975 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	37 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        40        25        40        48        32        48        56        39        56        40        32        48        48        48        48 
dram[1]:        40        32        35        32        48        48        48        40        32        32        40        56        48        48        51        64 
dram[2]:        48        32        25        24        32        40        48        33        32        32        40        40        56        48        56        64 
dram[3]:        40        56        56        32        56        48        48        25        24        48        40        56        56        48        43        64 
dram[4]:        40        56        32        32        56        48        48        48        56        33        24        39        56        56        48        64 
dram[5]:        40        40        56        32        56        40        40        40        32        48        40        40        56        56        48        64 
dram[6]:        32        41        31        32        48        48        48        32        56        37        40        32        56        40        48        64 
dram[7]:        40        40        39        40        49        48        24        48        32        32        56        64        56        48        56        64 
dram[8]:        48        32        39        24        56        48        39        56        40        33        56        56        56        40        49        64 
dram[9]:        32        48        32        24        47        56        24        48        32        32        32        56        56        56        56        64 
dram[10]:        56        40        56        24        56        56        39        48        56        56        40        56        56        48        48        64 
dram[11]:        56        32        32        24        56        48        40        48        40        56        40        56        56        48        32        64 
dram[12]:        40        56        56        32        32        48        25        24        32        56        40        56        32        48        56        64 
dram[13]:        56        56        56        32        40        48        48        39        48        56        40        64        56        56        63        64 
dram[14]:        24        56        56        32        32        48        24        34        48        47        40        64        48        56        48        64 
dram[15]:        56        48        48        32        31        32        24        55        48        56        40        40        56        56        48        64 
dram[16]:        64        32        56        24        24        40        40        25        24        48        32        64        48        56        33        64 
dram[17]:        49        41        64        40        56        40        39        53        32        48        32        56        48        48        40        64 
dram[18]:        40        47        32        40        48        48        40        56        24        35        40        64        48        48        48        64 
dram[19]:        40        32        32        24        37        48        40        40        40        40        24        32        56        40        48        64 
dram[20]:        48        49        56        32        48        40        32        56        48        49        32        33        48        48        56        64 
dram[21]:        41        40        24        40        48        48        48        32        40        32        24        32        56        40        48        64 
dram[22]:        32        56        56        40        48        48        64        56        56        32        32        40        48        48        48        64 
dram[23]:        48        32        40        24        24        47        40        40        40        48        32        32        40        48        64        64 
dram[24]:        39        37        56        32        23        41        56        40        48        32        24        40        48        48        64        64 
dram[25]:        56        40        32        40        31        48        40        32        56        32        40        40        56        48        64       128 
dram[26]:        56        39        56        40        48        40        32        56        31        32        40        32        32        56        48        64 
dram[27]:        40        40        56        48        40        48        48        39        41        24        32        40        49        40        64        64 
dram[28]:        56        33        40        40        40        48        48        56        37        32        40        40        56        40        48        47 
dram[29]:        48        32        32        56        32        48        56        24        32        56        40        32        56        33        56        47 
dram[30]:        56        48        24        56        39        47        48        40        40        33        40        32        48        48        64        32 
dram[31]:        48        24        40        40        32        32        48        40        41        32        28        32        64        40        64        40 
maximum service time to same row:
dram[0]:      5618      5617      5589      5763      6207      5633      5816      5558      5655      5728      5767      5686      5538      5582      5664      5565 
dram[1]:      5539      5708      5662      5832      6169      5712      5730      5597      5598      5931      5611      5660      5574      5593      5559      5578 
dram[2]:      5585      5752      5603      5690      5586      5565      5770      5542      5539      5699      5788      5606      6166      5715      5538      5627 
dram[3]:      5539      5547      5780      5783      5700      5670      5703      5626      5589      5707      5650      5613      6035      5561      5567      5542 
dram[4]:      5566      5590      5615      5731      5605      5606      5839      5546      5585      5539      5562      5742      5647      5649      5786      5638 
dram[5]:      5555      5759      5554      5539      5662      5826      5862      5690      5712      5742      5594      5654      5735      5631      7509      5599 
dram[6]:      5678      5651      5542      5945      5623      5674      5871      5609      5573      5725      5550      5630      6550      5539      6897      5715 
dram[7]:      6069      6891      6112      5595      5554      5565      5803      5655      5674      5702      5542      5716      5627      5571      5609      5662 
dram[8]:      6005      5726      5727      5675      5542      5731      5814      5594      5860      5554      5555      5700      5997      5646      5876      5551 
dram[9]:      5605      5782      5672      5566      5585      5553      5539      5601      5776      5647      5649      5724      6875      5667      5760      5538 
dram[10]:      5558      5740      5627      7333      5715      5759      5609      5542      5722      5974      5603      5719      6637      5551      5659      5554 
dram[11]:      5692      5610      5575      5613      5642      5643      5618      5557      5550      5583      5686      5791      5659      5672      5740      7537 
dram[12]:      5553      5760      5573      5539      5601      5698      5730      5650      5538      5714      5610      5672      5767      5607      5850      5565 
dram[13]:      5683      5824      5660      5573      5611      5602      5558      5594      5566      5546      5914      5539      6933      5778      5848      7338 
dram[14]:      5606      5868      5545      5577      5865      5539      5712      5680      5914      5641      5903      6282      5587      5766      5844      5673 
dram[15]:      5611      5860      6975      5687      5672      5561      5619      5657      5591      5610      6058      5602      5566      7247      5826      7632 
dram[16]:      5577      5839      5546      5549      5619      5582      5539      5770      5643      5688      5670      5912      5719      5597      5691      5591 
dram[17]:      5720      5683      9030      5654      5774      5960      5582      5851      5622      5573      5606      5551      5543      5646      5549      5594 
dram[18]:      5922      5746      5581      6036      5712      5542      5605      5585      5559      5699      5649      6026      5727      5776      5538      7156 
dram[19]:      5559      5539      5761      5800      5763      5706      5691      5538      5542      6037      5613      5623      5631      5566      5585      5549 
dram[20]:      5538      5577      5598      5637      5766      5614      5569      5578      5562      5776      5743      5539      5663      5687      5788      5667 
dram[21]:      5567      5595      5550      5553      5826      5755      5667      5718      5538      5638      5623      5575      5589      5619      5599      5731 
dram[22]:      5740      5651      5542      5703      6971      5611      5605      5599      5561      5739      5571      5577      5710      5555      5647      5662 
dram[23]:      5602      5587      5783      5545      5539      5579      5794      5650      5639      5755      5542      5631      5687      5609      5623      5696 
dram[24]:      5645      5657      5667      5694      5586      5703      5684      5610      5594      5672      5561      5555      5766      5545      5539      5819 
dram[25]:      5578      5617      5626      5581      5585      5543      5562      5590      5686      5775      5767      5672      5643      5711      5555      8114 
dram[26]:      5554      5539      5611      5680      5716      5873      5718      5542      5562      5722      5650      5607      5791      5547      5591      5800 
dram[27]:      5542      5599      5609      5562      5577      5587      5550      5565      5623      5539      5731      5779      5798      5657      5696      5718 
dram[28]:      5573      5968      5762      6107      5698      5659      5799      5748      5642      5591      5634      5613      5738      5570      5547      5859 
dram[29]:      5542      6436      5726      5931      5605      5567      5607      5653      5545      5607      5583      5582      5843      5914      5645      5868 
dram[30]:      5585      5575      5626      5563      5539      5688      5668      5750      5649      5672      5543      5542      5755      5987      5605      5802 
dram[31]:      5647      5691      5775      5542      5597      5634      5562      5657      5678      6648      5585      5565      5539      5558      5726      5862 
average row accesses per activate:
dram[0]:  7.180328  7.196721  7.905660  9.500000  7.777778  7.033333  8.851064  8.791667  6.318182  6.900000  6.885246  6.806452  6.714286  7.033333  7.358490  6.779661 
dram[1]:  7.283333  6.522388  8.215686  7.500000  8.340000  7.814815  8.196078  7.924528  6.531250  7.016949  7.600000  7.943396  6.409091  7.050000  7.959184  6.862069 
dram[2]:  7.180328  7.534483  7.464286  7.777778  7.867925  7.500000  9.545455  8.274509  6.693548  7.033898  7.224138  6.446154  6.854839  6.822581  8.125000  6.234375 
dram[3]:  6.843750  7.945455  7.886793  8.235294  7.924528  8.076923  9.130435  8.612245  6.900000  6.468750  7.000000  7.777778  6.918033  7.690909  7.000000  7.692307 
dram[4]:  6.843750  7.666667  8.360000  7.924528  8.215686  7.777778  8.914893  8.313725  6.531250  6.693548  6.983333  7.722222  7.421052  6.918033  7.396226  7.407407 
dram[5]:  6.376812  6.859375  7.368421  7.033333  7.740741  7.084746  9.086957  8.313725  5.805555  7.280702  8.196078  7.830189  6.625000  7.814815  8.340425  8.888889 
dram[6]:  6.582089  6.636364  7.600000  6.698413  8.038462  6.741935  8.936171  8.313725  6.803279  6.850000  7.067797  7.482143  7.050000  7.152543  8.166667  9.279070 
dram[7]:  7.637931  7.389831  7.224138  7.310345  6.852459  6.531250  7.886793  7.709091  6.836066  6.983051  7.350877  7.740741  7.050000  7.403509  7.396226  8.468085 
dram[8]:  8.092592  8.897959  8.057693  6.424242  6.852459  7.333333  8.708333  7.851852  6.933333  8.117647  7.672727  6.966667  8.274509  8.000000  8.000000  8.250000 
dram[9]:  7.300000  7.534483  7.135593  6.838710  7.600000  6.885246  7.777778  7.066667  6.303030  7.611111  6.682539  7.206897  8.274509  8.134615  7.686275  8.608696 
dram[10]:  7.981818  7.963636  7.905660  7.186440  7.206897  8.750000  8.076923  7.709091  7.137931  7.339286  7.672727  7.315790  7.796296  7.203390  8.755555  9.850000 
dram[11]:  8.780000  6.920635  8.380000  6.714286  8.038462  7.740741  8.115385  7.473684  7.410714  6.257576  7.535714  8.019231  7.500000  6.640625  8.565217  8.040816 
dram[12]:  8.148149  8.283019  7.672727  6.714286  7.428571  8.530612  7.535714  7.066667  6.737705  7.392857  6.378788  7.206897  6.578125  7.186440  7.433962  7.880000 
dram[13]:  8.780000  8.423077  7.385965  7.690909  7.703704  7.740741  8.612245  7.851852  7.120690  7.666667  7.385965  7.464286  6.918033  6.439394  7.163636  8.340425 
dram[14]:  6.597015  8.423077  7.084746  6.870968  8.156863  7.740741  7.672727  8.480000  6.803279  6.468750  7.000000  6.966667  6.593750  6.838710  7.296296  8.521739 
dram[15]:  7.229508  6.875000  8.380000  6.950819  9.244445  7.886793  9.173913  7.066667  6.983051  6.900000  6.868853  7.482143  6.698413  7.169491  6.566667  7.800000 
dram[16]:  8.166667  6.753846  7.581818  7.438597  7.464286  7.777778  8.440000  7.571429  6.596774  6.661290  7.517857  7.350877  7.135593  7.152543  6.459016  7.959184 
dram[17]:  6.582089  7.785714  7.867925  6.822581  9.288889  7.636364  7.814815  7.438597  7.490909  7.280702  7.101695  7.849057  7.293103  7.672727  7.296296  7.959184 
dram[18]:  7.163934  7.551724  8.196078  7.066667  8.038462  7.962264  8.480000  9.400000  6.492064  6.900000  7.101695  7.206897  7.066667  7.438597  7.163636  8.818182 
dram[19]:  8.148149  6.857143  8.708333  6.934426  8.340000  7.943396  9.422222  8.274509  7.436364  6.786885  6.741935  7.886793  6.790323  7.851852  7.071429  8.425532 
dram[20]:  7.064516  7.150000  8.708333  7.553571  7.446429  7.118644  9.021276  8.791667  6.833333  7.172414  7.600000  7.849057  6.918033  6.885246  7.200000  8.608696 
dram[21]:  6.712121  6.367647  8.360000  7.293103  8.156863  7.464286  9.217391  7.905660  6.866667  7.298245  7.298245  6.916667  6.966667  7.500000  7.596154  9.900000 
dram[22]:  6.611940  6.967742  8.893617  6.593750  7.084746  7.206897  9.377778  7.403509  7.392857  7.527273  7.084746  8.156863  7.368421  8.215686  8.040816  7.920000 
dram[23]:  7.551724  7.288136  7.740741  7.241379  7.084746  6.363636  7.275862  8.076923  7.509091  6.634921  7.636364  7.172414  7.500000  7.636364  8.040816  9.209302 
dram[24]:  7.719298  6.646154  9.500000  7.241379  6.741935  7.000000  8.274509  7.924528  7.375000  7.172414  7.368421  6.885246  8.274509  8.176471  7.163636 11.000000 
dram[25]:  7.803571  6.781250  8.196078  6.806452  7.241379  6.806452  7.033333  7.500000  7.375000  7.980769  7.333333  6.562500  7.796296  7.563636  8.565217 12.000000 
dram[26]:  7.857143  7.578948  7.464286  7.241379  7.636364  7.258621  7.535714  7.241379  6.661290  6.950000  7.101695  6.741935  7.275862  7.206897  8.250000 10.000000 
dram[27]:  7.857143  6.750000  8.708333  8.057693  7.118644  6.774194  8.653061  7.275862  6.523809  7.137931  7.118644  7.016667  6.918033  6.868853  8.081633  9.261905 
dram[28]:  7.857143  7.322034  8.360000  6.983333  7.777778  6.790323  7.310345  6.918033  7.629630  7.428571  6.774194  7.333333  6.950819  6.852459  6.745763  8.255320 
dram[29]:  7.213115  6.477612  7.740741  7.777778  7.500000  8.076923  8.313725  7.000000  6.916667  7.849057  6.741935  6.983333  6.593750  6.476923  6.317461  8.818182 
dram[30]:  8.301887  6.873016  7.636364  6.806452  7.924528  6.868853  8.000000  8.400000  7.137931  6.650794  7.101695  7.333333  7.033333  6.790323  7.254546  7.760000 
dram[31]:  7.163934  6.185714  8.571428  8.380000  7.368421  7.368421  8.833333  7.118644  6.571429  6.515625  6.918033  7.759259  7.050000  6.806452  6.234375  8.622222 
average row locality = 214353/28753 = 7.454978
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[1]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[2]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[3]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[4]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[5]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[6]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[7]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[8]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[9]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[10]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[11]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[12]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[13]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[14]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[15]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[16]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[17]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[18]:       400       400       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[19]:       400       392       384       384       384       384       384       384       376       376       384       384       384       384       360       368 
dram[20]:       400       392       384       384       384       384       384       384       376       376       384       384       384       384       360       368 
dram[21]:       400       392       384       384       384       384       384       384       376       376       384       384       384       384       360       368 
dram[22]:       400       392       384       384       384       384       384       384       376       376       384       384       384       384       360       368 
dram[23]:       400       392       384       384       384       384       384       384       376       376       384       384       384       384       360       368 
dram[24]:       400       392       384       384       384       384       384       384       376       376       384       384       384       384       360       368 
dram[25]:       400       392       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[26]:       400       392       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[27]:       400       392       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[28]:       400       392       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[29]:       400       392       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[30]:       400       392       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
dram[31]:       400       392       384       384       384       384       384       384       376       376       384       384       384       384       360       360 
total dram reads = 195528
bank skew: 400/360 = 1.11
chip skew: 6112/6104 = 1.00
number of total write accesses:
dram[0]:       152       156       140       136       144       152       128       152       164       152       144       152       156       152       120       160 
dram[1]:       148       148       140       144       132       152       136       144       168       152       136       148       156       156       120       152 
dram[2]:       152       148       136       144       132       144       144       152       156       156       140       140       164       156       120       156 
dram[3]:       152       148       136       144       144       144       144       152       152       152       144       144       152       156       128       160 
dram[4]:       152       148       136       144       140       144       140       160       168       156       140       132       156       152       128       160 
dram[5]:       160       156       144       152       136       136       136       160       168       156       136       124       160       152       128       160 
dram[6]:       164       152       136       152       136       136       144       160       156       140       132       140       156       152       128       156 
dram[7]:       172       144       140       160       136       136       136       160       164       144       140       136       156       152       128       152 
dram[8]:       148       144       140       160       136       136       136       160       160       152       152       136       152       160       128       144 
dram[9]:       152       148       148       160       136       144       144       160       160       140       148       136       152       156       128       144 
dram[10]:       156       152       140       160       136       144       144       160       152       140       152       132       148       164       136       136 
dram[11]:       156       144       140       156       136       136       152       168       156       148       152       132       144       164       136       136 
dram[12]:       160       156       152       156       128       136       152       160       140       152       148       136       148       160       136       136 
dram[13]:       156       152       148       156       128       136       152       160       148       152       148       136       152       164       136       128 
dram[14]:       168       152       136       168       128       136       152       160       156       152       144       136       152       160       136       128 
dram[15]:       164       160       140       160       128       136       152       160       144       152       140       140       152       156       136       120 
dram[16]:       164       156       132       160       136       144       152       160       132       148       148       140       148       152       136       120 
dram[17]:       164       144       132       156       136       144       152       160       144       156       140       128       156       152       136       120 
dram[18]:       148       152       136       160       136       152       160       156       132       152       140       136       160       160       136       112 
dram[19]:       160       160       136       156       132       148       160       152       132       152       136       136       148       160       144       112 
dram[20]:       152       148       136       156       132       144       160       152       136       160       136       128       152       144       144       112 
dram[21]:       172       164       136       156       128       136       160       140       144       160       128       124       136       144       140       112 
dram[22]:       172       160       136       152       136       136       152       152       152       152       136       128       144       140       136       112 
dram[23]:       152       152       136       144       136       144       152       144       148       168       144       128       144       144       136       112 
dram[24]:       160       160       136       144       136       144       152       144       148       160       144       144       152       132       136       112 
dram[25]:       148       168       136       152       144       152       152       144       148       156       136       144       148       128       136       240 
dram[26]:       160       160       136       144       144       148       152       144       148       164       140       136       152       136       144       120 
dram[27]:       160       160       136       140       144       144       160       152       140       152       144       148       152       140       144       116 
dram[28]:       160       160       136       140       144       148       160       152       144       160       144       136       160       136       152       112 
dram[29]:       160       168       136       144       144       144       160       144       156       160       136       140       152       148       152       112 
dram[30]:       160       164       144       152       144       140       160       144       152       172       140       136       152       148       156       112 
dram[31]:       148       164       144       140       144       144       160       144       152       164       152       140       156       152       156       112 
total dram writes = 74916
bank skew: 240/112 = 2.14
chip skew: 2432/2280 = 1.07
average mf latency per bank:
dram[0]:        637       613       624       634       604       617       639       645       612       611       647       627       603       630       647       611
dram[1]:        636       626       627       620       630       618       630       618       605       628       652       628       618       628       630       611
dram[2]:        639       624       642       625       646       634       633       612       626       622       650       648       606       615       650       604
dram[3]:        660       644       641       628       632       642       627       617       631       614       651       643       649       626       651       611
dram[4]:        655       649       637       619       629       634       636       605       617       613       650       654       623       623       646       622
dram[5]:        643       649       627       612       640       659       643       602       618       622       644       664       609       625       647       609
dram[6]:        630       648       641       621       633       637       636       613       636       629       643       636       619       632       637       624
dram[7]:        609       654       633       598       628       638       641       612       621       627       654       649       614       633       646       616
dram[8]:        648       653       646       621       633       636       640       614       643       618       636       654       626       621       642       629
dram[9]:        651       639       637       620       631       623       632       601       618       637       641       669       608       618       652       620
dram[10]:        642       641       632       611       632       636       623       599       638       627       625       663       630       617       633       626
dram[11]:        619       643       636       608       631       636       617       589       613       620       636       646       624       612       635       632
dram[12]:        624       631       624       616       665       642       620       612       641       618       620       632       613       617       634       639
dram[13]:        633       641       620       621       664       641       615       607       639       623       630       643       627       627       640       659
dram[14]:        652       632       624       581       637       627       626       603       629       629       630       647       610       623       647       641
dram[15]:        627       600       622       609       640       619       607       615       638       608       652       634       614       622       627       661
dram[16]:        634       613       633       604       631       610       612       615       660       629       631       630       616       615       627       646
dram[17]:        621       639       638       607       623       618       616       591       641       592       635       647       607       630       634       645
dram[18]:        650       640       627       611       649       612       610       598       658       613       646       652       636       620       637       658
dram[19]:        619       605       638       606       644       620       609       608       648       615       647       639       623       610       641       676
dram[20]:        624       618       619       611       633       619       620       607       630       613       645       658       620       641       625       661
dram[21]:        617       617       632       611       637       633       612       622       635       603       658       649       632       635       626       674
dram[22]:        623       624       632       611       627       627       619       615       617       623       640       657       642       644       655       671
dram[23]:        629       617       629       622       625       612       626       623       646       605       636       656       621       619       635       655
dram[24]:        638       614       637       645       638       627       620       631       624       621       637       669       616       648       638       658
dram[25]:        636       599       658       620       633       617       630       640       623       624       664       656       632       648       636       695
dram[26]:        625       618       641       624       647       611       627       625       640       607       647       677       631       635       635       659
dram[27]:        603       612       628       624       632       612       617       618       621       634       642       648       617       648       619       672
dram[28]:        628       623       634       637       643       617       630       633       634       620       630       665       626       647       630       686
dram[29]:        638       610       642       624       631       625       615       645       623       628       648       666       643       636       634       686
dram[30]:        623       624       632       608       632       621       620       645       628       611       637       664       632       624       625       677
dram[31]:        642       629       626       625       633       636       616       654       636       629       639       650       631       621       623       678
maximum mf latency per bank:
dram[0]:       1061      1126       925      1152       922       955      1056      1203      1044      1092      1041      1185       951       979       979      1053
dram[1]:        975       976       985       951       957      1130      1069      1017      1066      1103      1072      1231       989      1079       998      1038
dram[2]:       1013       970      1065      1062       976      1038      1182      1029      1289      1097      1051      1291      1048       980       966       903
dram[3]:       1201      1178      1013      1023       941      1122       981       965      1160      1141      1097      1034      1220      1246      1094      1155
dram[4]:       1115      1074       983       917       919       973      1138      1006      1151       962      1145      1065      1043      1025       897      1096
dram[5]:        953      1114      1114      1070       940       963      1114       960      1068      1210      1099      1136       973       998      1084       913
dram[6]:       1066      1186      1151      1017      1034       989      1001      1005      1155      1059      1148       983      1048       985       955       973
dram[7]:        992      1166       982       969       946       956      1005      1064      1037       995      1110      1113      1018      1052       961       994
dram[8]:       1129      1141      1100      1076       940       978       941       980      1186      1103      1204      1161      1091      1087       916       914
dram[9]:       1071       984      1047      1047       934       915       995       983      1084       989      1083      1246       980       980       993      1025
dram[10]:       1124      1214      1030      1019       972       909       988       963      1176      1092      1131      1183       986       983       917       958
dram[11]:       1101      1143      1117      1074       924       906      1063      1050      1007      1250      1158      1074      1034       947      1083      1150
dram[12]:       1088      1108      1026      1157      1209       950       939      1021      1174      1197      1002      1100       983      1136      1007       962
dram[13]:       1005      1226      1240      1168      1175       996       943       924      1090      1176      1009      1026      1026      1123      1042      1120
dram[14]:       1255      1166      1047       982       919      1101      1053       923      1139      1346       999      1168       950      1134       992       951
dram[15]:       1022      1032       966      1025       934       944      1097      1117      1083       983      1148      1131      1156       990       917       963
dram[16]:       1215       945      1043       973       985       915      1149       976      1157      1162      1182       961      1007       974       957       895
dram[17]:       1099      1030       920       921      1065      1068       997      1147      1167      1034      1161       982      1089       923      1023       915
dram[18]:       1143      1129       968       943       982       997      1006       933      1212      1060      1027      1091      1193      1000       945       909
dram[19]:        997       987      1002      1071       978       996       970      1239      1191      1031      1219       984       949      1100      1117      1362
dram[20]:        946       963       923       982      1008      1022      1107      1059      1074      1077      1063      1096      1108      1019       968      1011
dram[21]:       1146      1257      1070       969      1076      1084      1012      1160      1176       984      1194       991      1106      1018       941      1176
dram[22]:        978      1032       997       981       891       932      1059      1019      1083      1060      1104      1140      1115      1047      1124      1063
dram[23]:       1205      1054       914       939      1005       945      1041      1276      1301      1024      1312      1023      1062      1028      1090       948
dram[24]:       1002      1024      1003      1023      1029      1011      1076      1230      1164      1124      1185      1228      1010       955       903       955
dram[25]:        999      1012      1213      1019      1059      1171      1039      1213      1131       997      1186      1080      1006      1047       941       936
dram[26]:       1038      1107      1219      1039      1082       892      1129       990      1250      1155      1207      1114      1011       962      1044      1064
dram[27]:        970       950       944       956       958       948      1060      1216      1131      1135      1189      1011      1027      1078       973      1285
dram[28]:       1024      1014      1023       951      1047       972      1096      1314      1184      1017      1064      1071       959       941      1138       991
dram[29]:       1291       906      1070      1035      1028       909       972      1084      1280       994      1056      1098      1059      1025      1046       988
dram[30]:       1002      1087       954      1011       916      1009       992      1020      1199      1035      1059      1236      1038       943      1021      1004
dram[31]:       1021       997       936      1065       946      1129      1056      1260      1249      1226      1251      1020      1030      1029       969       962
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32358 n_act=912 n_pre=896 n_ref_event=0 n_req=6702 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.2025
n_activity=19353 dram_eff=0.4378
bk0: 400a 38399i bk1: 400a 38848i bk2: 384a 39091i bk3: 384a 39311i bk4: 384a 39053i bk5: 384a 38721i bk6: 384a 39150i bk7: 384a 38591i bk8: 376a 38521i bk9: 376a 38442i bk10: 384a 38617i bk11: 384a 38584i bk12: 384a 38559i bk13: 384a 38828i bk14: 360a 39069i bk15: 360a 38811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863921
Row_Buffer_Locality_read = 0.905105
Row_Buffer_Locality_write = 0.437288
Bank_Level_Parallism = 3.197497
Bank_Level_Parallism_Col = 2.650937
Bank_Level_Parallism_Ready = 1.500590
write_to_read_ratio_blp_rw_average = 0.409421
GrpLevelPara = 2.004850 

BW Util details:
bwutil = 0.202520 
total_CMD = 41833 
util_bw = 8472 
Wasted_Col = 6961 
Wasted_Row = 1904 
Idle = 24496 

BW Util Bottlenecks: 
RCDc_limit = 3461 
RCDWRc_limit = 1781 
WTRc_limit = 1490 
RTWc_limit = 5511 
CCDLc_limit = 4333 
rwq = 0 
CCDLc_limit_alone = 3557 
WTRc_limit_alone = 1340 
RTWc_limit_alone = 4885 

Commands details: 
total_CMD = 41833 
n_nop = 32358 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 912 
n_pre = 896 
n_ref = 0 
n_req = 6702 
total_req = 8472 

Dual Bus Interface Util: 
issued_total_row = 1808 
issued_total_col = 8472 
Row_Bus_Util =  0.043219 
CoL_Bus_Util = 0.202520 
Either_Row_CoL_Bus_Util = 0.226496 
Issued_on_Two_Bus_Simul_Util = 0.019243 
issued_two_Eff = 0.084960 
queue_avg = 4.093252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09325
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32410 n_act=906 n_pre=890 n_ref_event=0 n_req=6695 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2332 bw_util=0.2019
n_activity=18911 dram_eff=0.4465
bk0: 400a 38549i bk1: 400a 38550i bk2: 384a 39202i bk3: 384a 38703i bk4: 384a 38884i bk5: 384a 39017i bk6: 384a 39241i bk7: 384a 38894i bk8: 376a 38391i bk9: 376a 38598i bk10: 384a 39244i bk11: 384a 39068i bk12: 384a 38594i bk13: 384a 38826i bk14: 360a 39552i bk15: 360a 38777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864675
Row_Buffer_Locality_read = 0.907068
Row_Buffer_Locality_write = 0.420240
Bank_Level_Parallism = 3.189792
Bank_Level_Parallism_Col = 2.594887
Bank_Level_Parallism_Ready = 1.475367
write_to_read_ratio_blp_rw_average = 0.400398
GrpLevelPara = 1.987780 

BW Util details:
bwutil = 0.201850 
total_CMD = 41833 
util_bw = 8444 
Wasted_Col = 6851 
Wasted_Row = 1613 
Idle = 24925 

BW Util Bottlenecks: 
RCDc_limit = 3409 
RCDWRc_limit = 1813 
WTRc_limit = 1610 
RTWc_limit = 5050 
CCDLc_limit = 4086 
rwq = 0 
CCDLc_limit_alone = 3473 
WTRc_limit_alone = 1400 
RTWc_limit_alone = 4647 

Commands details: 
total_CMD = 41833 
n_nop = 32410 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2332 
n_act = 906 
n_pre = 890 
n_ref = 0 
n_req = 6695 
total_req = 8444 

Dual Bus Interface Util: 
issued_total_row = 1796 
issued_total_col = 8444 
Row_Bus_Util =  0.042933 
CoL_Bus_Util = 0.201850 
Either_Row_CoL_Bus_Util = 0.225253 
Issued_on_Two_Bus_Simul_Util = 0.019530 
issued_two_Eff = 0.086703 
queue_avg = 3.681113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.68111
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32362 n_act=913 n_pre=897 n_ref_event=0 n_req=6697 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2340 bw_util=0.202
n_activity=19170 dram_eff=0.4409
bk0: 400a 38408i bk1: 400a 38705i bk2: 384a 38583i bk3: 384a 38541i bk4: 384a 39198i bk5: 384a 38700i bk6: 384a 39076i bk7: 384a 38730i bk8: 376a 38301i bk9: 376a 38558i bk10: 384a 38785i bk11: 384a 38405i bk12: 384a 38466i bk13: 384a 38523i bk14: 360a 39474i bk15: 360a 38873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863670
Row_Buffer_Locality_read = 0.906904
Row_Buffer_Locality_write = 0.411966
Bank_Level_Parallism = 3.277020
Bank_Level_Parallism_Col = 2.725011
Bank_Level_Parallism_Ready = 1.500237
write_to_read_ratio_blp_rw_average = 0.421104
GrpLevelPara = 2.008075 

BW Util details:
bwutil = 0.202041 
total_CMD = 41833 
util_bw = 8452 
Wasted_Col = 7074 
Wasted_Row = 1776 
Idle = 24531 

BW Util Bottlenecks: 
RCDc_limit = 3445 
RCDWRc_limit = 1823 
WTRc_limit = 1316 
RTWc_limit = 6124 
CCDLc_limit = 4865 
rwq = 0 
CCDLc_limit_alone = 3976 
WTRc_limit_alone = 1084 
RTWc_limit_alone = 5467 

Commands details: 
total_CMD = 41833 
n_nop = 32362 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2340 
n_act = 913 
n_pre = 897 
n_ref = 0 
n_req = 6697 
total_req = 8452 

Dual Bus Interface Util: 
issued_total_row = 1810 
issued_total_col = 8452 
Row_Bus_Util =  0.043267 
CoL_Bus_Util = 0.202041 
Either_Row_CoL_Bus_Util = 0.226400 
Issued_on_Two_Bus_Simul_Util = 0.018909 
issued_two_Eff = 0.083518 
queue_avg = 4.175316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=4.17532
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32429 n_act=885 n_pre=869 n_ref_event=0 n_req=6700 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2352 bw_util=0.2023
n_activity=18668 dram_eff=0.4534
bk0: 400a 38163i bk1: 400a 38855i bk2: 384a 38702i bk3: 384a 38705i bk4: 384a 38739i bk5: 384a 38963i bk6: 384a 38836i bk7: 384a 38896i bk8: 376a 38790i bk9: 376a 38425i bk10: 384a 38327i bk11: 384a 38719i bk12: 384a 38848i bk13: 384a 38471i bk14: 360a 38626i bk15: 360a 39225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867910
Row_Buffer_Locality_read = 0.909522
Row_Buffer_Locality_write = 0.435374
Bank_Level_Parallism = 3.361256
Bank_Level_Parallism_Col = 2.788821
Bank_Level_Parallism_Ready = 1.565690
write_to_read_ratio_blp_rw_average = 0.401091
GrpLevelPara = 2.050353 

BW Util details:
bwutil = 0.202328 
total_CMD = 41833 
util_bw = 8464 
Wasted_Col = 6826 
Wasted_Row = 1590 
Idle = 24953 

BW Util Bottlenecks: 
RCDc_limit = 3173 
RCDWRc_limit = 1655 
WTRc_limit = 1820 
RTWc_limit = 5690 
CCDLc_limit = 4333 
rwq = 0 
CCDLc_limit_alone = 3599 
WTRc_limit_alone = 1579 
RTWc_limit_alone = 5197 

Commands details: 
total_CMD = 41833 
n_nop = 32429 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2352 
n_act = 885 
n_pre = 869 
n_ref = 0 
n_req = 6700 
total_req = 8464 

Dual Bus Interface Util: 
issued_total_row = 1754 
issued_total_col = 8464 
Row_Bus_Util =  0.041929 
CoL_Bus_Util = 0.202328 
Either_Row_CoL_Bus_Util = 0.224799 
Issued_on_Two_Bus_Simul_Util = 0.019458 
issued_two_Eff = 0.086559 
queue_avg = 4.177850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17785
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32409 n_act=892 n_pre=876 n_ref_event=0 n_req=6701 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2024
n_activity=18666 dram_eff=0.4537
bk0: 400a 38637i bk1: 400a 38386i bk2: 384a 38969i bk3: 384a 38949i bk4: 384a 38650i bk5: 384a 38391i bk6: 384a 38936i bk7: 384a 38973i bk8: 376a 38372i bk9: 376a 38299i bk10: 384a 39154i bk11: 384a 39150i bk12: 384a 38773i bk13: 384a 38675i bk14: 360a 39404i bk15: 360a 38673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866886
Row_Buffer_Locality_read = 0.910340
Row_Buffer_Locality_write = 0.415959
Bank_Level_Parallism = 3.324848
Bank_Level_Parallism_Col = 2.724957
Bank_Level_Parallism_Ready = 1.507676
write_to_read_ratio_blp_rw_average = 0.405352
GrpLevelPara = 2.064986 

BW Util details:
bwutil = 0.202424 
total_CMD = 41833 
util_bw = 8468 
Wasted_Col = 6708 
Wasted_Row = 1558 
Idle = 25099 

BW Util Bottlenecks: 
RCDc_limit = 3160 
RCDWRc_limit = 1716 
WTRc_limit = 1682 
RTWc_limit = 5766 
CCDLc_limit = 3974 
rwq = 0 
CCDLc_limit_alone = 3411 
WTRc_limit_alone = 1522 
RTWc_limit_alone = 5363 

Commands details: 
total_CMD = 41833 
n_nop = 32409 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 892 
n_pre = 876 
n_ref = 0 
n_req = 6701 
total_req = 8468 

Dual Bus Interface Util: 
issued_total_row = 1768 
issued_total_col = 8468 
Row_Bus_Util =  0.042263 
CoL_Bus_Util = 0.202424 
Either_Row_CoL_Bus_Util = 0.225277 
Issued_on_Two_Bus_Simul_Util = 0.019411 
issued_two_Eff = 0.086163 
queue_avg = 3.763106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.76311
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32399 n_act=903 n_pre=887 n_ref_event=0 n_req=6703 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2364 bw_util=0.2026
n_activity=18993 dram_eff=0.4463
bk0: 400a 38444i bk1: 400a 38307i bk2: 384a 38855i bk3: 384a 38660i bk4: 384a 38832i bk5: 384a 38450i bk6: 384a 39095i bk7: 384a 38970i bk8: 376a 38073i bk9: 376a 38695i bk10: 384a 38955i bk11: 384a 38584i bk12: 384a 38914i bk13: 384a 38999i bk14: 360a 39009i bk15: 360a 39279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865284
Row_Buffer_Locality_read = 0.909522
Row_Buffer_Locality_write = 0.407783
Bank_Level_Parallism = 3.288824
Bank_Level_Parallism_Col = 2.717228
Bank_Level_Parallism_Ready = 1.471803
write_to_read_ratio_blp_rw_average = 0.422236
GrpLevelPara = 2.046525 

BW Util details:
bwutil = 0.202615 
total_CMD = 41833 
util_bw = 8476 
Wasted_Col = 6864 
Wasted_Row = 1660 
Idle = 24833 

BW Util Bottlenecks: 
RCDc_limit = 3322 
RCDWRc_limit = 1680 
WTRc_limit = 1430 
RTWc_limit = 6260 
CCDLc_limit = 4222 
rwq = 0 
CCDLc_limit_alone = 3390 
WTRc_limit_alone = 1273 
RTWc_limit_alone = 5585 

Commands details: 
total_CMD = 41833 
n_nop = 32399 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2364 
n_act = 903 
n_pre = 887 
n_ref = 0 
n_req = 6703 
total_req = 8476 

Dual Bus Interface Util: 
issued_total_row = 1790 
issued_total_col = 8476 
Row_Bus_Util =  0.042789 
CoL_Bus_Util = 0.202615 
Either_Row_CoL_Bus_Util = 0.225516 
Issued_on_Two_Bus_Simul_Util = 0.019889 
issued_two_Eff = 0.088192 
queue_avg = 3.911458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91146
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32396 n_act=909 n_pre=893 n_ref_event=0 n_req=6697 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2340 bw_util=0.202
n_activity=18155 dram_eff=0.4655
bk0: 400a 38124i bk1: 400a 38322i bk2: 384a 38776i bk3: 384a 38615i bk4: 384a 38489i bk5: 384a 38517i bk6: 384a 38971i bk7: 384a 38621i bk8: 376a 38349i bk9: 376a 38733i bk10: 384a 38744i bk11: 384a 38891i bk12: 384a 38708i bk13: 384a 38391i bk14: 360a 38924i bk15: 360a 39462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864268
Row_Buffer_Locality_read = 0.907068
Row_Buffer_Locality_write = 0.417094
Bank_Level_Parallism = 3.507610
Bank_Level_Parallism_Col = 2.851460
Bank_Level_Parallism_Ready = 1.531590
write_to_read_ratio_blp_rw_average = 0.411643
GrpLevelPara = 2.069651 

BW Util details:
bwutil = 0.202041 
total_CMD = 41833 
util_bw = 8452 
Wasted_Col = 6514 
Wasted_Row = 1395 
Idle = 25472 

BW Util Bottlenecks: 
RCDc_limit = 3346 
RCDWRc_limit = 1636 
WTRc_limit = 1620 
RTWc_limit = 5478 
CCDLc_limit = 4170 
rwq = 0 
CCDLc_limit_alone = 3387 
WTRc_limit_alone = 1347 
RTWc_limit_alone = 4968 

Commands details: 
total_CMD = 41833 
n_nop = 32396 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2340 
n_act = 909 
n_pre = 893 
n_ref = 0 
n_req = 6697 
total_req = 8452 

Dual Bus Interface Util: 
issued_total_row = 1802 
issued_total_col = 8452 
Row_Bus_Util =  0.043076 
CoL_Bus_Util = 0.202041 
Either_Row_CoL_Bus_Util = 0.225587 
Issued_on_Two_Bus_Simul_Util = 0.019530 
issued_two_Eff = 0.086574 
queue_avg = 3.871943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=3.87194
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32379 n_act=914 n_pre=898 n_ref_event=0 n_req=6701 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2024
n_activity=18976 dram_eff=0.4462
bk0: 400a 38856i bk1: 400a 38548i bk2: 384a 38932i bk3: 384a 38777i bk4: 384a 39006i bk5: 384a 38484i bk6: 384a 38963i bk7: 384a 38488i bk8: 376a 38775i bk9: 376a 38605i bk10: 384a 38832i bk11: 384a 39005i bk12: 384a 38544i bk13: 384a 38684i bk14: 360a 39234i bk15: 360a 39162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863602
Row_Buffer_Locality_read = 0.907723
Row_Buffer_Locality_write = 0.405773
Bank_Level_Parallism = 3.232528
Bank_Level_Parallism_Col = 2.658631
Bank_Level_Parallism_Ready = 1.460085
write_to_read_ratio_blp_rw_average = 0.428924
GrpLevelPara = 2.015962 

BW Util details:
bwutil = 0.202424 
total_CMD = 41833 
util_bw = 8468 
Wasted_Col = 6899 
Wasted_Row = 1689 
Idle = 24777 

BW Util Bottlenecks: 
RCDc_limit = 3169 
RCDWRc_limit = 1868 
WTRc_limit = 1437 
RTWc_limit = 5912 
CCDLc_limit = 4310 
rwq = 0 
CCDLc_limit_alone = 3579 
WTRc_limit_alone = 1279 
RTWc_limit_alone = 5339 

Commands details: 
total_CMD = 41833 
n_nop = 32379 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 914 
n_pre = 898 
n_ref = 0 
n_req = 6701 
total_req = 8468 

Dual Bus Interface Util: 
issued_total_row = 1812 
issued_total_col = 8468 
Row_Bus_Util =  0.043315 
CoL_Bus_Util = 0.202424 
Either_Row_CoL_Bus_Util = 0.225994 
Issued_on_Two_Bus_Simul_Util = 0.019745 
issued_two_Eff = 0.087370 
queue_avg = 3.520116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52012
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32483 n_act=868 n_pre=852 n_ref_event=0 n_req=6698 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2344 bw_util=0.2021
n_activity=18291 dram_eff=0.4623
bk0: 400a 38610i bk1: 400a 38985i bk2: 384a 39050i bk3: 384a 38202i bk4: 384a 38356i bk5: 384a 38704i bk6: 384a 38710i bk7: 384a 38688i bk8: 376a 38116i bk9: 376a 38640i bk10: 384a 38842i bk11: 384a 38435i bk12: 384a 39086i bk13: 384a 38720i bk14: 360a 39159i bk15: 360a 39005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870409
Row_Buffer_Locality_read = 0.909522
Row_Buffer_Locality_write = 0.462457
Bank_Level_Parallism = 3.477499
Bank_Level_Parallism_Col = 2.872090
Bank_Level_Parallism_Ready = 1.534059
write_to_read_ratio_blp_rw_average = 0.422113
GrpLevelPara = 2.103343 

BW Util details:
bwutil = 0.202137 
total_CMD = 41833 
util_bw = 8456 
Wasted_Col = 6446 
Wasted_Row = 1408 
Idle = 25523 

BW Util Bottlenecks: 
RCDc_limit = 2991 
RCDWRc_limit = 1570 
WTRc_limit = 1619 
RTWc_limit = 6014 
CCDLc_limit = 4231 
rwq = 0 
CCDLc_limit_alone = 3512 
WTRc_limit_alone = 1396 
RTWc_limit_alone = 5518 

Commands details: 
total_CMD = 41833 
n_nop = 32483 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2344 
n_act = 868 
n_pre = 852 
n_ref = 0 
n_req = 6698 
total_req = 8456 

Dual Bus Interface Util: 
issued_total_row = 1720 
issued_total_col = 8456 
Row_Bus_Util =  0.041116 
CoL_Bus_Util = 0.202137 
Either_Row_CoL_Bus_Util = 0.223508 
Issued_on_Two_Bus_Simul_Util = 0.019745 
issued_two_Eff = 0.088342 
queue_avg = 3.945426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.94543
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32424 n_act=910 n_pre=894 n_ref_event=0 n_req=6701 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2024
n_activity=18431 dram_eff=0.4594
bk0: 400a 38885i bk1: 400a 38592i bk2: 384a 38959i bk3: 384a 38505i bk4: 384a 38868i bk5: 384a 38646i bk6: 384a 38753i bk7: 384a 38670i bk8: 376a 38201i bk9: 376a 39034i bk10: 384a 38470i bk11: 384a 39008i bk12: 384a 38901i bk13: 384a 38743i bk14: 360a 39118i bk15: 360a 39098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864199
Row_Buffer_Locality_read = 0.906904
Row_Buffer_Locality_write = 0.421053
Bank_Level_Parallism = 3.386631
Bank_Level_Parallism_Col = 2.776661
Bank_Level_Parallism_Ready = 1.495867
write_to_read_ratio_blp_rw_average = 0.412587
GrpLevelPara = 2.096869 

BW Util details:
bwutil = 0.202424 
total_CMD = 41833 
util_bw = 8468 
Wasted_Col = 6303 
Wasted_Row = 1640 
Idle = 25422 

BW Util Bottlenecks: 
RCDc_limit = 3075 
RCDWRc_limit = 1718 
WTRc_limit = 1672 
RTWc_limit = 4941 
CCDLc_limit = 3800 
rwq = 0 
CCDLc_limit_alone = 3219 
WTRc_limit_alone = 1494 
RTWc_limit_alone = 4538 

Commands details: 
total_CMD = 41833 
n_nop = 32424 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 910 
n_pre = 894 
n_ref = 0 
n_req = 6701 
total_req = 8468 

Dual Bus Interface Util: 
issued_total_row = 1804 
issued_total_col = 8468 
Row_Bus_Util =  0.043124 
CoL_Bus_Util = 0.202424 
Either_Row_CoL_Bus_Util = 0.224918 
Issued_on_Two_Bus_Simul_Util = 0.020630 
issued_two_Eff = 0.091721 
queue_avg = 3.975211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97521
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32476 n_act=859 n_pre=843 n_ref_event=0 n_req=6700 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2352 bw_util=0.2023
n_activity=18353 dram_eff=0.4612
bk0: 400a 38620i bk1: 400a 38427i bk2: 384a 38501i bk3: 384a 38799i bk4: 384a 38246i bk5: 384a 38954i bk6: 384a 38783i bk7: 384a 38747i bk8: 376a 38329i bk9: 376a 38824i bk10: 384a 38815i bk11: 384a 38686i bk12: 384a 38984i bk13: 384a 38727i bk14: 360a 38914i bk15: 360a 39448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871791
Row_Buffer_Locality_read = 0.910668
Row_Buffer_Locality_write = 0.467687
Bank_Level_Parallism = 3.393734
Bank_Level_Parallism_Col = 2.815996
Bank_Level_Parallism_Ready = 1.552812
write_to_read_ratio_blp_rw_average = 0.412855
GrpLevelPara = 2.055807 

BW Util details:
bwutil = 0.202328 
total_CMD = 41833 
util_bw = 8464 
Wasted_Col = 6683 
Wasted_Row = 1420 
Idle = 25266 

BW Util Bottlenecks: 
RCDc_limit = 3035 
RCDWRc_limit = 1587 
WTRc_limit = 1747 
RTWc_limit = 5933 
CCDLc_limit = 4418 
rwq = 0 
CCDLc_limit_alone = 3663 
WTRc_limit_alone = 1556 
RTWc_limit_alone = 5369 

Commands details: 
total_CMD = 41833 
n_nop = 32476 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2352 
n_act = 859 
n_pre = 843 
n_ref = 0 
n_req = 6700 
total_req = 8464 

Dual Bus Interface Util: 
issued_total_row = 1702 
issued_total_col = 8464 
Row_Bus_Util =  0.040686 
CoL_Bus_Util = 0.202328 
Either_Row_CoL_Bus_Util = 0.223675 
Issued_on_Two_Bus_Simul_Util = 0.019339 
issued_two_Eff = 0.086459 
queue_avg = 3.742620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74262
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32465 n_act=886 n_pre=870 n_ref_event=0 n_req=6701 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2024
n_activity=18643 dram_eff=0.4542
bk0: 400a 38884i bk1: 400a 38531i bk2: 384a 39100i bk3: 384a 38146i bk4: 384a 38681i bk5: 384a 38846i bk6: 384a 38844i bk7: 384a 38731i bk8: 376a 39028i bk9: 376a 38431i bk10: 384a 38783i bk11: 384a 38569i bk12: 384a 38990i bk13: 384a 38498i bk14: 360a 38896i bk15: 360a 39011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867781
Row_Buffer_Locality_read = 0.908704
Row_Buffer_Locality_write = 0.443124
Bank_Level_Parallism = 3.344270
Bank_Level_Parallism_Col = 2.751657
Bank_Level_Parallism_Ready = 1.497756
write_to_read_ratio_blp_rw_average = 0.413088
GrpLevelPara = 2.040756 

BW Util details:
bwutil = 0.202424 
total_CMD = 41833 
util_bw = 8468 
Wasted_Col = 6908 
Wasted_Row = 1387 
Idle = 25070 

BW Util Bottlenecks: 
RCDc_limit = 3210 
RCDWRc_limit = 1687 
WTRc_limit = 1613 
RTWc_limit = 5975 
CCDLc_limit = 4412 
rwq = 0 
CCDLc_limit_alone = 3596 
WTRc_limit_alone = 1407 
RTWc_limit_alone = 5365 

Commands details: 
total_CMD = 41833 
n_nop = 32465 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 6701 
total_req = 8468 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 8468 
Row_Bus_Util =  0.041976 
CoL_Bus_Util = 0.202424 
Either_Row_CoL_Bus_Util = 0.223938 
Issued_on_Two_Bus_Simul_Util = 0.020462 
issued_two_Eff = 0.091375 
queue_avg = 3.701886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70189
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32395 n_act=913 n_pre=897 n_ref_event=0 n_req=6701 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2024
n_activity=18152 dram_eff=0.4665
bk0: 400a 38677i bk1: 400a 38960i bk2: 384a 38817i bk3: 384a 38133i bk4: 384a 38407i bk5: 384a 39214i bk6: 384a 38632i bk7: 384a 38770i bk8: 376a 38931i bk9: 376a 38512i bk10: 384a 38798i bk11: 384a 38644i bk12: 384a 38290i bk13: 384a 38785i bk14: 360a 39129i bk15: 360a 39180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863752
Row_Buffer_Locality_read = 0.905596
Row_Buffer_Locality_write = 0.429542
Bank_Level_Parallism = 3.405301
Bank_Level_Parallism_Col = 2.792776
Bank_Level_Parallism_Ready = 1.512518
write_to_read_ratio_blp_rw_average = 0.410621
GrpLevelPara = 2.074880 

BW Util details:
bwutil = 0.202424 
total_CMD = 41833 
util_bw = 8468 
Wasted_Col = 6441 
Wasted_Row = 1580 
Idle = 25344 

BW Util Bottlenecks: 
RCDc_limit = 3290 
RCDWRc_limit = 1608 
WTRc_limit = 1300 
RTWc_limit = 5773 
CCDLc_limit = 3996 
rwq = 0 
CCDLc_limit_alone = 3310 
WTRc_limit_alone = 1161 
RTWc_limit_alone = 5226 

Commands details: 
total_CMD = 41833 
n_nop = 32395 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 913 
n_pre = 897 
n_ref = 0 
n_req = 6701 
total_req = 8468 

Dual Bus Interface Util: 
issued_total_row = 1810 
issued_total_col = 8468 
Row_Bus_Util =  0.043267 
CoL_Bus_Util = 0.202424 
Either_Row_CoL_Bus_Util = 0.225611 
Issued_on_Two_Bus_Simul_Util = 0.020080 
issued_two_Eff = 0.089002 
queue_avg = 4.092009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.09201
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32459 n_act=879 n_pre=863 n_ref_event=0 n_req=6700 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2352 bw_util=0.2023
n_activity=18269 dram_eff=0.4633
bk0: 400a 39071i bk1: 400a 38585i bk2: 384a 38377i bk3: 384a 38338i bk4: 384a 38510i bk5: 384a 38887i bk6: 384a 38774i bk7: 384a 38411i bk8: 376a 38245i bk9: 376a 38143i bk10: 384a 38310i bk11: 384a 38484i bk12: 384a 38769i bk13: 384a 38285i bk14: 360a 38622i bk15: 360a 39000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868806
Row_Buffer_Locality_read = 0.906577
Row_Buffer_Locality_write = 0.476190
Bank_Level_Parallism = 3.612114
Bank_Level_Parallism_Col = 3.059743
Bank_Level_Parallism_Ready = 1.563327
write_to_read_ratio_blp_rw_average = 0.428502
GrpLevelPara = 2.130225 

BW Util details:
bwutil = 0.202328 
total_CMD = 41833 
util_bw = 8464 
Wasted_Col = 6389 
Wasted_Row = 1541 
Idle = 25439 

BW Util Bottlenecks: 
RCDc_limit = 3204 
RCDWRc_limit = 1510 
WTRc_limit = 1344 
RTWc_limit = 6701 
CCDLc_limit = 4368 
rwq = 0 
CCDLc_limit_alone = 3444 
WTRc_limit_alone = 1170 
RTWc_limit_alone = 5951 

Commands details: 
total_CMD = 41833 
n_nop = 32459 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2352 
n_act = 879 
n_pre = 863 
n_ref = 0 
n_req = 6700 
total_req = 8464 

Dual Bus Interface Util: 
issued_total_row = 1742 
issued_total_col = 8464 
Row_Bus_Util =  0.041642 
CoL_Bus_Util = 0.202328 
Either_Row_CoL_Bus_Util = 0.224081 
Issued_on_Two_Bus_Simul_Util = 0.019889 
issued_two_Eff = 0.088756 
queue_avg = 4.344728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.34473
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32347 n_act=921 n_pre=905 n_ref_event=0 n_req=6703 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2364 bw_util=0.2026
n_activity=18742 dram_eff=0.4522
bk0: 400a 37749i bk1: 400a 38904i bk2: 384a 38617i bk3: 384a 38576i bk4: 384a 39132i bk5: 384a 38850i bk6: 384a 38864i bk7: 384a 38928i bk8: 376a 38558i bk9: 376a 38136i bk10: 384a 38599i bk11: 384a 38306i bk12: 384a 38365i bk13: 384a 38177i bk14: 360a 38885i bk15: 360a 39216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862599
Row_Buffer_Locality_read = 0.903632
Row_Buffer_Locality_write = 0.438240
Bank_Level_Parallism = 3.417685
Bank_Level_Parallism_Col = 2.827261
Bank_Level_Parallism_Ready = 1.542827
write_to_read_ratio_blp_rw_average = 0.420565
GrpLevelPara = 2.073919 

BW Util details:
bwutil = 0.202615 
total_CMD = 41833 
util_bw = 8476 
Wasted_Col = 6918 
Wasted_Row = 1626 
Idle = 24813 

BW Util Bottlenecks: 
RCDc_limit = 3342 
RCDWRc_limit = 1734 
WTRc_limit = 1560 
RTWc_limit = 6530 
CCDLc_limit = 4562 
rwq = 0 
CCDLc_limit_alone = 3663 
WTRc_limit_alone = 1355 
RTWc_limit_alone = 5836 

Commands details: 
total_CMD = 41833 
n_nop = 32347 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2364 
n_act = 921 
n_pre = 905 
n_ref = 0 
n_req = 6703 
total_req = 8476 

Dual Bus Interface Util: 
issued_total_row = 1826 
issued_total_col = 8476 
Row_Bus_Util =  0.043650 
CoL_Bus_Util = 0.202615 
Either_Row_CoL_Bus_Util = 0.226759 
Issued_on_Two_Bus_Simul_Util = 0.019506 
issued_two_Eff = 0.086022 
queue_avg = 4.471087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.47109
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32382 n_act=908 n_pre=892 n_ref_event=0 n_req=6697 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2340 bw_util=0.202
n_activity=19064 dram_eff=0.4433
bk0: 400a 38743i bk1: 400a 38211i bk2: 384a 38841i bk3: 384a 38218i bk4: 384a 39012i bk5: 384a 38825i bk6: 384a 39120i bk7: 384a 38782i bk8: 376a 38479i bk9: 376a 38759i bk10: 384a 38863i bk11: 384a 38798i bk12: 384a 38201i bk13: 384a 38811i bk14: 360a 39086i bk15: 360a 39438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864417
Row_Buffer_Locality_read = 0.906577
Row_Buffer_Locality_write = 0.423932
Bank_Level_Parallism = 3.265189
Bank_Level_Parallism_Col = 2.711030
Bank_Level_Parallism_Ready = 1.470540
write_to_read_ratio_blp_rw_average = 0.422991
GrpLevelPara = 2.051717 

BW Util details:
bwutil = 0.202041 
total_CMD = 41833 
util_bw = 8452 
Wasted_Col = 6857 
Wasted_Row = 1792 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 3437 
RCDWRc_limit = 1752 
WTRc_limit = 1472 
RTWc_limit = 5398 
CCDLc_limit = 4136 
rwq = 0 
CCDLc_limit_alone = 3414 
WTRc_limit_alone = 1319 
RTWc_limit_alone = 4829 

Commands details: 
total_CMD = 41833 
n_nop = 32382 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2340 
n_act = 908 
n_pre = 892 
n_ref = 0 
n_req = 6697 
total_req = 8452 

Dual Bus Interface Util: 
issued_total_row = 1800 
issued_total_col = 8452 
Row_Bus_Util =  0.043028 
CoL_Bus_Util = 0.202041 
Either_Row_CoL_Bus_Util = 0.225922 
Issued_on_Two_Bus_Simul_Util = 0.019148 
issued_two_Eff = 0.084753 
queue_avg = 3.836445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=3.83644
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32386 n_act=912 n_pre=896 n_ref_event=0 n_req=6694 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2328 bw_util=0.2018
n_activity=18267 dram_eff=0.462
bk0: 400a 38481i bk1: 400a 38545i bk2: 384a 39001i bk3: 384a 38437i bk4: 384a 38695i bk5: 384a 39359i bk6: 384a 38808i bk7: 384a 39111i bk8: 376a 38863i bk9: 376a 38533i bk10: 384a 38548i bk11: 384a 38389i bk12: 384a 38638i bk13: 384a 38990i bk14: 360a 39215i bk15: 360a 39390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863759
Row_Buffer_Locality_read = 0.905268
Row_Buffer_Locality_write = 0.427835
Bank_Level_Parallism = 3.312402
Bank_Level_Parallism_Col = 2.688328
Bank_Level_Parallism_Ready = 1.473697
write_to_read_ratio_blp_rw_average = 0.397158
GrpLevelPara = 2.027698 

BW Util details:
bwutil = 0.201755 
total_CMD = 41833 
util_bw = 8440 
Wasted_Col = 6722 
Wasted_Row = 1448 
Idle = 25223 

BW Util Bottlenecks: 
RCDc_limit = 3437 
RCDWRc_limit = 1697 
WTRc_limit = 1674 
RTWc_limit = 5479 
CCDLc_limit = 4179 
rwq = 0 
CCDLc_limit_alone = 3457 
WTRc_limit_alone = 1522 
RTWc_limit_alone = 4909 

Commands details: 
total_CMD = 41833 
n_nop = 32386 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2328 
n_act = 912 
n_pre = 896 
n_ref = 0 
n_req = 6694 
total_req = 8440 

Dual Bus Interface Util: 
issued_total_row = 1808 
issued_total_col = 8440 
Row_Bus_Util =  0.043219 
CoL_Bus_Util = 0.201755 
Either_Row_CoL_Bus_Util = 0.225827 
Issued_on_Two_Bus_Simul_Util = 0.019148 
issued_two_Eff = 0.084789 
queue_avg = 3.972438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97244
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32400 n_act=889 n_pre=873 n_ref_event=0 n_req=6692 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2320 bw_util=0.2016
n_activity=18814 dram_eff=0.4482
bk0: 400a 38729i bk1: 400a 38959i bk2: 384a 39102i bk3: 384a 38587i bk4: 384a 39430i bk5: 384a 38713i bk6: 384a 39062i bk7: 384a 38886i bk8: 376a 38862i bk9: 376a 39091i bk10: 384a 38786i bk11: 384a 38964i bk12: 384a 38926i bk13: 384a 38939i bk14: 360a 38826i bk15: 360a 39244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867155
Row_Buffer_Locality_read = 0.908541
Row_Buffer_Locality_write = 0.431034
Bank_Level_Parallism = 3.104189
Bank_Level_Parallism_Col = 2.524931
Bank_Level_Parallism_Ready = 1.435721
write_to_read_ratio_blp_rw_average = 0.405425
GrpLevelPara = 1.972190 

BW Util details:
bwutil = 0.201563 
total_CMD = 41833 
util_bw = 8432 
Wasted_Col = 7013 
Wasted_Row = 1601 
Idle = 24787 

BW Util Bottlenecks: 
RCDc_limit = 3421 
RCDWRc_limit = 1698 
WTRc_limit = 1348 
RTWc_limit = 5852 
CCDLc_limit = 4098 
rwq = 0 
CCDLc_limit_alone = 3467 
WTRc_limit_alone = 1220 
RTWc_limit_alone = 5349 

Commands details: 
total_CMD = 41833 
n_nop = 32400 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2320 
n_act = 889 
n_pre = 873 
n_ref = 0 
n_req = 6692 
total_req = 8432 

Dual Bus Interface Util: 
issued_total_row = 1762 
issued_total_col = 8432 
Row_Bus_Util =  0.042120 
CoL_Bus_Util = 0.201563 
Either_Row_CoL_Bus_Util = 0.225492 
Issued_on_Two_Bus_Simul_Util = 0.018191 
issued_two_Eff = 0.080674 
queue_avg = 3.515646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51565
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32427 n_act=886 n_pre=870 n_ref_event=0 n_req=6694 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2328 bw_util=0.2018
n_activity=18665 dram_eff=0.4522
bk0: 400a 38213i bk1: 400a 38497i bk2: 384a 38991i bk3: 384a 38247i bk4: 384a 38839i bk5: 384a 38810i bk6: 384a 38469i bk7: 384a 39371i bk8: 376a 38785i bk9: 376a 38636i bk10: 384a 38623i bk11: 384a 38770i bk12: 384a 38731i bk13: 384a 39027i bk14: 360a 38835i bk15: 360a 39502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867643
Row_Buffer_Locality_read = 0.908213
Row_Buffer_Locality_write = 0.441581
Bank_Level_Parallism = 3.313061
Bank_Level_Parallism_Col = 2.751257
Bank_Level_Parallism_Ready = 1.531280
write_to_read_ratio_blp_rw_average = 0.397141
GrpLevelPara = 2.040542 

BW Util details:
bwutil = 0.201755 
total_CMD = 41833 
util_bw = 8440 
Wasted_Col = 6827 
Wasted_Row = 1538 
Idle = 25028 

BW Util Bottlenecks: 
RCDc_limit = 3407 
RCDWRc_limit = 1664 
WTRc_limit = 1890 
RTWc_limit = 5527 
CCDLc_limit = 4544 
rwq = 0 
CCDLc_limit_alone = 3648 
WTRc_limit_alone = 1601 
RTWc_limit_alone = 4920 

Commands details: 
total_CMD = 41833 
n_nop = 32427 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2328 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 6694 
total_req = 8440 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 8440 
Row_Bus_Util =  0.041976 
CoL_Bus_Util = 0.201755 
Either_Row_CoL_Bus_Util = 0.224846 
Issued_on_Two_Bus_Simul_Util = 0.018885 
issued_two_Eff = 0.083989 
queue_avg = 4.018932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01893
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32484 n_act=875 n_pre=859 n_ref_event=0 n_req=6693 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2324 bw_util=0.2017
n_activity=18623 dram_eff=0.453
bk0: 400a 39003i bk1: 392a 38398i bk2: 384a 39202i bk3: 384a 38503i bk4: 384a 38996i bk5: 384a 38496i bk6: 384a 38983i bk7: 384a 38831i bk8: 376a 38403i bk9: 376a 38364i bk10: 384a 38608i bk11: 384a 39218i bk12: 384a 38593i bk13: 384a 38554i bk14: 360a 38837i bk15: 368a 39133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869266
Row_Buffer_Locality_read = 0.909195
Row_Buffer_Locality_write = 0.449225
Bank_Level_Parallism = 3.321983
Bank_Level_Parallism_Col = 2.735043
Bank_Level_Parallism_Ready = 1.451043
write_to_read_ratio_blp_rw_average = 0.410326
GrpLevelPara = 2.013907 

BW Util details:
bwutil = 0.201659 
total_CMD = 41833 
util_bw = 8436 
Wasted_Col = 6946 
Wasted_Row = 1445 
Idle = 25006 

BW Util Bottlenecks: 
RCDc_limit = 3240 
RCDWRc_limit = 1643 
WTRc_limit = 1499 
RTWc_limit = 6650 
CCDLc_limit = 4937 
rwq = 0 
CCDLc_limit_alone = 3921 
WTRc_limit_alone = 1310 
RTWc_limit_alone = 5823 

Commands details: 
total_CMD = 41833 
n_nop = 32484 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2324 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 6693 
total_req = 8436 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 8436 
Row_Bus_Util =  0.041451 
CoL_Bus_Util = 0.201659 
Either_Row_CoL_Bus_Util = 0.223484 
Issued_on_Two_Bus_Simul_Util = 0.019626 
issued_two_Eff = 0.087817 
queue_avg = 4.077762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.07776
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32484 n_act=885 n_pre=869 n_ref_event=0 n_req=6685 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2292 bw_util=0.2009
n_activity=18484 dram_eff=0.4547
bk0: 400a 38626i bk1: 392a 38430i bk2: 384a 39139i bk3: 384a 39075i bk4: 384a 38648i bk5: 384a 38510i bk6: 384a 38601i bk7: 384a 38902i bk8: 376a 38503i bk9: 376a 37948i bk10: 384a 38750i bk11: 384a 39003i bk12: 384a 38653i bk13: 384a 38428i bk14: 360a 38906i bk15: 368a 39171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867614
Row_Buffer_Locality_read = 0.910177
Row_Buffer_Locality_write = 0.413613
Bank_Level_Parallism = 3.392953
Bank_Level_Parallism_Col = 2.826555
Bank_Level_Parallism_Ready = 1.521180
write_to_read_ratio_blp_rw_average = 0.423004
GrpLevelPara = 2.062140 

BW Util details:
bwutil = 0.200894 
total_CMD = 41833 
util_bw = 8404 
Wasted_Col = 6687 
Wasted_Row = 1626 
Idle = 25116 

BW Util Bottlenecks: 
RCDc_limit = 3163 
RCDWRc_limit = 1771 
WTRc_limit = 1401 
RTWc_limit = 6586 
CCDLc_limit = 4562 
rwq = 0 
CCDLc_limit_alone = 3599 
WTRc_limit_alone = 1263 
RTWc_limit_alone = 5761 

Commands details: 
total_CMD = 41833 
n_nop = 32484 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2292 
n_act = 885 
n_pre = 869 
n_ref = 0 
n_req = 6685 
total_req = 8404 

Dual Bus Interface Util: 
issued_total_row = 1754 
issued_total_col = 8404 
Row_Bus_Util =  0.041929 
CoL_Bus_Util = 0.200894 
Either_Row_CoL_Bus_Util = 0.223484 
Issued_on_Two_Bus_Simul_Util = 0.019339 
issued_two_Eff = 0.086533 
queue_avg = 3.740372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74037
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32481 n_act=890 n_pre=874 n_ref_event=0 n_req=6682 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2280 bw_util=0.2006
n_activity=18262 dram_eff=0.4595
bk0: 400a 38508i bk1: 392a 38156i bk2: 384a 38805i bk3: 384a 38751i bk4: 384a 38856i bk5: 384a 38847i bk6: 384a 39150i bk7: 384a 38848i bk8: 376a 38449i bk9: 376a 38688i bk10: 384a 39159i bk11: 384a 38862i bk12: 384a 38622i bk13: 384a 38676i bk14: 360a 39237i bk15: 368a 39282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866806
Row_Buffer_Locality_read = 0.908541
Row_Buffer_Locality_write = 0.419298
Bank_Level_Parallism = 3.342471
Bank_Level_Parallism_Col = 2.740526
Bank_Level_Parallism_Ready = 1.540991
write_to_read_ratio_blp_rw_average = 0.396723
GrpLevelPara = 2.007606 

BW Util details:
bwutil = 0.200607 
total_CMD = 41833 
util_bw = 8392 
Wasted_Col = 6602 
Wasted_Row = 1495 
Idle = 25344 

BW Util Bottlenecks: 
RCDc_limit = 3245 
RCDWRc_limit = 1730 
WTRc_limit = 1453 
RTWc_limit = 5492 
CCDLc_limit = 4417 
rwq = 0 
CCDLc_limit_alone = 3642 
WTRc_limit_alone = 1297 
RTWc_limit_alone = 4873 

Commands details: 
total_CMD = 41833 
n_nop = 32481 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2280 
n_act = 890 
n_pre = 874 
n_ref = 0 
n_req = 6682 
total_req = 8392 

Dual Bus Interface Util: 
issued_total_row = 1764 
issued_total_col = 8392 
Row_Bus_Util =  0.042168 
CoL_Bus_Util = 0.200607 
Either_Row_CoL_Bus_Util = 0.223556 
Issued_on_Two_Bus_Simul_Util = 0.019219 
issued_two_Eff = 0.085971 
queue_avg = 3.867043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.86704
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32470 n_act=887 n_pre=871 n_ref_event=0 n_req=6686 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2296 bw_util=0.201
n_activity=18778 dram_eff=0.4478
bk0: 400a 38510i bk1: 392a 37935i bk2: 384a 38912i bk3: 384a 38347i bk4: 384a 38598i bk5: 384a 38718i bk6: 384a 39289i bk7: 384a 38959i bk8: 376a 38742i bk9: 376a 38781i bk10: 384a 38591i bk11: 384a 39162i bk12: 384a 38851i bk13: 384a 38799i bk14: 360a 39226i bk15: 368a 38995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867335
Row_Buffer_Locality_read = 0.910177
Row_Buffer_Locality_write = 0.411150
Bank_Level_Parallism = 3.279016
Bank_Level_Parallism_Col = 2.660051
Bank_Level_Parallism_Ready = 1.497978
write_to_read_ratio_blp_rw_average = 0.397163
GrpLevelPara = 1.952643 

BW Util details:
bwutil = 0.200990 
total_CMD = 41833 
util_bw = 8408 
Wasted_Col = 6993 
Wasted_Row = 1555 
Idle = 24877 

BW Util Bottlenecks: 
RCDc_limit = 3137 
RCDWRc_limit = 1751 
WTRc_limit = 1843 
RTWc_limit = 5578 
CCDLc_limit = 4902 
rwq = 0 
CCDLc_limit_alone = 3964 
WTRc_limit_alone = 1540 
RTWc_limit_alone = 4943 

Commands details: 
total_CMD = 41833 
n_nop = 32470 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2296 
n_act = 887 
n_pre = 871 
n_ref = 0 
n_req = 6686 
total_req = 8408 

Dual Bus Interface Util: 
issued_total_row = 1758 
issued_total_col = 8408 
Row_Bus_Util =  0.042024 
CoL_Bus_Util = 0.200990 
Either_Row_CoL_Bus_Util = 0.223819 
Issued_on_Two_Bus_Simul_Util = 0.019195 
issued_two_Eff = 0.085763 
queue_avg = 4.350106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.35011
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32518 n_act=898 n_pre=882 n_ref_event=0 n_req=6683 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2284 bw_util=0.2007
n_activity=18343 dram_eff=0.4577
bk0: 400a 38409i bk1: 392a 38657i bk2: 384a 39124i bk3: 384a 38706i bk4: 384a 38525i bk5: 384a 38332i bk6: 384a 38737i bk7: 384a 38573i bk8: 376a 38169i bk9: 376a 38665i bk10: 384a 38636i bk11: 384a 38631i bk12: 384a 38532i bk13: 384a 38813i bk14: 360a 38889i bk15: 368a 39224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865629
Row_Buffer_Locality_read = 0.907559
Row_Buffer_Locality_write = 0.416813
Bank_Level_Parallism = 3.477278
Bank_Level_Parallism_Col = 2.852053
Bank_Level_Parallism_Ready = 1.537637
write_to_read_ratio_blp_rw_average = 0.414381
GrpLevelPara = 2.066882 

BW Util details:
bwutil = 0.200703 
total_CMD = 41833 
util_bw = 8396 
Wasted_Col = 6614 
Wasted_Row = 1494 
Idle = 25329 

BW Util Bottlenecks: 
RCDc_limit = 3251 
RCDWRc_limit = 1753 
WTRc_limit = 1387 
RTWc_limit = 6501 
CCDLc_limit = 4326 
rwq = 0 
CCDLc_limit_alone = 3564 
WTRc_limit_alone = 1263 
RTWc_limit_alone = 5863 

Commands details: 
total_CMD = 41833 
n_nop = 32518 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2284 
n_act = 898 
n_pre = 882 
n_ref = 0 
n_req = 6683 
total_req = 8396 

Dual Bus Interface Util: 
issued_total_row = 1780 
issued_total_col = 8396 
Row_Bus_Util =  0.042550 
CoL_Bus_Util = 0.200703 
Either_Row_CoL_Bus_Util = 0.222671 
Issued_on_Two_Bus_Simul_Util = 0.020582 
issued_two_Eff = 0.092432 
queue_avg = 4.020558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02056
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32526 n_act=875 n_pre=859 n_ref_event=0 n_req=6688 n_rd=6112 n_rd_L2_A=0 n_write=0 n_wr_bk=2304 bw_util=0.2012
n_activity=17779 dram_eff=0.4734
bk0: 400a 38488i bk1: 392a 38354i bk2: 384a 39115i bk3: 384a 38502i bk4: 384a 38552i bk5: 384a 38498i bk6: 384a 38736i bk7: 384a 39160i bk8: 376a 38087i bk9: 376a 38413i bk10: 384a 38789i bk11: 384a 38381i bk12: 384a 38990i bk13: 384a 38904i bk14: 360a 38669i bk15: 368a 39760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869169
Row_Buffer_Locality_read = 0.910013
Row_Buffer_Locality_write = 0.435764
Bank_Level_Parallism = 3.532223
Bank_Level_Parallism_Col = 2.894142
Bank_Level_Parallism_Ready = 1.538260
write_to_read_ratio_blp_rw_average = 0.413885
GrpLevelPara = 2.117026 

BW Util details:
bwutil = 0.201181 
total_CMD = 41833 
util_bw = 8416 
Wasted_Col = 6303 
Wasted_Row = 1310 
Idle = 25804 

BW Util Bottlenecks: 
RCDc_limit = 3021 
RCDWRc_limit = 1566 
WTRc_limit = 1514 
RTWc_limit = 6280 
CCDLc_limit = 4218 
rwq = 0 
CCDLc_limit_alone = 3456 
WTRc_limit_alone = 1319 
RTWc_limit_alone = 5713 

Commands details: 
total_CMD = 41833 
n_nop = 32526 
Read = 6112 
Write = 0 
L2_Alloc = 0 
L2_WB = 2304 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 6688 
total_req = 8416 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 8416 
Row_Bus_Util =  0.041451 
CoL_Bus_Util = 0.201181 
Either_Row_CoL_Bus_Util = 0.222480 
Issued_on_Two_Bus_Simul_Util = 0.020152 
issued_two_Eff = 0.090577 
queue_avg = 3.924103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9241
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32361 n_act=896 n_pre=880 n_ref_event=0 n_req=6808 n_rd=6104 n_rd_L2_A=0 n_write=128 n_wr_bk=2304 bw_util=0.204
n_activity=18657 dram_eff=0.4575
bk0: 400a 38817i bk1: 392a 38646i bk2: 384a 38473i bk3: 384a 38570i bk4: 384a 38534i bk5: 384a 38558i bk6: 384a 38823i bk7: 384a 38804i bk8: 376a 38905i bk9: 376a 38643i bk10: 384a 38630i bk11: 384a 38380i bk12: 384a 38952i bk13: 384a 38800i bk14: 360a 39213i bk15: 360a 39407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868390
Row_Buffer_Locality_read = 0.908257
Row_Buffer_Locality_write = 0.522727
Bank_Level_Parallism = 3.329032
Bank_Level_Parallism_Col = 2.731687
Bank_Level_Parallism_Ready = 1.511012
write_to_read_ratio_blp_rw_average = 0.424261
GrpLevelPara = 2.040273 

BW Util details:
bwutil = 0.204049 
total_CMD = 41833 
util_bw = 8536 
Wasted_Col = 6823 
Wasted_Row = 1457 
Idle = 25017 

BW Util Bottlenecks: 
RCDc_limit = 3102 
RCDWRc_limit = 1688 
WTRc_limit = 1696 
RTWc_limit = 6042 
CCDLc_limit = 4362 
rwq = 0 
CCDLc_limit_alone = 3508 
WTRc_limit_alone = 1474 
RTWc_limit_alone = 5410 

Commands details: 
total_CMD = 41833 
n_nop = 32361 
Read = 6104 
Write = 128 
L2_Alloc = 0 
L2_WB = 2304 
n_act = 896 
n_pre = 880 
n_ref = 0 
n_req = 6808 
total_req = 8536 

Dual Bus Interface Util: 
issued_total_row = 1776 
issued_total_col = 8536 
Row_Bus_Util =  0.042455 
CoL_Bus_Util = 0.204049 
Either_Row_CoL_Bus_Util = 0.226424 
Issued_on_Two_Bus_Simul_Util = 0.020080 
issued_two_Eff = 0.088682 
queue_avg = 4.036717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03672
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32462 n_act=900 n_pre=884 n_ref_event=0 n_req=6686 n_rd=6104 n_rd_L2_A=0 n_write=0 n_wr_bk=2328 bw_util=0.2016
n_activity=18767 dram_eff=0.4493
bk0: 400a 38427i bk1: 392a 38487i bk2: 384a 38632i bk3: 384a 38407i bk4: 384a 38645i bk5: 384a 38694i bk6: 384a 38710i bk7: 384a 38714i bk8: 376a 38230i bk9: 376a 38468i bk10: 384a 38159i bk11: 384a 38521i bk12: 384a 38534i bk13: 384a 38546i bk14: 360a 39100i bk15: 360a 39220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865390
Row_Buffer_Locality_read = 0.907602
Row_Buffer_Locality_write = 0.422680
Bank_Level_Parallism = 3.504611
Bank_Level_Parallism_Col = 2.914546
Bank_Level_Parallism_Ready = 1.575783
write_to_read_ratio_blp_rw_average = 0.419677
GrpLevelPara = 2.108291 

BW Util details:
bwutil = 0.201563 
total_CMD = 41833 
util_bw = 8432 
Wasted_Col = 6647 
Wasted_Row = 1619 
Idle = 25135 

BW Util Bottlenecks: 
RCDc_limit = 3261 
RCDWRc_limit = 1745 
WTRc_limit = 1608 
RTWc_limit = 6275 
CCDLc_limit = 4481 
rwq = 0 
CCDLc_limit_alone = 3611 
WTRc_limit_alone = 1412 
RTWc_limit_alone = 5601 

Commands details: 
total_CMD = 41833 
n_nop = 32462 
Read = 6104 
Write = 0 
L2_Alloc = 0 
L2_WB = 2328 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 6686 
total_req = 8432 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 8432 
Row_Bus_Util =  0.042646 
CoL_Bus_Util = 0.201563 
Either_Row_CoL_Bus_Util = 0.224010 
Issued_on_Two_Bus_Simul_Util = 0.020199 
issued_two_Eff = 0.090172 
queue_avg = 4.190017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19002
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32459 n_act=901 n_pre=885 n_ref_event=0 n_req=6687 n_rd=6104 n_rd_L2_A=0 n_write=0 n_wr_bk=2332 bw_util=0.2017
n_activity=18633 dram_eff=0.4527
bk0: 400a 38660i bk1: 392a 38241i bk2: 384a 38948i bk3: 384a 38872i bk4: 384a 38266i bk5: 384a 38723i bk6: 384a 39096i bk7: 384a 38438i bk8: 376a 38634i bk9: 376a 38621i bk10: 384a 38202i bk11: 384a 38924i bk12: 384a 38489i bk13: 384a 38391i bk14: 360a 38820i bk15: 360a 39249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865261
Row_Buffer_Locality_read = 0.905636
Row_Buffer_Locality_write = 0.442539
Bank_Level_Parallism = 3.452813
Bank_Level_Parallism_Col = 2.866227
Bank_Level_Parallism_Ready = 1.569227
write_to_read_ratio_blp_rw_average = 0.408875
GrpLevelPara = 2.112556 

BW Util details:
bwutil = 0.201659 
total_CMD = 41833 
util_bw = 8436 
Wasted_Col = 6550 
Wasted_Row = 1650 
Idle = 25197 

BW Util Bottlenecks: 
RCDc_limit = 3236 
RCDWRc_limit = 1686 
WTRc_limit = 1574 
RTWc_limit = 5911 
CCDLc_limit = 4323 
rwq = 0 
CCDLc_limit_alone = 3463 
WTRc_limit_alone = 1335 
RTWc_limit_alone = 5290 

Commands details: 
total_CMD = 41833 
n_nop = 32459 
Read = 6104 
Write = 0 
L2_Alloc = 0 
L2_WB = 2332 
n_act = 901 
n_pre = 885 
n_ref = 0 
n_req = 6687 
total_req = 8436 

Dual Bus Interface Util: 
issued_total_row = 1786 
issued_total_col = 8436 
Row_Bus_Util =  0.042694 
CoL_Bus_Util = 0.201659 
Either_Row_CoL_Bus_Util = 0.224081 
Issued_on_Two_Bus_Simul_Util = 0.020271 
issued_two_Eff = 0.090463 
queue_avg = 3.972247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97225
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32432 n_act=917 n_pre=901 n_ref_event=0 n_req=6690 n_rd=6104 n_rd_L2_A=0 n_write=0 n_wr_bk=2344 bw_util=0.2019
n_activity=18531 dram_eff=0.4559
bk0: 400a 38407i bk1: 392a 38429i bk2: 384a 38928i bk3: 384a 38893i bk4: 384a 38988i bk5: 384a 38612i bk6: 384a 38604i bk7: 384a 38765i bk8: 376a 38852i bk9: 376a 38784i bk10: 384a 38734i bk11: 384a 38634i bk12: 384a 38758i bk13: 384a 38812i bk14: 360a 38835i bk15: 360a 39189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862930
Row_Buffer_Locality_read = 0.904980
Row_Buffer_Locality_write = 0.424915
Bank_Level_Parallism = 3.352400
Bank_Level_Parallism_Col = 2.729325
Bank_Level_Parallism_Ready = 1.564512
write_to_read_ratio_blp_rw_average = 0.390117
GrpLevelPara = 2.024516 

BW Util details:
bwutil = 0.201946 
total_CMD = 41833 
util_bw = 8448 
Wasted_Col = 6661 
Wasted_Row = 1534 
Idle = 25190 

BW Util Bottlenecks: 
RCDc_limit = 3157 
RCDWRc_limit = 1759 
WTRc_limit = 1807 
RTWc_limit = 4761 
CCDLc_limit = 4142 
rwq = 0 
CCDLc_limit_alone = 3486 
WTRc_limit_alone = 1567 
RTWc_limit_alone = 4345 

Commands details: 
total_CMD = 41833 
n_nop = 32432 
Read = 6104 
Write = 0 
L2_Alloc = 0 
L2_WB = 2344 
n_act = 917 
n_pre = 901 
n_ref = 0 
n_req = 6690 
total_req = 8448 

Dual Bus Interface Util: 
issued_total_row = 1818 
issued_total_col = 8448 
Row_Bus_Util =  0.043459 
CoL_Bus_Util = 0.201946 
Either_Row_CoL_Bus_Util = 0.224727 
Issued_on_Two_Bus_Simul_Util = 0.020677 
issued_two_Eff = 0.092011 
queue_avg = 3.990032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99003
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32391 n_act=926 n_pre=910 n_ref_event=0 n_req=6693 n_rd=6104 n_rd_L2_A=0 n_write=0 n_wr_bk=2356 bw_util=0.2022
n_activity=18643 dram_eff=0.4538
bk0: 400a 38590i bk1: 392a 38440i bk2: 384a 38889i bk3: 384a 38870i bk4: 384a 38669i bk5: 384a 38770i bk6: 384a 38878i bk7: 384a 38580i bk8: 376a 38696i bk9: 376a 38961i bk10: 384a 38782i bk11: 384a 38737i bk12: 384a 38440i bk13: 384a 38359i bk14: 360a 38670i bk15: 360a 39498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861646
Row_Buffer_Locality_read = 0.905144
Row_Buffer_Locality_write = 0.410866
Bank_Level_Parallism = 3.346555
Bank_Level_Parallism_Col = 2.727345
Bank_Level_Parallism_Ready = 1.495390
write_to_read_ratio_blp_rw_average = 0.412867
GrpLevelPara = 2.016213 

BW Util details:
bwutil = 0.202233 
total_CMD = 41833 
util_bw = 8460 
Wasted_Col = 6852 
Wasted_Row = 1479 
Idle = 25042 

BW Util Bottlenecks: 
RCDc_limit = 3303 
RCDWRc_limit = 1821 
WTRc_limit = 1659 
RTWc_limit = 5585 
CCDLc_limit = 4239 
rwq = 0 
CCDLc_limit_alone = 3497 
WTRc_limit_alone = 1480 
RTWc_limit_alone = 5022 

Commands details: 
total_CMD = 41833 
n_nop = 32391 
Read = 6104 
Write = 0 
L2_Alloc = 0 
L2_WB = 2356 
n_act = 926 
n_pre = 910 
n_ref = 0 
n_req = 6693 
total_req = 8460 

Dual Bus Interface Util: 
issued_total_row = 1836 
issued_total_col = 8460 
Row_Bus_Util =  0.043889 
CoL_Bus_Util = 0.202233 
Either_Row_CoL_Bus_Util = 0.225707 
Issued_on_Two_Bus_Simul_Util = 0.020415 
issued_two_Eff = 0.090447 
queue_avg = 3.913346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91335
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32359 n_act=914 n_pre=898 n_ref_event=0 n_req=6698 n_rd=6104 n_rd_L2_A=0 n_write=0 n_wr_bk=2376 bw_util=0.2027
n_activity=18681 dram_eff=0.4539
bk0: 400a 39131i bk1: 392a 38539i bk2: 384a 38867i bk3: 384a 38641i bk4: 384a 39150i bk5: 384a 38585i bk6: 384a 38686i bk7: 384a 39099i bk8: 376a 38680i bk9: 376a 38600i bk10: 384a 38648i bk11: 384a 38833i bk12: 384a 38491i bk13: 384a 38612i bk14: 360a 38888i bk15: 360a 39139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863541
Row_Buffer_Locality_read = 0.905963
Row_Buffer_Locality_write = 0.427609
Bank_Level_Parallism = 3.280296
Bank_Level_Parallism_Col = 2.707038
Bank_Level_Parallism_Ready = 1.541274
write_to_read_ratio_blp_rw_average = 0.421021
GrpLevelPara = 2.032337 

BW Util details:
bwutil = 0.202711 
total_CMD = 41833 
util_bw = 8480 
Wasted_Col = 6741 
Wasted_Row = 1679 
Idle = 24933 

BW Util Bottlenecks: 
RCDc_limit = 3241 
RCDWRc_limit = 1828 
WTRc_limit = 1500 
RTWc_limit = 5735 
CCDLc_limit = 4035 
rwq = 0 
CCDLc_limit_alone = 3301 
WTRc_limit_alone = 1311 
RTWc_limit_alone = 5190 

Commands details: 
total_CMD = 41833 
n_nop = 32359 
Read = 6104 
Write = 0 
L2_Alloc = 0 
L2_WB = 2376 
n_act = 914 
n_pre = 898 
n_ref = 0 
n_req = 6698 
total_req = 8480 

Dual Bus Interface Util: 
issued_total_row = 1812 
issued_total_col = 8480 
Row_Bus_Util =  0.043315 
CoL_Bus_Util = 0.202711 
Either_Row_CoL_Bus_Util = 0.226472 
Issued_on_Two_Bus_Simul_Util = 0.019554 
issued_two_Eff = 0.086342 
queue_avg = 3.988574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.98857
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41833 n_nop=32343 n_act=924 n_pre=908 n_ref_event=0 n_req=6697 n_rd=6104 n_rd_L2_A=0 n_write=0 n_wr_bk=2372 bw_util=0.2026
n_activity=19042 dram_eff=0.4451
bk0: 400a 38769i bk1: 392a 38544i bk2: 384a 39378i bk3: 384a 39060i bk4: 384a 38843i bk5: 384a 38650i bk6: 384a 39056i bk7: 384a 38826i bk8: 376a 38154i bk9: 376a 38386i bk10: 384a 38459i bk11: 384a 38951i bk12: 384a 38406i bk13: 384a 38077i bk14: 360a 38502i bk15: 360a 39233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862028
Row_Buffer_Locality_read = 0.904817
Row_Buffer_Locality_write = 0.421585
Bank_Level_Parallism = 3.287229
Bank_Level_Parallism_Col = 2.673854
Bank_Level_Parallism_Ready = 1.509202
write_to_read_ratio_blp_rw_average = 0.421408
GrpLevelPara = 2.039328 

BW Util details:
bwutil = 0.202615 
total_CMD = 41833 
util_bw = 8476 
Wasted_Col = 7200 
Wasted_Row = 1582 
Idle = 24575 

BW Util Bottlenecks: 
RCDc_limit = 3485 
RCDWRc_limit = 1847 
WTRc_limit = 1679 
RTWc_limit = 6336 
CCDLc_limit = 4464 
rwq = 0 
CCDLc_limit_alone = 3753 
WTRc_limit_alone = 1511 
RTWc_limit_alone = 5793 

Commands details: 
total_CMD = 41833 
n_nop = 32343 
Read = 6104 
Write = 0 
L2_Alloc = 0 
L2_WB = 2372 
n_act = 924 
n_pre = 908 
n_ref = 0 
n_req = 6697 
total_req = 8476 

Dual Bus Interface Util: 
issued_total_row = 1832 
issued_total_col = 8476 
Row_Bus_Util =  0.043793 
CoL_Bus_Util = 0.202615 
Either_Row_CoL_Bus_Util = 0.226854 
Issued_on_Two_Bus_Simul_Util = 0.019554 
issued_two_Eff = 0.086196 
queue_avg = 3.899816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6264, Miss = 5982, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6237, Miss = 5983, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6270, Miss = 5983, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6241, Miss = 5984, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6269, Miss = 5984, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6238, Miss = 5984, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6284, Miss = 5984, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6255, Miss = 5985, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6286, Miss = 5985, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6259, Miss = 5984, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6293, Miss = 5984, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6251, Miss = 5984, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6290, Miss = 5984, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6257, Miss = 5985, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6280, Miss = 5985, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6260, Miss = 5984, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6281, Miss = 5984, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6254, Miss = 5984, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6291, Miss = 5984, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6253, Miss = 5984, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6268, Miss = 5984, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6256, Miss = 5984, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6267, Miss = 5984, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6260, Miss = 5984, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6273, Miss = 5984, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6258, Miss = 5985, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6288, Miss = 5985, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6271, Miss = 5984, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6279, Miss = 5984, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6271, Miss = 5984, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6292, Miss = 5984, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6239, Miss = 5984, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6285, Miss = 5984, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 6249, Miss = 5985, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6281, Miss = 5985, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6255, Miss = 5984, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6285, Miss = 5984, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6251, Miss = 5984, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6268, Miss = 5984, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 6255, Miss = 5974, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 6267, Miss = 5982, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 6251, Miss = 5973, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6288, Miss = 5981, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 6257, Miss = 5972, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6289, Miss = 5980, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6267, Miss = 5971, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6269, Miss = 5979, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6246, Miss = 5970, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 6279, Miss = 5978, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6252, Miss = 5968, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6257, Miss = 5976, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6361, Miss = 5960, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6256, Miss = 5976, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6237, Miss = 5968, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6253, Miss = 5977, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6260, Miss = 5968, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6245, Miss = 5978, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6250, Miss = 5969, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 6259, Miss = 5980, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 6245, Miss = 5970, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6261, Miss = 5980, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 6241, Miss = 5972, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6238, Miss = 5982, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 6246, Miss = 5972, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 400938
L2_total_cache_misses = 382736
L2_total_cache_miss_rate = 0.9546
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 146646
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 146646
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 213602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=400938
icnt_total_pkts_simt_to_mem=400938
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 400938
Req_Network_cycles = 55713
Req_Network_injected_packets_per_cycle =       7.1965 
Req_Network_conflicts_per_cycle =       2.1238
Req_Network_conflicts_per_cycle_util =       3.4758
Req_Bank_Level_Parallism =      11.7777
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3470
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1124

Reply_Network_injected_packets_num = 400938
Reply_Network_cycles = 55713
Reply_Network_injected_packets_per_cycle =        7.1965
Reply_Network_conflicts_per_cycle =        1.5808
Reply_Network_conflicts_per_cycle_util =       2.5903
Reply_Bank_Level_Parallism =      11.7919
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0648
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0900
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 31 sec (211 sec)
gpgpu_simulation_rate = 130606 (inst/sec)
gpgpu_simulation_rate = 264 (cycle/sec)
gpgpu_silicon_slowdown = 4287878x
