

================================================================
== Vitis HLS Report for 'fftStageKernelS2S_64_2_1_1_0_5_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_25_10_5_3_0_s'
================================================================
* Date:           Mon Nov 28 16:40:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.478 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_FFTs_LOOP    |        ?|        ?|         ?|          -|          -|     2|        no|
        | + L_BFLYs_LOOP  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     4|       -|       -|    -|
|Expression       |        -|     -|       0|     574|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        0|     -|      28|       4|    -|
|Multiplexer      |        -|     -|       -|     103|    -|
|Register         |        -|     -|     420|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     448|     777|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_24s_15s_38_4_1_U70  |mul_mul_24s_15s_38_4_1  |    i0 * i1|
    |mul_mul_24s_15s_38_4_1_U71  |mul_mul_24s_15s_38_4_1  |    i0 * i1|
    |mul_mul_24s_15s_38_4_1_U72  |mul_mul_24s_15s_38_4_1  |    i0 * i1|
    |mul_mul_24s_15s_38_4_1_U73  |mul_mul_24s_15s_38_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    +--------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                Memory                |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |twiddleObj_twiddleTable_M_imag_V_1_U  |fftStageKernelS2S_64_2_1_1_0_6_complex_ap_fixed_24_9_5_3_0_complex_ap_fixed_1bkb  |        0|  28|   4|    0|    16|   14|     1|          224|
    +--------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                 |                                                                                  |        0|  28|   4|    0|    16|   14|     1|          224|
    +--------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |bflyOutData_M_imag_V_0_fu_400_p2            |         +|   0|  0|  31|          24|          24|
    |complexExpMulOut_M_real_V_0_fu_396_p2       |         +|   0|  0|  31|          24|          24|
    |imag_out_V_fu_587_p2                        |         +|   0|  0|  32|          25|          25|
    |index_cos_V_fu_258_p2                       |         +|   0|  0|  13|           6|           6|
    |k_4_fu_205_p2                               |         +|   0|  0|  39|          32|           2|
    |k_fu_374_p2                                 |         +|   0|  0|  39|          32|           1|
    |r_V_10_fu_455_p2                            |         +|   0|  0|  31|          24|          24|
    |r_V_9_fu_450_p2                             |         +|   0|  0|  31|          24|          24|
    |lut_index_imag_V_3_fu_304_p2                |         -|   0|  0|  12|           1|           4|
    |lut_index_real_V_3_fu_355_p2                |         -|   0|  0|  12|           1|           4|
    |p_Val2_10_fu_509_p2                         |         -|   0|  0|  21|           1|          14|
    |p_Val2_8_fu_476_p2                          |         -|   0|  0|  21|           1|          14|
    |r_V_8_fu_434_p2                             |         -|   0|  0|  44|           1|          37|
    |r_V_fu_411_p2                               |         -|   0|  0|  44|           1|          37|
    |real_out_V_fu_563_p2                        |         -|   0|  0|  32|          25|          25|
    |ap_block_state3_pp0_stage0_iter0            |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter4            |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_120_p3                     |       and|   0|  0|   2|           1|           0|
    |icmp_ln1049_4_fu_286_p2                     |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln1049_5_fu_339_p2                     |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln1049_6_fu_345_p2                     |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln1049_fu_280_p2                       |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln151_fu_390_p2                        |      icmp|   0|  0|  18|          28|           1|
    |ap_block_pp0_stage0_01001                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                             |        or|   0|  0|   2|           1|           1|
    |output_saturation_control_imag_fu_460_p2    |        or|   0|  0|   2|           1|           1|
    |output_saturation_control_real_V_fu_493_p2  |        or|   0|  0|   2|           1|           1|
    |lut_index_imag_V_4_fu_310_p3                |    select|   0|  0|   4|           1|           4|
    |lut_index_real_V_4_fu_361_p3                |    select|   0|  0|   4|           1|           4|
    |p_Val2_s_fu_519_p3                          |    select|   0|  0|  15|           1|          15|
    |temp_out_cos_V_fu_497_p3                    |    select|   0|  0|  15|           1|          15|
    |temp_out_sin_V_4_fu_486_p3                  |    select|   0|  0|  15|           1|          15|
    |temp_out_sin_V_fu_464_p3                    |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                               |       xor|   0|  0|   2|           1|           2|
    |f_fu_199_p2                                 |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                       |          |   0|  0| 574|         286|         359|
    +--------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  26|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_k9_phi_fu_182_p4   |   9|          2|   32|         64|
    |ap_phi_mux_k_1_phi_fu_192_p4  |  14|          3|   32|         96|
    |f10_reg_166                   |   9|          2|    1|          2|
    |fftOutData_local2_blk_n       |   9|          2|    1|          2|
    |fftOutData_local_blk_n        |   9|          2|    1|          2|
    |k9_reg_178                    |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 103|         22|  102|        239|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |X_of_ns_M_imag_V_0_reg_664            |  24|   0|   24|          0|
    |X_of_ns_M_imag_V_1_reg_676            |  24|   0|   24|          0|
    |X_of_ns_M_real_V_0_reg_658            |  24|   0|   24|          0|
    |X_of_ns_M_real_V_1_reg_670            |  24|   0|   24|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |bflyOutData_M_imag_V_0_reg_736        |  24|   0|   24|          0|
    |complexExpMulOut_M_real_V_0_reg_731   |  24|   0|   24|          0|
    |f10_reg_166                           |   1|   0|    1|          0|
    |f_reg_649                             |   1|   0|    1|          0|
    |icmp_ln1049_4_reg_692                 |   1|   0|    1|          0|
    |icmp_ln1049_5_reg_707                 |   1|   0|    1|          0|
    |icmp_ln1049_6_reg_712                 |   1|   0|    1|          0|
    |icmp_ln1049_reg_687                   |   1|   0|    1|          0|
    |icmp_ln151_reg_727                    |   1|   0|    1|          0|
    |k9_reg_178                            |  32|   0|   32|          0|
    |k_reg_722                             |  32|   0|   32|          0|
    |output_negate_control_imag_reg_682    |   1|   0|    1|          0|
    |output_negate_control_real_V_reg_702  |   1|   0|    1|          0|
    |tmp_reg_654                           |   1|   0|    1|          0|
    |bflyOutData_M_imag_V_0_reg_736        |  64|  32|   24|          0|
    |complexExpMulOut_M_real_V_0_reg_731   |  64|  32|   24|          0|
    |tmp_reg_654                           |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 420|  96|  277|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                                                                                                        Source Object                                                                                                        |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 5, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> > >|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 5, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> > >|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 5, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> > >|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 5, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> > >|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 5, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> > >|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 5, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> > >|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  fftStageKernelS2S<64, 2, 1, 1, 0, 5, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> > >|  return value|
|fftOutData_local2_dout     |   in|  128|     ap_fifo|                                                                                                                                                                                                            fftOutData_local2|       pointer|
|fftOutData_local2_empty_n  |   in|    1|     ap_fifo|                                                                                                                                                                                                            fftOutData_local2|       pointer|
|fftOutData_local2_read     |  out|    1|     ap_fifo|                                                                                                                                                                                                            fftOutData_local2|       pointer|
|fftOutData_local_din       |  out|  128|     ap_fifo|                                                                                                                                                                                                             fftOutData_local|       pointer|
|fftOutData_local_full_n    |   in|    1|     ap_fifo|                                                                                                                                                                                                             fftOutData_local|       pointer|
|fftOutData_local_write     |  out|    1|     ap_fifo|                                                                                                                                                                                                             fftOutData_local|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 3 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local2, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%br_ln149 = br void %.split" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 13 'br' 'br_ln149' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.42>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%f10 = phi i1 0, void, i1 %f, void"   --->   Operation 14 'phi' 'f10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 16 'specloopname' 'specloopname_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.28ns)   --->   "%f = xor i1 %f10, i1 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 17 'xor' 'f' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.42ns)   --->   "%br_ln151 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 18 'br' 'br_ln151' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.47>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%k9 = phi i32 0, void %.split, i32 %k, void"   --->   Operation 19 'phi' 'k9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 20 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %fftOutData_local2, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 22 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %tmp, void, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:153]   --->   Operation 23 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.01ns)   --->   "%k_4 = add i32 %k9, i32 4294967295" [../fixed/vitis_fft/hls_ssr_fft.hpp:154]   --->   Operation 24 'add' 'k_4' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:155]   --->   Operation 25 'br' 'br_ln155' <Predicate = (!tmp)> <Delay = 0.42>
ST_3 : Operation 26 [1/1] (1.93ns)   --->   "%fftOutData_local2_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fftOutData_local2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'fftOutData_local2_read' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_0 = trunc i128 %fftOutData_local2_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'trunc' 'X_of_ns_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_0 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %fftOutData_local2_read, i32 32, i32 55" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'X_of_ns_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_1 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %fftOutData_local2_read, i32 64, i32 87" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'X_of_ns_M_real_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_1 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %fftOutData_local2_read, i32 96, i32 119" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'X_of_ns_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i32 %k9" [../fixed/vitis_fft/hls_ssr_fft.hpp:177]   --->   Operation 31 'trunc' 'trunc_ln177' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%index_V = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln177, i1 0"   --->   Operation 32 'bitconcatenate' 'index_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.78ns)   --->   "%index_cos_V = add i6 %index_V, i6 48"   --->   Operation 33 'add' 'index_cos_V' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%index_invert_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k9, i32 3"   --->   Operation 34 'bitselect' 'index_invert_control_imag' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k9, i32 4"   --->   Operation 35 'bitselect' 'output_negate_control_imag' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.75ns)   --->   "%icmp_ln1049 = icmp_eq  i5 %trunc_ln177, i5 8"   --->   Operation 36 'icmp' 'icmp_ln1049' <Predicate = (tmp)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.75ns)   --->   "%icmp_ln1049_4 = icmp_eq  i5 %trunc_ln177, i5 24"   --->   Operation 37 'icmp' 'icmp_ln1049_4' <Predicate = (tmp)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %k9"   --->   Operation 38 'trunc' 'trunc_ln674' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lut_index_imag_V = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln674, i1 0"   --->   Operation 39 'bitconcatenate' 'lut_index_imag_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.79ns)   --->   "%lut_index_imag_V_3 = sub i4 0, i4 %lut_index_imag_V"   --->   Operation 40 'sub' 'lut_index_imag_V_3' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.39ns)   --->   "%lut_index_imag_V_4 = select i1 %index_invert_control_imag, i4 %lut_index_imag_V_3, i4 %lut_index_imag_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:163]   --->   Operation 41 'select' 'lut_index_imag_V_4' <Predicate = (tmp)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %lut_index_imag_V_4"   --->   Operation 42 'zext' 'zext_ln573' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%twiddleObj_twiddleTable_M_imag_V_1_addr = getelementptr i14 %twiddleObj_twiddleTable_M_imag_V_1, i64 0, i64 %zext_ln573"   --->   Operation 43 'getelementptr' 'twiddleObj_twiddleTable_M_imag_V_1_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.67ns)   --->   "%lut_out_imag_V = load i4 %twiddleObj_twiddleTable_M_imag_V_1_addr"   --->   Operation 44 'load' 'lut_out_imag_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%index_invert_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 4"   --->   Operation 45 'bitselect' 'index_invert_control_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 5"   --->   Operation 46 'bitselect' 'output_negate_control_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.78ns)   --->   "%icmp_ln1049_5 = icmp_eq  i6 %index_cos_V, i6 16"   --->   Operation 47 'icmp' 'icmp_ln1049_5' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.75ns)   --->   "%icmp_ln1049_6 = icmp_eq  i5 %trunc_ln177, i5 0"   --->   Operation 48 'icmp' 'icmp_ln1049_6' <Predicate = (tmp)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%lut_index_real_V = trunc i6 %index_cos_V"   --->   Operation 49 'trunc' 'lut_index_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.79ns)   --->   "%lut_index_real_V_3 = sub i4 0, i4 %lut_index_real_V"   --->   Operation 50 'sub' 'lut_index_real_V_3' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.39ns)   --->   "%lut_index_real_V_4 = select i1 %index_invert_control_real_V, i4 %lut_index_real_V_3, i4 %lut_index_real_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:181]   --->   Operation 51 'select' 'lut_index_real_V_4' <Predicate = (tmp)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln573_2 = zext i4 %lut_index_real_V_4"   --->   Operation 52 'zext' 'zext_ln573_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%twiddleObj_twiddleTable_M_imag_V_1_addr_1 = getelementptr i14 %twiddleObj_twiddleTable_M_imag_V_1, i64 0, i64 %zext_ln573_2"   --->   Operation 53 'getelementptr' 'twiddleObj_twiddleTable_M_imag_V_1_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.67ns)   --->   "%lut_out_real_V = load i4 %twiddleObj_twiddleTable_M_imag_V_1_addr_1"   --->   Operation 54 'load' 'lut_out_real_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 55 [1/1] (0.42ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.42>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node k)   --->   "%k_1 = phi i32 %k9, void, i32 %k_4, void"   --->   Operation 56 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.01ns) (out node of the LUT)   --->   "%k = add i32 %k_1, i32 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 57 'add' 'k' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %k, i32 4, i32 31" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 58 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.01ns)   --->   "%icmp_ln151 = icmp_slt  i28 %tmp_33, i28 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 59 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 60 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 61 [1/1] (0.93ns)   --->   "%complexExpMulOut_M_real_V_0 = add i24 %X_of_ns_M_real_V_1, i24 %X_of_ns_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 61 'add' 'complexExpMulOut_M_real_V_0' <Predicate = (tmp)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.93ns)   --->   "%bflyOutData_M_imag_V_0 = add i24 %X_of_ns_M_imag_V_1, i24 %X_of_ns_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 62 'add' 'bflyOutData_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i24.i13, i24 %X_of_ns_M_real_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.02ns)   --->   "%r_V = sub i37 0, i37 %shl_ln" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 64 'sub' 'r_V' <Predicate = (tmp)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%real1_V_8 = partselect i24 @_ssdm_op_PartSelect.i24.i37.i32.i32, i37 %r_V, i32 13, i32 36" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 65 'partselect' 'real1_V_8' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i24.i13, i24 %X_of_ns_M_imag_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 66 'bitconcatenate' 'shl_ln1171_2' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.02ns)   --->   "%r_V_8 = sub i37 0, i37 %shl_ln1171_2" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 67 'sub' 'r_V_8' <Predicate = (tmp)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%imag2_V_10 = partselect i24 @_ssdm_op_PartSelect.i24.i37.i32.i32, i37 %r_V_8, i32 13, i32 36" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 68 'partselect' 'imag2_V_10' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.93ns)   --->   "%r_V_9 = add i24 %real1_V_8, i24 %X_of_ns_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 69 'add' 'r_V_9' <Predicate = (tmp)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.93ns)   --->   "%r_V_10 = add i24 %imag2_V_10, i24 %X_of_ns_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 70 'add' 'r_V_10' <Predicate = (tmp)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V)   --->   "%output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_4" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:161]   --->   Operation 71 'or' 'output_saturation_control_imag' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (0.67ns)   --->   "%lut_out_imag_V = load i4 %twiddleObj_twiddleTable_M_imag_V_1_addr"   --->   Operation 72 'load' 'lut_out_imag_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_4 : Operation 73 [1/1] (0.28ns) (out node of the LUT)   --->   "%temp_out_sin_V = select i1 %output_saturation_control_imag, i14 8192, i14 %lut_out_imag_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:167]   --->   Operation 73 'select' 'temp_out_sin_V' <Predicate = (tmp)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i14 %temp_out_sin_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:166]   --->   Operation 74 'sext' 'sext_ln166' <Predicate = (tmp & output_negate_control_imag)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.83ns)   --->   "%p_Val2_8 = sub i14 0, i14 %temp_out_sin_V"   --->   Operation 75 'sub' 'p_Val2_8' <Predicate = (tmp & !output_negate_control_imag)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln755 = zext i14 %p_Val2_8"   --->   Operation 76 'zext' 'zext_ln755' <Predicate = (tmp & !output_negate_control_imag)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.23ns)   --->   "%temp_out_sin_V_4 = select i1 %output_negate_control_imag, i15 %sext_ln166, i15 %zext_ln755" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:172]   --->   Operation 77 'select' 'temp_out_sin_V_4' <Predicate = (tmp)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V)   --->   "%output_saturation_control_real_V = or i1 %icmp_ln1049_5, i1 %icmp_ln1049_6" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:179]   --->   Operation 78 'or' 'output_saturation_control_real_V' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/2] (0.67ns)   --->   "%lut_out_real_V = load i4 %twiddleObj_twiddleTable_M_imag_V_1_addr_1"   --->   Operation 79 'load' 'lut_out_real_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_4 : Operation 80 [1/1] (0.28ns) (out node of the LUT)   --->   "%temp_out_cos_V = select i1 %output_saturation_control_real_V, i14 8192, i14 %lut_out_real_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:184]   --->   Operation 80 'select' 'temp_out_cos_V' <Predicate = (tmp)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i14 %temp_out_cos_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:183]   --->   Operation 81 'sext' 'sext_ln183' <Predicate = (tmp & !output_negate_control_real_V)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.83ns)   --->   "%p_Val2_10 = sub i14 0, i14 %temp_out_cos_V"   --->   Operation 82 'sub' 'p_Val2_10' <Predicate = (tmp & output_negate_control_real_V)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln755_2 = zext i14 %p_Val2_10"   --->   Operation 83 'zext' 'zext_ln755_2' <Predicate = (tmp & output_negate_control_real_V)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.23ns)   --->   "%p_Val2_s = select i1 %output_negate_control_real_V, i15 %zext_ln755_2, i15 %sext_ln183" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:188]   --->   Operation 84 'select' 'p_Val2_s' <Predicate = (tmp)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i24 %r_V_9"   --->   Operation 85 'sext' 'sext_ln1171' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i15 %p_Val2_s"   --->   Operation 86 'sext' 'sext_ln1171_4' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 87 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i38 %sext_ln1171, i38 %sext_ln1171_4"   --->   Operation 87 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i24 %r_V_10"   --->   Operation 88 'sext' 'sext_ln1171_5' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i15 %temp_out_sin_V_4"   --->   Operation 89 'sext' 'sext_ln1171_6' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 90 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_4 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_6"   --->   Operation 90 'mul' 'mul_ln1168_4' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_5 = mul i38 %sext_ln1171, i38 %sext_ln1171_6"   --->   Operation 91 'mul' 'mul_ln1168_5' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_6 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_4"   --->   Operation 92 'mul' 'mul_ln1168_6' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 93 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i38 %sext_ln1171, i38 %sext_ln1171_4"   --->   Operation 93 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_4 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_6"   --->   Operation 94 'mul' 'mul_ln1168_4' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_5 = mul i38 %sext_ln1171, i38 %sext_ln1171_6"   --->   Operation 95 'mul' 'mul_ln1168_5' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_6 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_4"   --->   Operation 96 'mul' 'mul_ln1168_6' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 97 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i38 %sext_ln1171, i38 %sext_ln1171_4"   --->   Operation 97 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 98 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_4 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_6"   --->   Operation 98 'mul' 'mul_ln1168_4' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_5 = mul i38 %sext_ln1171, i38 %sext_ln1171_6"   --->   Operation 99 'mul' 'mul_ln1168_5' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 100 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_6 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_4"   --->   Operation 100 'mul' 'mul_ln1168_6' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.87>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i24 %complexExpMulOut_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 101 'sext' 'sext_ln712' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 102 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i38 %sext_ln1171, i38 %sext_ln1171_4"   --->   Operation 102 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%real1_V = partselect i25 @_ssdm_op_PartSelect.i25.i38.i32.i32, i38 %mul_ln1168, i32 13, i32 37"   --->   Operation 103 'partselect' 'real1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 104 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_4 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_6"   --->   Operation 104 'mul' 'mul_ln1168_4' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%real2_V = partselect i25 @_ssdm_op_PartSelect.i25.i38.i32.i32, i38 %mul_ln1168_4, i32 13, i32 37"   --->   Operation 105 'partselect' 'real2_V' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.94ns)   --->   "%real_out_V = sub i25 %real1_V, i25 %real2_V"   --->   Operation 106 'sub' 'real_out_V' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_5 = mul i38 %sext_ln1171, i38 %sext_ln1171_6"   --->   Operation 107 'mul' 'mul_ln1168_5' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%imag1_V = partselect i25 @_ssdm_op_PartSelect.i25.i38.i32.i32, i38 %mul_ln1168_5, i32 13, i32 37"   --->   Operation 108 'partselect' 'imag1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 109 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_6 = mul i38 %sext_ln1171_5, i38 %sext_ln1171_4"   --->   Operation 109 'mul' 'mul_ln1168_6' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%imag2_V = partselect i25 @_ssdm_op_PartSelect.i25.i38.i32.i32, i38 %mul_ln1168_6, i32 13, i32 37"   --->   Operation 110 'partselect' 'imag2_V' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.94ns)   --->   "%imag_out_V = add i25 %imag2_V, i25 %imag1_V"   --->   Operation 111 'add' 'imag_out_V' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i24 %bflyOutData_M_imag_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'sext' 'sext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i25 %sext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'zext' 'zext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i121 @_ssdm_op_BitConcatenate.i121.i25.i7.i25.i32.i7.i25, i25 %imag_out_V, i7 0, i25 %real_out_V, i32 %zext_ln174, i7 0, i25 %sext_ln712" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'bitconcatenate' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i121 %tmp_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'zext' 'zext_ln174_2' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fftOutData_local, i128 %zext_ln174_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %f10, void %.split, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 117 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln189 = ret" [../fixed/vitis_fft/hls_ssr_fft.hpp:189]   --->   Operation 118 'ret' 'ret_ln189' <Predicate = (f10)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftOutData_local2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutData_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                           (specmemcore      ) [ 000000000]
specmemcore_ln0                           (specmemcore      ) [ 000000000]
specinterface_ln0                         (specinterface    ) [ 000000000]
specinterface_ln0                         (specinterface    ) [ 000000000]
br_ln149                                  (br               ) [ 011111111]
f10                                       (phi              ) [ 001111111]
empty                                     (speclooptripcount) [ 000000000]
specloopname_ln149                        (specloopname     ) [ 000000000]
f                                         (xor              ) [ 011111111]
br_ln151                                  (br               ) [ 001111111]
k9                                        (phi              ) [ 000111110]
specpipeline_ln136                        (specpipeline     ) [ 000000000]
specloopname_ln136                        (specloopname     ) [ 000000000]
tmp                                       (nbreadreq        ) [ 001111111]
br_ln153                                  (br               ) [ 000000000]
k_4                                       (add              ) [ 000000000]
br_ln155                                  (br               ) [ 000000000]
fftOutData_local2_read                    (read             ) [ 000000000]
X_of_ns_M_real_V_0                        (trunc            ) [ 000110000]
X_of_ns_M_imag_V_0                        (partselect       ) [ 000110000]
X_of_ns_M_real_V_1                        (partselect       ) [ 000110000]
X_of_ns_M_imag_V_1                        (partselect       ) [ 000110000]
trunc_ln177                               (trunc            ) [ 000000000]
index_V                                   (bitconcatenate   ) [ 000000000]
index_cos_V                               (add              ) [ 000000000]
index_invert_control_imag                 (bitselect        ) [ 000000000]
output_negate_control_imag                (bitselect        ) [ 000110000]
icmp_ln1049                               (icmp             ) [ 000110000]
icmp_ln1049_4                             (icmp             ) [ 000110000]
trunc_ln674                               (trunc            ) [ 000000000]
lut_index_imag_V                          (bitconcatenate   ) [ 000000000]
lut_index_imag_V_3                        (sub              ) [ 000000000]
lut_index_imag_V_4                        (select           ) [ 000000000]
zext_ln573                                (zext             ) [ 000000000]
twiddleObj_twiddleTable_M_imag_V_1_addr   (getelementptr    ) [ 000110000]
index_invert_control_real_V               (bitselect        ) [ 000000000]
output_negate_control_real_V              (bitselect        ) [ 000110000]
icmp_ln1049_5                             (icmp             ) [ 000110000]
icmp_ln1049_6                             (icmp             ) [ 000110000]
lut_index_real_V                          (trunc            ) [ 000000000]
lut_index_real_V_3                        (sub              ) [ 000000000]
lut_index_real_V_4                        (select           ) [ 000000000]
zext_ln573_2                              (zext             ) [ 000000000]
twiddleObj_twiddleTable_M_imag_V_1_addr_1 (getelementptr    ) [ 000110000]
br_ln0                                    (br               ) [ 000000000]
k_1                                       (phi              ) [ 000000000]
k                                         (add              ) [ 001111111]
tmp_33                                    (partselect       ) [ 000000000]
icmp_ln151                                (icmp             ) [ 001111111]
br_ln151                                  (br               ) [ 001111111]
complexExpMulOut_M_real_V_0               (add              ) [ 000101110]
bflyOutData_M_imag_V_0                    (add              ) [ 000101110]
shl_ln                                    (bitconcatenate   ) [ 000000000]
r_V                                       (sub              ) [ 000000000]
real1_V_8                                 (partselect       ) [ 000000000]
shl_ln1171_2                              (bitconcatenate   ) [ 000000000]
r_V_8                                     (sub              ) [ 000000000]
imag2_V_10                                (partselect       ) [ 000000000]
r_V_9                                     (add              ) [ 000000000]
r_V_10                                    (add              ) [ 000000000]
output_saturation_control_imag            (or               ) [ 000000000]
lut_out_imag_V                            (load             ) [ 000000000]
temp_out_sin_V                            (select           ) [ 000000000]
sext_ln166                                (sext             ) [ 000000000]
p_Val2_8                                  (sub              ) [ 000000000]
zext_ln755                                (zext             ) [ 000000000]
temp_out_sin_V_4                          (select           ) [ 000000000]
output_saturation_control_real_V          (or               ) [ 000000000]
lut_out_real_V                            (load             ) [ 000000000]
temp_out_cos_V                            (select           ) [ 000000000]
sext_ln183                                (sext             ) [ 000000000]
p_Val2_10                                 (sub              ) [ 000000000]
zext_ln755_2                              (zext             ) [ 000000000]
p_Val2_s                                  (select           ) [ 000000000]
sext_ln1171                               (sext             ) [ 000101110]
sext_ln1171_4                             (sext             ) [ 000101110]
sext_ln1171_5                             (sext             ) [ 000101110]
sext_ln1171_6                             (sext             ) [ 000101110]
sext_ln712                                (sext             ) [ 000000000]
mul_ln1168                                (mul              ) [ 000000000]
real1_V                                   (partselect       ) [ 000000000]
mul_ln1168_4                              (mul              ) [ 000000000]
real2_V                                   (partselect       ) [ 000000000]
real_out_V                                (sub              ) [ 000000000]
mul_ln1168_5                              (mul              ) [ 000000000]
imag1_V                                   (partselect       ) [ 000000000]
mul_ln1168_6                              (mul              ) [ 000000000]
imag2_V                                   (partselect       ) [ 000000000]
imag_out_V                                (add              ) [ 000000000]
sext_ln174                                (sext             ) [ 000000000]
zext_ln174                                (zext             ) [ 000000000]
tmp_3                                     (bitconcatenate   ) [ 000000000]
zext_ln174_2                              (zext             ) [ 000000000]
write_ln174                               (write            ) [ 000000000]
br_ln149                                  (br               ) [ 011111111]
ret_ln189                                 (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftOutData_local2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fftOutData_local">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="twiddleObj_twiddleTable_M_imag_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i24.i13"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i121.i25.i7.i25.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_nbreadreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="128" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="fftOutData_local2_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="128" slack="0"/>
<pin id="130" dir="0" index="1" bw="128" slack="0"/>
<pin id="131" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fftOutData_local2_read/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln174_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="128" slack="0"/>
<pin id="137" dir="0" index="2" bw="121" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="141" class="1004" name="twiddleObj_twiddleTable_M_imag_V_1_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="14" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddleObj_twiddleTable_M_imag_V_1_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="0"/>
<pin id="153" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="154" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="14" slack="0"/>
<pin id="156" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut_out_imag_V/3 lut_out_real_V/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="twiddleObj_twiddleTable_M_imag_V_1_addr_1_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddleObj_twiddleTable_M_imag_V_1_addr_1/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="f10_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="f10 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="f10_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f10/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="k9_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k9 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="k9_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k9/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="k_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="k_1_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="f_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="k_4_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="X_of_ns_M_real_V_0_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="128" slack="0"/>
<pin id="214" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="X_of_ns_M_real_V_0/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="X_of_ns_M_imag_V_0_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="0"/>
<pin id="218" dir="0" index="1" bw="128" slack="0"/>
<pin id="219" dir="0" index="2" bw="7" slack="0"/>
<pin id="220" dir="0" index="3" bw="7" slack="0"/>
<pin id="221" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="X_of_ns_M_imag_V_0/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="X_of_ns_M_real_V_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="0" index="1" bw="128" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="0" index="3" bw="8" slack="0"/>
<pin id="231" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="X_of_ns_M_real_V_1/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="X_of_ns_M_imag_V_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="0" index="1" bw="128" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="0" index="3" bw="8" slack="0"/>
<pin id="241" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="X_of_ns_M_imag_V_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln177_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln177/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="index_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="index_V/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="index_cos_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_cos_V/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="index_invert_control_imag_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_imag/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="output_negate_control_imag_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_imag/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln1049_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln1049_4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="5" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_4/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln674_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="lut_index_imag_V_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lut_index_imag_V/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="lut_index_imag_V_3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_imag_V_3/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="lut_index_imag_V_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="0" index="2" bw="4" slack="0"/>
<pin id="314" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_imag_V_4/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln573_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="index_invert_control_real_V_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="6" slack="0"/>
<pin id="326" dir="0" index="2" bw="4" slack="0"/>
<pin id="327" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_real_V/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="output_negate_control_real_V_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="0"/>
<pin id="334" dir="0" index="2" bw="4" slack="0"/>
<pin id="335" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_real_V/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln1049_5_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_5/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln1049_6_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_6/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="lut_index_real_V_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_real_V/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="lut_index_real_V_3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_real_V_3/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="lut_index_real_V_4_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_real_V_4/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln573_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_2/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="k_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_33_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="28" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="0" index="3" bw="6" slack="0"/>
<pin id="385" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln151_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="28" slack="0"/>
<pin id="392" dir="0" index="1" bw="28" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="complexExpMulOut_M_real_V_0_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="24" slack="1"/>
<pin id="398" dir="0" index="1" bw="24" slack="1"/>
<pin id="399" dir="1" index="2" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="complexExpMulOut_M_real_V_0/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="bflyOutData_M_imag_V_0_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="24" slack="1"/>
<pin id="402" dir="0" index="1" bw="24" slack="1"/>
<pin id="403" dir="1" index="2" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bflyOutData_M_imag_V_0/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="shl_ln_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="37" slack="0"/>
<pin id="406" dir="0" index="1" bw="24" slack="1"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="r_V_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="37" slack="0"/>
<pin id="414" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="real1_V_8_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="24" slack="0"/>
<pin id="419" dir="0" index="1" bw="37" slack="0"/>
<pin id="420" dir="0" index="2" bw="5" slack="0"/>
<pin id="421" dir="0" index="3" bw="7" slack="0"/>
<pin id="422" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real1_V_8/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="shl_ln1171_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="37" slack="0"/>
<pin id="429" dir="0" index="1" bw="24" slack="1"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_2/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="r_V_8_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="37" slack="0"/>
<pin id="437" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_8/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="imag2_V_10_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="24" slack="0"/>
<pin id="442" dir="0" index="1" bw="37" slack="0"/>
<pin id="443" dir="0" index="2" bw="5" slack="0"/>
<pin id="444" dir="0" index="3" bw="7" slack="0"/>
<pin id="445" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imag2_V_10/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="r_V_9_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="24" slack="0"/>
<pin id="452" dir="0" index="1" bw="24" slack="1"/>
<pin id="453" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_9/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="r_V_10_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="24" slack="0"/>
<pin id="457" dir="0" index="1" bw="24" slack="1"/>
<pin id="458" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_10/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="output_saturation_control_imag_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="1" slack="1"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_imag/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="temp_out_sin_V_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="14" slack="0"/>
<pin id="467" dir="0" index="2" bw="14" slack="0"/>
<pin id="468" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_sin_V/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sext_ln166_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="14" slack="0"/>
<pin id="474" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln166/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_Val2_8_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="14" slack="0"/>
<pin id="479" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln755_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="14" slack="0"/>
<pin id="484" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln755/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="temp_out_sin_V_4_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="0" index="1" bw="15" slack="0"/>
<pin id="489" dir="0" index="2" bw="15" slack="0"/>
<pin id="490" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_sin_V_4/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="output_saturation_control_real_V_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="0" index="1" bw="1" slack="1"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_real_V/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="temp_out_cos_V_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="14" slack="0"/>
<pin id="500" dir="0" index="2" bw="14" slack="0"/>
<pin id="501" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_cos_V/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln183_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="0"/>
<pin id="507" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln183/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_Val2_10_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="14" slack="0"/>
<pin id="512" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_10/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln755_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="14" slack="0"/>
<pin id="517" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln755_2/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_Val2_s_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="0" index="1" bw="15" slack="0"/>
<pin id="522" dir="0" index="2" bw="15" slack="0"/>
<pin id="523" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln1171_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="24" slack="0"/>
<pin id="528" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sext_ln1171_4_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="15" slack="0"/>
<pin id="532" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_4/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln1171_5_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="24" slack="0"/>
<pin id="536" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_5/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln1171_6_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="15" slack="0"/>
<pin id="540" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_6/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln712_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="24" slack="3"/>
<pin id="544" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="real1_V_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="25" slack="0"/>
<pin id="547" dir="0" index="1" bw="38" slack="0"/>
<pin id="548" dir="0" index="2" bw="5" slack="0"/>
<pin id="549" dir="0" index="3" bw="7" slack="0"/>
<pin id="550" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real1_V/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="real2_V_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="25" slack="0"/>
<pin id="556" dir="0" index="1" bw="38" slack="0"/>
<pin id="557" dir="0" index="2" bw="5" slack="0"/>
<pin id="558" dir="0" index="3" bw="7" slack="0"/>
<pin id="559" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real2_V/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="real_out_V_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="25" slack="0"/>
<pin id="565" dir="0" index="1" bw="25" slack="0"/>
<pin id="566" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="real_out_V/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="imag1_V_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="25" slack="0"/>
<pin id="571" dir="0" index="1" bw="38" slack="0"/>
<pin id="572" dir="0" index="2" bw="5" slack="0"/>
<pin id="573" dir="0" index="3" bw="7" slack="0"/>
<pin id="574" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imag1_V/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="imag2_V_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="25" slack="0"/>
<pin id="580" dir="0" index="1" bw="38" slack="0"/>
<pin id="581" dir="0" index="2" bw="5" slack="0"/>
<pin id="582" dir="0" index="3" bw="7" slack="0"/>
<pin id="583" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imag2_V/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="imag_out_V_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="25" slack="0"/>
<pin id="589" dir="0" index="1" bw="25" slack="0"/>
<pin id="590" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="imag_out_V/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sext_ln174_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="24" slack="3"/>
<pin id="595" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln174_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="24" slack="0"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/7 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="121" slack="0"/>
<pin id="602" dir="0" index="1" bw="25" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="0" index="3" bw="25" slack="0"/>
<pin id="605" dir="0" index="4" bw="25" slack="0"/>
<pin id="606" dir="0" index="5" bw="1" slack="0"/>
<pin id="607" dir="0" index="6" bw="24" slack="0"/>
<pin id="608" dir="1" index="7" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln174_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="121" slack="0"/>
<pin id="618" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_2/7 "/>
</bind>
</comp>

<comp id="621" class="1007" name="grp_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="24" slack="0"/>
<pin id="623" dir="0" index="1" bw="15" slack="0"/>
<pin id="624" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168/4 "/>
</bind>
</comp>

<comp id="628" class="1007" name="grp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="24" slack="0"/>
<pin id="630" dir="0" index="1" bw="15" slack="0"/>
<pin id="631" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_4/4 "/>
</bind>
</comp>

<comp id="635" class="1007" name="grp_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="24" slack="0"/>
<pin id="637" dir="0" index="1" bw="15" slack="0"/>
<pin id="638" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_5/4 "/>
</bind>
</comp>

<comp id="642" class="1007" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="24" slack="0"/>
<pin id="644" dir="0" index="1" bw="15" slack="0"/>
<pin id="645" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168_6/4 "/>
</bind>
</comp>

<comp id="649" class="1005" name="f_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="658" class="1005" name="X_of_ns_M_real_V_0_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="24" slack="1"/>
<pin id="660" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="X_of_ns_M_real_V_0 "/>
</bind>
</comp>

<comp id="664" class="1005" name="X_of_ns_M_imag_V_0_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="24" slack="1"/>
<pin id="666" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="X_of_ns_M_imag_V_0 "/>
</bind>
</comp>

<comp id="670" class="1005" name="X_of_ns_M_real_V_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="24" slack="1"/>
<pin id="672" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="X_of_ns_M_real_V_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="X_of_ns_M_imag_V_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="24" slack="1"/>
<pin id="678" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="X_of_ns_M_imag_V_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="output_negate_control_imag_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="output_negate_control_imag "/>
</bind>
</comp>

<comp id="687" class="1005" name="icmp_ln1049_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="692" class="1005" name="icmp_ln1049_4_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_4 "/>
</bind>
</comp>

<comp id="697" class="1005" name="twiddleObj_twiddleTable_M_imag_V_1_addr_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="1"/>
<pin id="699" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="twiddleObj_twiddleTable_M_imag_V_1_addr "/>
</bind>
</comp>

<comp id="702" class="1005" name="output_negate_control_real_V_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="output_negate_control_real_V "/>
</bind>
</comp>

<comp id="707" class="1005" name="icmp_ln1049_5_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_5 "/>
</bind>
</comp>

<comp id="712" class="1005" name="icmp_ln1049_6_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="1"/>
<pin id="714" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_6 "/>
</bind>
</comp>

<comp id="717" class="1005" name="twiddleObj_twiddleTable_M_imag_V_1_addr_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="1"/>
<pin id="719" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="twiddleObj_twiddleTable_M_imag_V_1_addr_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="k_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="727" class="1005" name="icmp_ln151_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln151 "/>
</bind>
</comp>

<comp id="731" class="1005" name="complexExpMulOut_M_real_V_0_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="24" slack="3"/>
<pin id="733" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="complexExpMulOut_M_real_V_0 "/>
</bind>
</comp>

<comp id="736" class="1005" name="bflyOutData_M_imag_V_0_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="24" slack="3"/>
<pin id="738" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="bflyOutData_M_imag_V_0 "/>
</bind>
</comp>

<comp id="741" class="1005" name="sext_ln1171_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="38" slack="1"/>
<pin id="743" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="747" class="1005" name="sext_ln1171_4_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="38" slack="1"/>
<pin id="749" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_4 "/>
</bind>
</comp>

<comp id="753" class="1005" name="sext_ln1171_5_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="38" slack="1"/>
<pin id="755" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_5 "/>
</bind>
</comp>

<comp id="759" class="1005" name="sext_ln1171_6_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="38" slack="1"/>
<pin id="761" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="118" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="78" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="157"><net_src comp="141" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="78" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="198"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="170" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="182" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="205" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="215"><net_src comp="128" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="128" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="128" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="54" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="128" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="182" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="60" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="182" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="64" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="182" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="68" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="246" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="246" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="72" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="182" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="74" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="76" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="296" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="264" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="296" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="328"><net_src comp="80" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="258" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="68" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="80" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="258" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="82" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="258" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="84" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="246" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="86" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="258" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="76" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="323" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="351" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="378"><net_src comp="192" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="88" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="68" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="90" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="394"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="92" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="409"><net_src comp="94" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="96" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="98" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="404" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="100" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="102" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="104" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="432"><net_src comp="94" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="96" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="98" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="427" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="100" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="102" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="104" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="454"><net_src comp="417" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="440" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="106" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="148" pin="7"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="108" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="464" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="472" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="106" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="148" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="108" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="497" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="505" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="529"><net_src comp="450" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="519" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="455" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="486" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="551"><net_src comp="110" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="102" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="553"><net_src comp="112" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="560"><net_src comp="110" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="102" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="562"><net_src comp="112" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="567"><net_src comp="545" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="554" pin="4"/><net_sink comp="563" pin=1"/></net>

<net id="575"><net_src comp="110" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="102" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="577"><net_src comp="112" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="584"><net_src comp="110" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="102" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="586"><net_src comp="112" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="591"><net_src comp="578" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="569" pin="4"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="593" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="609"><net_src comp="114" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="587" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="116" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="563" pin="2"/><net_sink comp="600" pin=3"/></net>

<net id="613"><net_src comp="596" pin="1"/><net_sink comp="600" pin=4"/></net>

<net id="614"><net_src comp="116" pin="0"/><net_sink comp="600" pin=5"/></net>

<net id="615"><net_src comp="542" pin="1"/><net_sink comp="600" pin=6"/></net>

<net id="619"><net_src comp="600" pin="7"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="625"><net_src comp="526" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="530" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="627"><net_src comp="621" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="632"><net_src comp="534" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="538" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="634"><net_src comp="628" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="639"><net_src comp="526" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="538" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="641"><net_src comp="635" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="646"><net_src comp="534" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="530" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="648"><net_src comp="642" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="652"><net_src comp="199" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="657"><net_src comp="120" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="212" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="667"><net_src comp="216" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="673"><net_src comp="226" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="679"><net_src comp="236" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="685"><net_src comp="272" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="690"><net_src comp="280" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="695"><net_src comp="286" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="700"><net_src comp="141" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="705"><net_src comp="331" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="710"><net_src comp="339" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="715"><net_src comp="345" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="720"><net_src comp="158" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="725"><net_src comp="374" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="730"><net_src comp="390" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="396" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="739"><net_src comp="400" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="744"><net_src comp="526" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="750"><net_src comp="530" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="756"><net_src comp="534" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="762"><net_src comp="538" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="635" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fftOutData_local2 | {}
	Port: fftOutData_local | {7 }
	Port: twiddleObj_twiddleTable_M_imag_V_1 | {}
 - Input state : 
	Port: fftStageKernelS2S<64, 2, 1, 1, 0, 5, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> > > : fftOutData_local2 | {3 }
	Port: fftStageKernelS2S<64, 2, 1, 1, 0, 5, complex<ap_fixed<25, 10, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<24, 9, 5, 3, 0> >, complex<ap_fixed<25, 10, 5, 3, 0> > > : twiddleObj_twiddleTable_M_imag_V_1 | {3 4 }
  - Chain level:
	State 1
	State 2
		f : 1
	State 3
		k_4 : 1
		trunc_ln177 : 1
		index_V : 2
		index_cos_V : 3
		index_invert_control_imag : 1
		output_negate_control_imag : 1
		icmp_ln1049 : 2
		icmp_ln1049_4 : 2
		trunc_ln674 : 1
		lut_index_imag_V : 2
		lut_index_imag_V_3 : 3
		lut_index_imag_V_4 : 4
		zext_ln573 : 5
		twiddleObj_twiddleTable_M_imag_V_1_addr : 6
		lut_out_imag_V : 7
		index_invert_control_real_V : 4
		output_negate_control_real_V : 4
		icmp_ln1049_5 : 4
		icmp_ln1049_6 : 2
		lut_index_real_V : 4
		lut_index_real_V_3 : 5
		lut_index_real_V_4 : 6
		zext_ln573_2 : 7
		twiddleObj_twiddleTable_M_imag_V_1_addr_1 : 8
		lut_out_real_V : 9
		k_1 : 2
		k : 3
		tmp_33 : 4
		icmp_ln151 : 5
		br_ln151 : 6
	State 4
		r_V : 1
		real1_V_8 : 2
		r_V_8 : 1
		imag2_V_10 : 2
		r_V_9 : 3
		r_V_10 : 3
		temp_out_sin_V : 1
		sext_ln166 : 2
		p_Val2_8 : 2
		zext_ln755 : 3
		temp_out_sin_V_4 : 4
		temp_out_cos_V : 1
		sext_ln183 : 2
		p_Val2_10 : 2
		zext_ln755_2 : 3
		p_Val2_s : 4
		sext_ln1171 : 4
		sext_ln1171_4 : 5
		mul_ln1168 : 6
		sext_ln1171_5 : 4
		sext_ln1171_6 : 5
		mul_ln1168_4 : 6
		mul_ln1168_5 : 6
		mul_ln1168_6 : 6
	State 5
	State 6
	State 7
		real1_V : 1
		real2_V : 1
		real_out_V : 2
		imag1_V : 1
		imag2_V : 1
		imag_out_V : 2
		zext_ln174 : 1
		tmp_3 : 3
		zext_ln174_2 : 4
		write_ln174 : 5
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                k_4_fu_205               |    0    |    0    |    39   |
|          |            index_cos_V_fu_258           |    0    |    0    |    13   |
|          |                 k_fu_374                |    0    |    0    |    39   |
|    add   |    complexExpMulOut_M_real_V_0_fu_396   |    0    |    0    |    31   |
|          |      bflyOutData_M_imag_V_0_fu_400      |    0    |    0    |    31   |
|          |               r_V_9_fu_450              |    0    |    0    |    31   |
|          |              r_V_10_fu_455              |    0    |    0    |    31   |
|          |            imag_out_V_fu_587            |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|
|          |        lut_index_imag_V_3_fu_304        |    0    |    0    |    12   |
|          |        lut_index_real_V_3_fu_355        |    0    |    0    |    12   |
|          |                r_V_fu_411               |    0    |    0    |    44   |
|    sub   |               r_V_8_fu_434              |    0    |    0    |    44   |
|          |             p_Val2_8_fu_476             |    0    |    0    |    21   |
|          |             p_Val2_10_fu_509            |    0    |    0    |    21   |
|          |            real_out_V_fu_563            |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|
|          |        lut_index_imag_V_4_fu_310        |    0    |    0    |    4    |
|          |        lut_index_real_V_4_fu_361        |    0    |    0    |    4    |
|  select  |          temp_out_sin_V_fu_464          |    0    |    0    |    14   |
|          |         temp_out_sin_V_4_fu_486         |    0    |    0    |    15   |
|          |          temp_out_cos_V_fu_497          |    0    |    0    |    14   |
|          |             p_Val2_s_fu_519             |    0    |    0    |    15   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            icmp_ln1049_fu_280           |    0    |    0    |    9    |
|          |           icmp_ln1049_4_fu_286          |    0    |    0    |    9    |
|   icmp   |           icmp_ln1049_5_fu_339          |    0    |    0    |    10   |
|          |           icmp_ln1049_6_fu_345          |    0    |    0    |    9    |
|          |            icmp_ln151_fu_390            |    0    |    0    |    18   |
|----------|-----------------------------------------|---------|---------|---------|
|    or    |  output_saturation_control_imag_fu_460  |    0    |    0    |    2    |
|          | output_saturation_control_real_V_fu_493 |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|          |                grp_fu_621               |    1    |    0    |    0    |
|    mul   |                grp_fu_628               |    1    |    0    |    0    |
|          |                grp_fu_635               |    1    |    0    |    0    |
|          |                grp_fu_642               |    1    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|    xor   |                 f_fu_199                |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
| nbreadreq|           tmp_nbreadreq_fu_120          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   read   |    fftOutData_local2_read_read_fu_128   |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   write  |         write_ln174_write_fu_134        |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |        X_of_ns_M_real_V_0_fu_212        |    0    |    0    |    0    |
|   trunc  |            trunc_ln177_fu_246           |    0    |    0    |    0    |
|          |            trunc_ln674_fu_292           |    0    |    0    |    0    |
|          |         lut_index_real_V_fu_351         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |        X_of_ns_M_imag_V_0_fu_216        |    0    |    0    |    0    |
|          |        X_of_ns_M_real_V_1_fu_226        |    0    |    0    |    0    |
|          |        X_of_ns_M_imag_V_1_fu_236        |    0    |    0    |    0    |
|          |              tmp_33_fu_380              |    0    |    0    |    0    |
|partselect|             real1_V_8_fu_417            |    0    |    0    |    0    |
|          |            imag2_V_10_fu_440            |    0    |    0    |    0    |
|          |              real1_V_fu_545             |    0    |    0    |    0    |
|          |              real2_V_fu_554             |    0    |    0    |    0    |
|          |              imag1_V_fu_569             |    0    |    0    |    0    |
|          |              imag2_V_fu_578             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |              index_V_fu_250             |    0    |    0    |    0    |
|          |         lut_index_imag_V_fu_296         |    0    |    0    |    0    |
|bitconcatenate|              shl_ln_fu_404              |    0    |    0    |    0    |
|          |           shl_ln1171_2_fu_427           |    0    |    0    |    0    |
|          |               tmp_3_fu_600              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |     index_invert_control_imag_fu_264    |    0    |    0    |    0    |
| bitselect|    output_negate_control_imag_fu_272    |    0    |    0    |    0    |
|          |    index_invert_control_real_V_fu_323   |    0    |    0    |    0    |
|          |   output_negate_control_real_V_fu_331   |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            zext_ln573_fu_318            |    0    |    0    |    0    |
|          |           zext_ln573_2_fu_369           |    0    |    0    |    0    |
|   zext   |            zext_ln755_fu_482            |    0    |    0    |    0    |
|          |           zext_ln755_2_fu_515           |    0    |    0    |    0    |
|          |            zext_ln174_fu_596            |    0    |    0    |    0    |
|          |           zext_ln174_2_fu_616           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            sext_ln166_fu_472            |    0    |    0    |    0    |
|          |            sext_ln183_fu_505            |    0    |    0    |    0    |
|          |            sext_ln1171_fu_526           |    0    |    0    |    0    |
|   sext   |           sext_ln1171_4_fu_530          |    0    |    0    |    0    |
|          |           sext_ln1171_5_fu_534          |    0    |    0    |    0    |
|          |           sext_ln1171_6_fu_538          |    0    |    0    |    0    |
|          |            sext_ln712_fu_542            |    0    |    0    |    0    |
|          |            sext_ln174_fu_593            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    4    |    0    |   560   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|            X_of_ns_M_imag_V_0_reg_664           |   24   |
|            X_of_ns_M_imag_V_1_reg_676           |   24   |
|            X_of_ns_M_real_V_0_reg_658           |   24   |
|            X_of_ns_M_real_V_1_reg_670           |   24   |
|          bflyOutData_M_imag_V_0_reg_736         |   24   |
|       complexExpMulOut_M_real_V_0_reg_731       |   24   |
|                   f10_reg_166                   |    1   |
|                    f_reg_649                    |    1   |
|              icmp_ln1049_4_reg_692              |    1   |
|              icmp_ln1049_5_reg_707              |    1   |
|              icmp_ln1049_6_reg_712              |    1   |
|               icmp_ln1049_reg_687               |    1   |
|                icmp_ln151_reg_727               |    1   |
|                    k9_reg_178                   |   32   |
|                   k_1_reg_189                   |   32   |
|                    k_reg_722                    |   32   |
|        output_negate_control_imag_reg_682       |    1   |
|       output_negate_control_real_V_reg_702      |    1   |
|              sext_ln1171_4_reg_747              |   38   |
|              sext_ln1171_5_reg_753              |   38   |
|              sext_ln1171_6_reg_759              |   38   |
|               sext_ln1171_reg_741               |   38   |
|                   tmp_reg_654                   |    1   |
|twiddleObj_twiddleTable_M_imag_V_1_addr_1_reg_717|    4   |
| twiddleObj_twiddleTable_M_imag_V_1_addr_reg_697 |    4   |
+-------------------------------------------------+--------+
|                      Total                      |   410  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_148 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_148 |  p2  |   2  |   0  |    0   ||    9    |
|    f10_reg_166    |  p0  |   2  |   1  |    2   ||    9    |
|     grp_fu_621    |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_621    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_628    |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_628    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_635    |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_635    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_642    |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_642    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   322  ||  4.697  ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   560  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   99   |
|  Register |    -   |    -   |   410  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   410  |   659  |
+-----------+--------+--------+--------+--------+
