<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>Register Details</title></head>
<body>
<h1>Register Details</h1>
<h2><a name="H3-sect1-reg-DWC_mshc_map_DWC_mshc_vendor2_block"></a>DWC_mshc_vendor2_block Register Details</h2>
<p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP"></a>CQCAP</p>
<ul><li>Name:Command Queuing Capabilities register</li><li>Description:This register indicates the capabilities of the command queuing engine.</li><li>Size:32 bits</li><li>Offset:0x184</li></ul><a name="fld-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_31_29">31:29</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_27_16">27:16</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_15_12">15:12</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_11_10">11:10</a></td>
<td><a class="link" href="#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_9_0">9:0</a></td>
</tr>
<tr><td>CQCCAP_RSVD3</td>
<td>CRYPTO_SUPPORT</td>
<td>CQCCAP_RSVD2</td>
<td>ITCFMUL</td>
<td>CQCCAP_RSVD1</td>
<td>ITCFVAL</td>
</tr>
</tbody></table><a name="fieldtable-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP"></a><p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: CQCAP</p>
<table summary="Fields for Register: CQCAP" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_31_29"></a>31:29</p>
</td>
<td>CQCCAP_RSVD3</td>
<td>R</td>
<td><p>These bits [31:29] of the CQCAP register are reserved. They always return 0.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_28"></a>28</p>
</td>
<td>CRYPTO_SUPPORT</td>
<td>R</td>
<td><p>Crypto Support</p>
<p class="BLANK"></p>
<p>This bit indicates whether the Host Controller supports cryptographic operations.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (FALSE): Crypto not Supported</li><li>0x1 (TRUE): Crypto Supported</li></ul> 
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_27_16"></a>27:16</p>
</td>
<td>CQCCAP_RSVD2</td>
<td>R</td>
<td><p>These bits [27:16] of the CQCAP register are reserved. They always return 0.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_15_12"></a>15:12</p>
</td>
<td>ITCFMUL</td>
<td>R</td>
<td><p>Internal Timer Clock Frequency Multiplier (ITCFMUL)</p>
<p class="BLANK"></p>
<p>This field indicates the frequency of the clock used for interrupt coalescing timer and for
determining the SQS polling period. See ITCFVAL definition for details. Values 0x5 to 0xF are reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CLK_1KHz): 1KHz clock</li><li>0x1 (CLK_10KHz): 10KHz clock</li><li>0x2 (CLK_100KHz): 100KHz clock</li><li>0x3 (CLK_1MHz): 1MHz clock</li><li>0x4 (CLK_10MHz): 10MHz clock</li></ul> 
<p>Value After Reset:0x3</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_11_10"></a>11:10</p>
</td>
<td>CQCCAP_RSVD1</td>
<td>R</td>
<td><p>These bits of the CQCAP register are reserved. They always return 0.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP_F_9_0"></a>9:0</p>
</td>
<td>ITCFVAL</td>
<td>R</td>
<td><p>Internal Timer Clock Frequency Value (ITCFVAL)</p>
<p class="BLANK"></p>
<p>This field scales the frequency of the timer clock provided by ITCFMUL. The Final clock frequency of actual timer clock is calculated as ITCFVAL* ITCFMUL.</p>
<p>Value After Reset:0xc8</p>
</td>
</tr>
</tbody></table></body></html>