Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 16 10:33:11 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    789         
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (789)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2344)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (789)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: K0/ps2_keyboard_0/D0/O_reg/Q (HIGH)

 There are 758 register/latch pins with no clock driven by root clock pin: S0/SNAKE_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2344)
---------------------------------------------------
 There are 2344 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.168        0.000                      0                  284        0.149        0.000                      0                  284        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.910        0.000                      0                  162        0.149        0.000                      0                  162        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.168        0.000                      0                  122        0.425        0.000                      0                  122  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 N1/random_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 2.997ns (49.145%)  route 3.101ns (50.855%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    N1/CLK_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  N1/random_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  N1/random_y_reg[6]/Q
                         net (fo=3, routed)           1.358     6.961    N1/Y_RANDOM[6]
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124     7.085 r  N1/random_y1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.085    N1/random_y1_carry_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.486 r  N1/random_y1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.486    N1/random_y1_carry_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  N1/random_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    N1/random_y1_carry__0_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  N1/random_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    N1/random_y1_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 f  N1/random_y1_carry__2/CO[3]
                         net (fo=33, routed)          1.743     9.571    N1/random_y1_carry__2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  N1/random_y[0]_i_6/O
                         net (fo=1, routed)           0.000     9.695    N1/random_y[0]_i_6_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.227 r  N1/random_y_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.227    N1/random_y_reg[0]_i_1_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  N1/random_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.341    N1/random_y_reg[4]_i_1_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  N1/random_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    N1/random_y_reg[8]_i_1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  N1/random_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    N1/random_y_reg[12]_i_1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.683 r  N1/random_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    N1/random_y_reg[16]_i_1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  N1/random_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    N1/random_y_reg[20]_i_1_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.911 r  N1/random_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.911    N1/random_y_reg[24]_i_1_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.245 r  N1/random_y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.245    N1/random_y_reg[28]_i_1_n_6
    SLICE_X58Y36         FDCE                                         r  N1/random_y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    N1/CLK_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  N1/random_y_reg[29]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y36         FDCE (Setup_fdce_C_D)        0.062    15.155    N1/random_y_reg[29]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 N1/random_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 2.976ns (48.969%)  route 3.101ns (51.031%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    N1/CLK_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  N1/random_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  N1/random_y_reg[6]/Q
                         net (fo=3, routed)           1.358     6.961    N1/Y_RANDOM[6]
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124     7.085 r  N1/random_y1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.085    N1/random_y1_carry_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.486 r  N1/random_y1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.486    N1/random_y1_carry_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  N1/random_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    N1/random_y1_carry__0_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  N1/random_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    N1/random_y1_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 f  N1/random_y1_carry__2/CO[3]
                         net (fo=33, routed)          1.743     9.571    N1/random_y1_carry__2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  N1/random_y[0]_i_6/O
                         net (fo=1, routed)           0.000     9.695    N1/random_y[0]_i_6_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.227 r  N1/random_y_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.227    N1/random_y_reg[0]_i_1_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  N1/random_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.341    N1/random_y_reg[4]_i_1_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  N1/random_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    N1/random_y_reg[8]_i_1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  N1/random_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    N1/random_y_reg[12]_i_1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.683 r  N1/random_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    N1/random_y_reg[16]_i_1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  N1/random_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    N1/random_y_reg[20]_i_1_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.911 r  N1/random_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.911    N1/random_y_reg[24]_i_1_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.224 r  N1/random_y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.224    N1/random_y_reg[28]_i_1_n_4
    SLICE_X58Y36         FDCE                                         r  N1/random_y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    N1/CLK_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  N1/random_y_reg[31]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y36         FDCE (Setup_fdce_C_D)        0.062    15.155    N1/random_y_reg[31]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.224    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 N1/random_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.902ns (48.340%)  route 3.101ns (51.660%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    N1/CLK_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  N1/random_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  N1/random_y_reg[6]/Q
                         net (fo=3, routed)           1.358     6.961    N1/Y_RANDOM[6]
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124     7.085 r  N1/random_y1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.085    N1/random_y1_carry_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.486 r  N1/random_y1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.486    N1/random_y1_carry_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  N1/random_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    N1/random_y1_carry__0_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  N1/random_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    N1/random_y1_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 f  N1/random_y1_carry__2/CO[3]
                         net (fo=33, routed)          1.743     9.571    N1/random_y1_carry__2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  N1/random_y[0]_i_6/O
                         net (fo=1, routed)           0.000     9.695    N1/random_y[0]_i_6_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.227 r  N1/random_y_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.227    N1/random_y_reg[0]_i_1_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  N1/random_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.341    N1/random_y_reg[4]_i_1_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  N1/random_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    N1/random_y_reg[8]_i_1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  N1/random_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    N1/random_y_reg[12]_i_1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.683 r  N1/random_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    N1/random_y_reg[16]_i_1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  N1/random_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    N1/random_y_reg[20]_i_1_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.911 r  N1/random_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.911    N1/random_y_reg[24]_i_1_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.150 r  N1/random_y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.150    N1/random_y_reg[28]_i_1_n_5
    SLICE_X58Y36         FDCE                                         r  N1/random_y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    N1/CLK_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  N1/random_y_reg[30]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y36         FDCE (Setup_fdce_C_D)        0.062    15.155    N1/random_y_reg[30]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 N1/random_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 2.886ns (48.202%)  route 3.101ns (51.798%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    N1/CLK_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  N1/random_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  N1/random_y_reg[6]/Q
                         net (fo=3, routed)           1.358     6.961    N1/Y_RANDOM[6]
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124     7.085 r  N1/random_y1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.085    N1/random_y1_carry_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.486 r  N1/random_y1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.486    N1/random_y1_carry_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  N1/random_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    N1/random_y1_carry__0_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  N1/random_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    N1/random_y1_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 f  N1/random_y1_carry__2/CO[3]
                         net (fo=33, routed)          1.743     9.571    N1/random_y1_carry__2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  N1/random_y[0]_i_6/O
                         net (fo=1, routed)           0.000     9.695    N1/random_y[0]_i_6_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.227 r  N1/random_y_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.227    N1/random_y_reg[0]_i_1_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  N1/random_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.341    N1/random_y_reg[4]_i_1_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  N1/random_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    N1/random_y_reg[8]_i_1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  N1/random_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    N1/random_y_reg[12]_i_1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.683 r  N1/random_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    N1/random_y_reg[16]_i_1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  N1/random_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    N1/random_y_reg[20]_i_1_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.911 r  N1/random_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.911    N1/random_y_reg[24]_i_1_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.134 r  N1/random_y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.134    N1/random_y_reg[28]_i_1_n_7
    SLICE_X58Y36         FDCE                                         r  N1/random_y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    N1/CLK_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  N1/random_y_reg[28]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y36         FDCE (Setup_fdce_C_D)        0.062    15.155    N1/random_y_reg[28]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 N1/random_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 2.883ns (48.176%)  route 3.101ns (51.824%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    N1/CLK_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  N1/random_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  N1/random_y_reg[6]/Q
                         net (fo=3, routed)           1.358     6.961    N1/Y_RANDOM[6]
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124     7.085 r  N1/random_y1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.085    N1/random_y1_carry_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.486 r  N1/random_y1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.486    N1/random_y1_carry_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  N1/random_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    N1/random_y1_carry__0_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  N1/random_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    N1/random_y1_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 f  N1/random_y1_carry__2/CO[3]
                         net (fo=33, routed)          1.743     9.571    N1/random_y1_carry__2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  N1/random_y[0]_i_6/O
                         net (fo=1, routed)           0.000     9.695    N1/random_y[0]_i_6_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.227 r  N1/random_y_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.227    N1/random_y_reg[0]_i_1_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  N1/random_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.341    N1/random_y_reg[4]_i_1_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  N1/random_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    N1/random_y_reg[8]_i_1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  N1/random_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    N1/random_y_reg[12]_i_1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.683 r  N1/random_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    N1/random_y_reg[16]_i_1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  N1/random_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    N1/random_y_reg[20]_i_1_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.131 r  N1/random_y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.131    N1/random_y_reg[24]_i_1_n_6
    SLICE_X58Y35         FDCE                                         r  N1/random_y_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    N1/CLK_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  N1/random_y_reg[25]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y35         FDCE (Setup_fdce_C_D)        0.062    15.155    N1/random_y_reg[25]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 N1/random_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 2.862ns (47.994%)  route 3.101ns (52.006%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    N1/CLK_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  N1/random_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  N1/random_y_reg[6]/Q
                         net (fo=3, routed)           1.358     6.961    N1/Y_RANDOM[6]
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124     7.085 r  N1/random_y1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.085    N1/random_y1_carry_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.486 r  N1/random_y1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.486    N1/random_y1_carry_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  N1/random_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    N1/random_y1_carry__0_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  N1/random_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    N1/random_y1_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 f  N1/random_y1_carry__2/CO[3]
                         net (fo=33, routed)          1.743     9.571    N1/random_y1_carry__2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  N1/random_y[0]_i_6/O
                         net (fo=1, routed)           0.000     9.695    N1/random_y[0]_i_6_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.227 r  N1/random_y_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.227    N1/random_y_reg[0]_i_1_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  N1/random_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.341    N1/random_y_reg[4]_i_1_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  N1/random_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    N1/random_y_reg[8]_i_1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  N1/random_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    N1/random_y_reg[12]_i_1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.683 r  N1/random_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    N1/random_y_reg[16]_i_1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  N1/random_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    N1/random_y_reg[20]_i_1_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.110 r  N1/random_y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.110    N1/random_y_reg[24]_i_1_n_4
    SLICE_X58Y35         FDCE                                         r  N1/random_y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    N1/CLK_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  N1/random_y_reg[27]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y35         FDCE (Setup_fdce_C_D)        0.062    15.155    N1/random_y_reg[27]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 N1/random_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 2.788ns (47.340%)  route 3.101ns (52.660%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    N1/CLK_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  N1/random_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  N1/random_y_reg[6]/Q
                         net (fo=3, routed)           1.358     6.961    N1/Y_RANDOM[6]
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124     7.085 r  N1/random_y1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.085    N1/random_y1_carry_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.486 r  N1/random_y1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.486    N1/random_y1_carry_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  N1/random_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    N1/random_y1_carry__0_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  N1/random_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    N1/random_y1_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 f  N1/random_y1_carry__2/CO[3]
                         net (fo=33, routed)          1.743     9.571    N1/random_y1_carry__2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  N1/random_y[0]_i_6/O
                         net (fo=1, routed)           0.000     9.695    N1/random_y[0]_i_6_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.227 r  N1/random_y_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.227    N1/random_y_reg[0]_i_1_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  N1/random_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.341    N1/random_y_reg[4]_i_1_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  N1/random_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    N1/random_y_reg[8]_i_1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  N1/random_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    N1/random_y_reg[12]_i_1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.683 r  N1/random_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    N1/random_y_reg[16]_i_1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  N1/random_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    N1/random_y_reg[20]_i_1_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.036 r  N1/random_y_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.036    N1/random_y_reg[24]_i_1_n_5
    SLICE_X58Y35         FDCE                                         r  N1/random_y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    N1/CLK_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  N1/random_y_reg[26]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y35         FDCE (Setup_fdce_C_D)        0.062    15.155    N1/random_y_reg[26]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 N1/random_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 2.772ns (47.197%)  route 3.101ns (52.803%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    N1/CLK_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  N1/random_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  N1/random_y_reg[6]/Q
                         net (fo=3, routed)           1.358     6.961    N1/Y_RANDOM[6]
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124     7.085 r  N1/random_y1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.085    N1/random_y1_carry_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.486 r  N1/random_y1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.486    N1/random_y1_carry_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  N1/random_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    N1/random_y1_carry__0_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  N1/random_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    N1/random_y1_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 f  N1/random_y1_carry__2/CO[3]
                         net (fo=33, routed)          1.743     9.571    N1/random_y1_carry__2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  N1/random_y[0]_i_6/O
                         net (fo=1, routed)           0.000     9.695    N1/random_y[0]_i_6_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.227 r  N1/random_y_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.227    N1/random_y_reg[0]_i_1_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  N1/random_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.341    N1/random_y_reg[4]_i_1_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  N1/random_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    N1/random_y_reg[8]_i_1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  N1/random_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    N1/random_y_reg[12]_i_1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.683 r  N1/random_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    N1/random_y_reg[16]_i_1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.797 r  N1/random_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.797    N1/random_y_reg[20]_i_1_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.020 r  N1/random_y_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.020    N1/random_y_reg[24]_i_1_n_7
    SLICE_X58Y35         FDCE                                         r  N1/random_y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.513    14.854    N1/CLK_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  N1/random_y_reg[24]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y35         FDCE (Setup_fdce_C_D)        0.062    15.155    N1/random_y_reg[24]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 N1/random_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 2.769ns (47.170%)  route 3.101ns (52.830%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    N1/CLK_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  N1/random_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  N1/random_y_reg[6]/Q
                         net (fo=3, routed)           1.358     6.961    N1/Y_RANDOM[6]
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124     7.085 r  N1/random_y1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.085    N1/random_y1_carry_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.486 r  N1/random_y1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.486    N1/random_y1_carry_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  N1/random_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    N1/random_y1_carry__0_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  N1/random_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    N1/random_y1_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 f  N1/random_y1_carry__2/CO[3]
                         net (fo=33, routed)          1.743     9.571    N1/random_y1_carry__2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  N1/random_y[0]_i_6/O
                         net (fo=1, routed)           0.000     9.695    N1/random_y[0]_i_6_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.227 r  N1/random_y_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.227    N1/random_y_reg[0]_i_1_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  N1/random_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.341    N1/random_y_reg[4]_i_1_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  N1/random_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    N1/random_y_reg[8]_i_1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  N1/random_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    N1/random_y_reg[12]_i_1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.683 r  N1/random_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    N1/random_y_reg[16]_i_1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.017 r  N1/random_y_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.017    N1/random_y_reg[20]_i_1_n_6
    SLICE_X58Y34         FDCE                                         r  N1/random_y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.512    14.853    N1/CLK_IBUF_BUFG
    SLICE_X58Y34         FDCE                                         r  N1/random_y_reg[21]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDCE (Setup_fdce_C_D)        0.062    15.154    N1/random_y_reg[21]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 N1/random_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 2.748ns (46.980%)  route 3.101ns (53.020%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.146    N1/CLK_IBUF_BUFG
    SLICE_X58Y30         FDCE                                         r  N1/random_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  N1/random_y_reg[6]/Q
                         net (fo=3, routed)           1.358     6.961    N1/Y_RANDOM[6]
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124     7.085 r  N1/random_y1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.085    N1/random_y1_carry_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.486 r  N1/random_y1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.486    N1/random_y1_carry_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  N1/random_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.600    N1/random_y1_carry__0_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  N1/random_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.714    N1/random_y1_carry__1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 f  N1/random_y1_carry__2/CO[3]
                         net (fo=33, routed)          1.743     9.571    N1/random_y1_carry__2_n_0
    SLICE_X58Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  N1/random_y[0]_i_6/O
                         net (fo=1, routed)           0.000     9.695    N1/random_y[0]_i_6_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.227 r  N1/random_y_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.227    N1/random_y_reg[0]_i_1_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  N1/random_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.341    N1/random_y_reg[4]_i_1_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  N1/random_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.455    N1/random_y_reg[8]_i_1_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  N1/random_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.569    N1/random_y_reg[12]_i_1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.683 r  N1/random_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    N1/random_y_reg[16]_i_1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.996 r  N1/random_y_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.996    N1/random_y_reg[20]_i_1_n_4
    SLICE_X58Y34         FDCE                                         r  N1/random_y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.512    14.853    N1/CLK_IBUF_BUFG
    SLICE_X58Y34         FDCE                                         r  N1/random_y_reg[23]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X58Y34         FDCE (Setup_fdce_C_D)        0.062    15.154    N1/random_y_reg[23]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  4.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.040%)  route 0.316ns (62.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.550     1.433    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/Q
                         net (fo=4, routed)           0.316     1.890    K0/ps2_keyboard_0/C0/ps2_code__0[1]
    SLICE_X40Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.935 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.935    K0/state__0[1]
    SLICE_X40Y25         FDCE                                         r  K0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.817     1.944    K0/CLK_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  K0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X40Y25         FDCE (Hold_fdce_C_D)         0.091     1.786    K0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 K0/prev_ps2_code_flag_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.551     1.434    K0/CLK_IBUF_BUFG
    SLICE_X38Y26         FDPE                                         r  K0/prev_ps2_code_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDPE (Prop_fdpe_C_Q)         0.148     1.582 f  K0/prev_ps2_code_flag_reg/Q
                         net (fo=1, routed)           0.059     1.641    K0/ps2_keyboard_0/C0/prev_ps2_code_flag
    SLICE_X38Y26         LUT5 (Prop_lut5_I2_O)        0.098     1.739 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.739    K0/state__0[0]
    SLICE_X38Y26         FDCE                                         r  K0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.817     1.944    K0/CLK_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X38Y26         FDCE (Hold_fdce_C_D)         0.120     1.554    K0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 G0/lenght_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.717%)  route 0.111ns (37.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X40Y31         FDCE                                         r  G0/lenght_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/lenght_reg[1]/Q
                         net (fo=28, routed)          0.111     1.691    G0/Q[1]
    SLICE_X41Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.736 r  G0/lenght[5]_i_1/O
                         net (fo=1, routed)           0.000     1.736    G0/plusOp[5]
    SLICE_X41Y31         FDCE                                         r  G0/lenght_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  G0/lenght_reg[5]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.092     1.544    G0/lenght_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.554     1.437    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.148     1.585 r  K0/ps2_keyboard_0/D0/count_reg[2]/Q
                         net (fo=5, routed)           0.073     1.658    K0/ps2_keyboard_0/D0/count_reg[2]
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.098     1.756 r  K0/ps2_keyboard_0/D0/count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.756    K0/ps2_keyboard_0/D0/p_0_in[3]
    SLICE_X38Y29         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.821     1.948    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X38Y29         FDCE (Hold_fdce_C_D)         0.121     1.558    K0/ps2_keyboard_0/D0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.551     1.434    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDCE (Prop_fdce_C_Q)         0.128     1.562 r  K0/ps2_keyboard_0/D1/count_reg[2]/Q
                         net (fo=5, routed)           0.068     1.630    K0/ps2_keyboard_0/D1/count_reg[2]
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.099     1.729 r  K0/ps2_keyboard_0/D1/count[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.729    K0/ps2_keyboard_0/D1/count[4]_i_2__1_n_0
    SLICE_X41Y23         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.818     1.945    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X41Y23         FDCE (Hold_fdce_C_D)         0.092     1.526    K0/ps2_keyboard_0/D1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/O_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.251ns (43.614%)  route 0.325ns (56.386%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.553     1.436    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  K0/ps2_keyboard_0/D0/O_reg/Q
                         net (fo=26, routed)          0.325     1.902    K0/ps2_keyboard_0/D0/O_reg_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.947 r  K0/ps2_keyboard_0/D0/count_idle[4]_i_4/O
                         net (fo=1, routed)           0.000     1.947    K0/ps2_keyboard_0/D0/count_idle[4]_i_4_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.012 r  K0/ps2_keyboard_0/D0/count_idle_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.012    K0/ps2_keyboard_0/C0/count_idle_reg[7]_0[1]
    SLICE_X31Y24         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.816     1.943    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[5]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X31Y24         FDCE (Hold_fdce_C_D)         0.105     1.799    K0/ps2_keyboard_0/C0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 G0/lenght_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.696%)  route 0.144ns (43.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X40Y31         FDCE                                         r  G0/lenght_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/lenght_reg[0]/Q
                         net (fo=24, routed)          0.144     1.724    G0/Q[0]
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.048     1.772 r  G0/lenght[3]_i_1/O
                         net (fo=1, routed)           0.000     1.772    G0/plusOp[3]
    SLICE_X41Y31         FDCE                                         r  G0/lenght_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  G0/lenght_reg[3]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.107     1.559    G0/lenght_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 K0/decode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.397%)  route 0.156ns (45.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.551     1.434    K0/CLK_IBUF_BUFG
    SLICE_X39Y26         FDCE                                         r  K0/decode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  K0/decode_reg[0]/Q
                         net (fo=1, routed)           0.156     1.731    K0/decode_reg_n_0_[0]
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.776 r  K0/DECODE_CODE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    K0/DECODE_CODE[0]_i_1_n_0
    SLICE_X40Y26         FDCE                                         r  K0/DECODE_CODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.818     1.945    K0/CLK_IBUF_BUFG
    SLICE_X40Y26         FDCE                                         r  K0/DECODE_CODE_reg[0]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X40Y26         FDCE (Hold_fdce_C_D)         0.091     1.558    K0/DECODE_CODE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 G0/lenght_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X40Y31         FDCE                                         r  G0/lenght_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/lenght_reg[0]/Q
                         net (fo=24, routed)          0.144     1.724    G0/Q[0]
    SLICE_X41Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  G0/lenght[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    G0/plusOp[2]
    SLICE_X41Y31         FDCE                                         r  G0/lenght_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  G0/lenght_reg[2]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.091     1.543    G0/lenght_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 G0/lenght_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.133%)  route 0.145ns (43.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    G0/CLK_IBUF_BUFG
    SLICE_X40Y31         FDCE                                         r  G0/lenght_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  G0/lenght_reg[0]/Q
                         net (fo=24, routed)          0.145     1.725    G0/Q[0]
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.770 r  G0/lenght[4]_i_1/O
                         net (fo=1, routed)           0.000     1.770    G0/plusOp[4]
    SLICE_X41Y31         FDCE                                         r  G0/lenght_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  G0/lenght_reg[4]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.092     1.544    G0/lenght_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y22   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y22   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y22   A0/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y31   G0/lenght_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y31   G0/lenght_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y31   G0/lenght_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y31   G0/lenght_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y31   G0/lenght_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y31   G0/lenght_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y22   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y22   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y22   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y22   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   G0/lenght_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   G0/lenght_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   G0/lenght_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   G0/lenght_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y22   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y22   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y22   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y22   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   G0/lenght_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   G0/lenght_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   G0/lenght_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y31   G0/lenght_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.456ns (6.144%)  route 6.966ns (93.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         6.966    12.500    N1/AR[0]
    SLICE_X58Y29         FDCE                                         f  N1/random_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.507    14.848    N1/CLK_IBUF_BUFG
    SLICE_X58Y29         FDCE                                         r  N1/random_y_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.668    N1/random_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.456ns (6.144%)  route 6.966ns (93.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         6.966    12.500    N1/AR[0]
    SLICE_X58Y29         FDCE                                         f  N1/random_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.507    14.848    N1/CLK_IBUF_BUFG
    SLICE_X58Y29         FDCE                                         r  N1/random_y_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.668    N1/random_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.456ns (6.144%)  route 6.966ns (93.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         6.966    12.500    N1/AR[0]
    SLICE_X58Y29         FDPE                                         f  N1/random_y_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.507    14.848    N1/CLK_IBUF_BUFG
    SLICE_X58Y29         FDPE                                         r  N1/random_y_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    14.714    N1/random_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_y_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.456ns (6.144%)  route 6.966ns (93.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         6.966    12.500    N1/AR[0]
    SLICE_X58Y29         FDPE                                         f  N1/random_y_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.507    14.848    N1/CLK_IBUF_BUFG
    SLICE_X58Y29         FDPE                                         r  N1/random_y_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    14.714    N1/random_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_x_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.456ns (6.324%)  route 6.755ns (93.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         6.755    12.288    N1/AR[0]
    SLICE_X47Y34         FDCE                                         f  N1/random_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.442    14.783    N1/CLK_IBUF_BUFG
    SLICE_X47Y34         FDCE                                         r  N1/random_x_reg[0]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X47Y34         FDCE (Recov_fdce_C_CLR)     -0.405    14.617    N1/random_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_x_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.456ns (6.324%)  route 6.755ns (93.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         6.755    12.288    N1/AR[0]
    SLICE_X47Y34         FDCE                                         f  N1/random_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.442    14.783    N1/CLK_IBUF_BUFG
    SLICE_X47Y34         FDCE                                         r  N1/random_x_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X47Y34         FDCE (Recov_fdce_C_CLR)     -0.405    14.617    N1/random_x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_x_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.456ns (6.324%)  route 6.755ns (93.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         6.755    12.288    N1/AR[0]
    SLICE_X47Y34         FDPE                                         f  N1/random_x_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.442    14.783    N1/CLK_IBUF_BUFG
    SLICE_X47Y34         FDPE                                         r  N1/random_x_reg[1]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X47Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    14.663    N1/random_x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_x_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.456ns (6.324%)  route 6.755ns (93.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         6.755    12.288    N1/AR[0]
    SLICE_X47Y34         FDPE                                         f  N1/random_x_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.442    14.783    N1/CLK_IBUF_BUFG
    SLICE_X47Y34         FDPE                                         r  N1/random_x_reg[3]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X47Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    14.663    N1/random_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_x_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 0.456ns (6.369%)  route 6.704ns (93.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         6.704    12.237    N1/AR[0]
    SLICE_X47Y35         FDCE                                         f  N1/random_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.443    14.784    N1/CLK_IBUF_BUFG
    SLICE_X47Y35         FDCE                                         r  N1/random_x_reg[4]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X47Y35         FDCE (Recov_fdce_C_CLR)     -0.405    14.618    N1/random_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/random_x_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 0.456ns (6.369%)  route 6.704ns (93.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.556     5.077    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         6.704    12.237    N1/AR[0]
    SLICE_X47Y35         FDCE                                         f  N1/random_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.443    14.784    N1/CLK_IBUF_BUFG
    SLICE_X47Y35         FDCE                                         r  N1/random_x_reg[5]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X47Y35         FDCE (Recov_fdce_C_CLR)     -0.405    14.618    N1/random_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                  2.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.121%)  route 0.249ns (63.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         0.249     1.830    G0/AR[0]
    SLICE_X38Y31         FDCE                                         f  G0/lenght_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.823     1.950    G0/CLK_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  G0/lenght_reg[6]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X38Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.405    G0/lenght_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/prev_flag_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.510%)  route 0.256ns (64.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         0.256     1.837    G0/AR[0]
    SLICE_X42Y31         FDCE                                         f  G0/prev_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/prev_flag_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X42Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    G0/prev_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.395%)  route 0.257ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         0.257     1.838    G0/AR[0]
    SLICE_X41Y31         FDCE                                         f  G0/lenght_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  G0/lenght_reg[2]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X41Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    G0/lenght_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.395%)  route 0.257ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         0.257     1.838    G0/AR[0]
    SLICE_X41Y31         FDCE                                         f  G0/lenght_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  G0/lenght_reg[3]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X41Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    G0/lenght_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.395%)  route 0.257ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         0.257     1.838    G0/AR[0]
    SLICE_X41Y31         FDCE                                         f  G0/lenght_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  G0/lenght_reg[4]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X41Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    G0/lenght_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.395%)  route 0.257ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         0.257     1.838    G0/AR[0]
    SLICE_X41Y31         FDCE                                         f  G0/lenght_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X41Y31         FDCE                                         r  G0/lenght_reg[5]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X41Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    G0/lenght_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.013%)  route 0.262ns (64.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         0.262     1.843    G0/AR[0]
    SLICE_X40Y31         FDCE                                         f  G0/lenght_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X40Y31         FDCE                                         r  G0/lenght_reg[0]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X40Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    G0/lenght_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/lenght_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.013%)  route 0.262ns (64.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         0.262     1.843    G0/AR[0]
    SLICE_X40Y31         FDCE                                         f  G0/lenght_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X40Y31         FDCE                                         r  G0/lenght_reg[1]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X40Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    G0/lenght_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.474%)  route 0.392ns (73.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         0.392     1.973    K0/ps2_keyboard_0/D0/AR[0]
    SLICE_X37Y31         FDCE                                         f  K0/ps2_keyboard_0/D0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.823     1.950    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X37Y31         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    K0/ps2_keyboard_0/D0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/Iv_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.538%)  route 0.434ns (75.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.557     1.440    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  RE0/G_RESET_reg/Q
                         net (fo=901, routed)         0.434     2.015    K0/ps2_keyboard_0/D0/AR[0]
    SLICE_X36Y29         FDCE                                         f  K0/ps2_keyboard_0/D0/Iv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.821     1.948    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X36Y29         FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
                         clock pessimism             -0.478     1.470    
    SLICE_X36Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    K0/ps2_keyboard_0/D0/Iv_reg
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.637    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1520 Endpoints
Min Delay          1520 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.307ns  (logic 5.224ns (28.537%)  route 13.083ns (71.463%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE                         0.000     0.000 r  A1/countY_reg[3]/C
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countY_reg[3]/Q
                         net (fo=51, routed)          4.877     5.333    A1/countY_reg[9]_3[3]
    SLICE_X58Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  A1/RED_OBUF[2]_inst_i_892/O
                         net (fo=1, routed)           0.000     5.457    A1/RED_OBUF[2]_inst_i_892_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  A1/RED_OBUF[2]_inst_i_646/CO[3]
                         net (fo=1, routed)           0.000     5.858    A1/RED_OBUF[2]_inst_i_646_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  A1/RED_OBUF[2]_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000     5.972    A1/RED_OBUF[2]_inst_i_358_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 f  A1/RED_OBUF[2]_inst_i_155/CO[3]
                         net (fo=2, routed)           1.806     7.891    A1/countY_reg[9]_1[0]
    SLICE_X43Y53         LUT5 (Prop_lut5_I1_O)        0.124     8.015 r  A1/RED_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.497     9.512    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.636 r  S1/RED_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.967    10.603    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.727 f  A1/RED_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           1.002    11.730    A1/RED_OBUF[1]_inst_i_3_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.854 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.934    14.788    BLUE_OBUF[3]
    H19                  OBUF (Prop_obuf_I_O)         3.519    18.307 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.307    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.047ns  (logic 5.229ns (28.974%)  route 12.818ns (71.026%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE                         0.000     0.000 r  A1/countY_reg[3]/C
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countY_reg[3]/Q
                         net (fo=51, routed)          4.877     5.333    A1/countY_reg[9]_3[3]
    SLICE_X58Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  A1/RED_OBUF[2]_inst_i_892/O
                         net (fo=1, routed)           0.000     5.457    A1/RED_OBUF[2]_inst_i_892_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  A1/RED_OBUF[2]_inst_i_646/CO[3]
                         net (fo=1, routed)           0.000     5.858    A1/RED_OBUF[2]_inst_i_646_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  A1/RED_OBUF[2]_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000     5.972    A1/RED_OBUF[2]_inst_i_358_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  A1/RED_OBUF[2]_inst_i_155/CO[3]
                         net (fo=2, routed)           1.806     7.891    A1/countY_reg[9]_1[0]
    SLICE_X43Y53         LUT5 (Prop_lut5_I1_O)        0.124     8.015 f  A1/RED_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.497     9.512    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.636 f  S1/RED_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.753    10.389    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.513 r  A1/RED_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.106    11.618    A1/RED_OBUF[0]_inst_i_2_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    11.742 r  A1/RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.780    14.523    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    18.047 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.047    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.041ns  (logic 5.208ns (28.869%)  route 12.833ns (71.131%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE                         0.000     0.000 r  A1/countY_reg[3]/C
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countY_reg[3]/Q
                         net (fo=51, routed)          4.877     5.333    A1/countY_reg[9]_3[3]
    SLICE_X58Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  A1/RED_OBUF[2]_inst_i_892/O
                         net (fo=1, routed)           0.000     5.457    A1/RED_OBUF[2]_inst_i_892_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  A1/RED_OBUF[2]_inst_i_646/CO[3]
                         net (fo=1, routed)           0.000     5.858    A1/RED_OBUF[2]_inst_i_646_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  A1/RED_OBUF[2]_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000     5.972    A1/RED_OBUF[2]_inst_i_358_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  A1/RED_OBUF[2]_inst_i_155/CO[3]
                         net (fo=2, routed)           1.806     7.891    A1/countY_reg[9]_1[0]
    SLICE_X43Y53         LUT5 (Prop_lut5_I1_O)        0.124     8.015 f  A1/RED_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.497     9.512    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.636 f  S1/RED_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.967    10.603    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.727 r  A1/RED_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.974    11.702    A1/RED_OBUF[1]_inst_i_3_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    11.826 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.712    14.538    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    18.041 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.041    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.974ns  (logic 5.230ns (29.096%)  route 12.744ns (70.904%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE                         0.000     0.000 r  A1/countY_reg[3]/C
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countY_reg[3]/Q
                         net (fo=51, routed)          4.877     5.333    A1/countY_reg[9]_3[3]
    SLICE_X58Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  A1/RED_OBUF[2]_inst_i_892/O
                         net (fo=1, routed)           0.000     5.457    A1/RED_OBUF[2]_inst_i_892_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  A1/RED_OBUF[2]_inst_i_646/CO[3]
                         net (fo=1, routed)           0.000     5.858    A1/RED_OBUF[2]_inst_i_646_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  A1/RED_OBUF[2]_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000     5.972    A1/RED_OBUF[2]_inst_i_358_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 f  A1/RED_OBUF[2]_inst_i_155/CO[3]
                         net (fo=2, routed)           1.806     7.891    A1/countY_reg[9]_1[0]
    SLICE_X43Y53         LUT5 (Prop_lut5_I1_O)        0.124     8.015 r  A1/RED_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.497     9.512    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.636 r  S1/RED_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.967    10.603    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.727 f  A1/RED_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           1.002    11.730    A1/RED_OBUF[1]_inst_i_3_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.854 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.595    14.449    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    17.974 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.974    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.920ns  (logic 5.234ns (29.208%)  route 12.686ns (70.792%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE                         0.000     0.000 r  A1/countY_reg[3]/C
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countY_reg[3]/Q
                         net (fo=51, routed)          4.877     5.333    A1/countY_reg[9]_3[3]
    SLICE_X58Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  A1/RED_OBUF[2]_inst_i_892/O
                         net (fo=1, routed)           0.000     5.457    A1/RED_OBUF[2]_inst_i_892_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  A1/RED_OBUF[2]_inst_i_646/CO[3]
                         net (fo=1, routed)           0.000     5.858    A1/RED_OBUF[2]_inst_i_646_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  A1/RED_OBUF[2]_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000     5.972    A1/RED_OBUF[2]_inst_i_358_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 f  A1/RED_OBUF[2]_inst_i_155/CO[3]
                         net (fo=2, routed)           1.806     7.891    A1/countY_reg[9]_1[0]
    SLICE_X43Y53         LUT5 (Prop_lut5_I1_O)        0.124     8.015 r  A1/RED_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.497     9.512    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.636 r  S1/RED_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.663    10.299    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124    10.423 f  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.965    11.388    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.512 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.879    14.391    GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.920 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.920    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.878ns  (logic 5.200ns (29.088%)  route 12.678ns (70.912%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE                         0.000     0.000 r  A1/countY_reg[3]/C
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countY_reg[3]/Q
                         net (fo=51, routed)          4.877     5.333    A1/countY_reg[9]_3[3]
    SLICE_X58Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  A1/RED_OBUF[2]_inst_i_892/O
                         net (fo=1, routed)           0.000     5.457    A1/RED_OBUF[2]_inst_i_892_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  A1/RED_OBUF[2]_inst_i_646/CO[3]
                         net (fo=1, routed)           0.000     5.858    A1/RED_OBUF[2]_inst_i_646_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  A1/RED_OBUF[2]_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000     5.972    A1/RED_OBUF[2]_inst_i_358_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  A1/RED_OBUF[2]_inst_i_155/CO[3]
                         net (fo=2, routed)           1.806     7.891    A1/countY_reg[9]_1[0]
    SLICE_X43Y53         LUT5 (Prop_lut5_I1_O)        0.124     8.015 f  A1/RED_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.497     9.512    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.636 f  S1/RED_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.663    10.299    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124    10.423 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.247    11.670    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.794 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.589    14.383    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    17.878 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.878    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.578ns  (logic 5.454ns (31.027%)  route 12.124ns (68.973%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE                         0.000     0.000 r  A1/countY_reg[3]/C
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countY_reg[3]/Q
                         net (fo=51, routed)          4.877     5.333    A1/countY_reg[9]_3[3]
    SLICE_X58Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  A1/RED_OBUF[2]_inst_i_892/O
                         net (fo=1, routed)           0.000     5.457    A1/RED_OBUF[2]_inst_i_892_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  A1/RED_OBUF[2]_inst_i_646/CO[3]
                         net (fo=1, routed)           0.000     5.858    A1/RED_OBUF[2]_inst_i_646_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  A1/RED_OBUF[2]_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000     5.972    A1/RED_OBUF[2]_inst_i_358_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 r  A1/RED_OBUF[2]_inst_i_155/CO[3]
                         net (fo=2, routed)           1.806     7.891    S1/RED_OBUF[2]_inst_i_24_0[0]
    SLICE_X43Y53         LUT4 (Prop_lut4_I2_O)        0.152     8.043 f  S1/RED_OBUF[2]_inst_i_70/O
                         net (fo=1, routed)           1.420     9.463    S1/RED_OBUF[2]_inst_i_70_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326     9.789 f  S1/RED_OBUF[2]_inst_i_24/O
                         net (fo=2, routed)           0.676    10.465    A1/BLUE_OBUF[2]_inst_i_1_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.124    10.589 f  A1/BLUE_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.737    11.326    A1/BLUE_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.450 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.608    14.059    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    17.578 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.578    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.534ns  (logic 5.459ns (31.133%)  route 12.075ns (68.867%))
  Logic Levels:           10  (CARRY4=3 FDCE=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE                         0.000     0.000 r  A1/countY_reg[3]/C
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countY_reg[3]/Q
                         net (fo=51, routed)          4.877     5.333    A1/countY_reg[9]_3[3]
    SLICE_X58Y51         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  A1/RED_OBUF[2]_inst_i_892/O
                         net (fo=1, routed)           0.000     5.457    A1/RED_OBUF[2]_inst_i_892_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  A1/RED_OBUF[2]_inst_i_646/CO[3]
                         net (fo=1, routed)           0.000     5.858    A1/RED_OBUF[2]_inst_i_646_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  A1/RED_OBUF[2]_inst_i_358/CO[3]
                         net (fo=1, routed)           0.000     5.972    A1/RED_OBUF[2]_inst_i_358_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.086 f  A1/RED_OBUF[2]_inst_i_155/CO[3]
                         net (fo=2, routed)           1.806     7.891    S1/RED_OBUF[2]_inst_i_24_0[0]
    SLICE_X43Y53         LUT4 (Prop_lut4_I2_O)        0.152     8.043 r  S1/RED_OBUF[2]_inst_i_70/O
                         net (fo=1, routed)           1.420     9.463    S1/RED_OBUF[2]_inst_i_70_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.326     9.789 r  S1/RED_OBUF[2]_inst_i_24/O
                         net (fo=2, routed)           0.678    10.467    A1/BLUE_OBUF[2]_inst_i_1_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.124    10.591 f  A1/RED_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.412    11.003    A1/RED_OBUF[2]_inst_i_5_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.127 r  A1/RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.884    14.010    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.534 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.534    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.250ns  (logic 5.417ns (38.016%)  route 8.833ns (61.984%))
  Logic Levels:           8  (FDCE=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE                         0.000     0.000 r  A1/countY_reg[4]/C
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A1/countY_reg[4]/Q
                         net (fo=49, routed)          1.585     2.041    A1/countY_reg[9]_3[4]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.152     2.193 f  A1/countY[9]_i_3/O
                         net (fo=5, routed)           0.838     3.031    A1/countY[9]_i_3_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I4_O)        0.376     3.407 f  A1/RED_OBUF[2]_inst_i_92/O
                         net (fo=6, routed)           1.039     4.446    A1/RED_OBUF[2]_inst_i_92_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.354     4.800 r  A1/RED_OBUF[2]_inst_i_49/O
                         net (fo=2, routed)           0.976     5.777    A1/RED_OBUF[2]_inst_i_49_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.326     6.103 r  A1/RED_OBUF[2]_inst_i_16/O
                         net (fo=2, routed)           0.580     6.683    A1/countX_reg[3]_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  A1/GREEN_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.729     7.536    A1/GREEN_OBUF[1]_inst_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.660 r  A1/GREEN_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.085    10.745    GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.250 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.250    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.983ns  (logic 5.433ns (38.855%)  route 8.550ns (61.145%))
  Logic Levels:           8  (FDCE=1 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE                         0.000     0.000 r  A1/countY_reg[4]/C
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A1/countY_reg[4]/Q
                         net (fo=49, routed)          1.585     2.041    A1/countY_reg[9]_3[4]
    SLICE_X46Y27         LUT5 (Prop_lut5_I3_O)        0.152     2.193 f  A1/countY[9]_i_3/O
                         net (fo=5, routed)           0.838     3.031    A1/countY[9]_i_3_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I4_O)        0.376     3.407 f  A1/RED_OBUF[2]_inst_i_92/O
                         net (fo=6, routed)           1.039     4.446    A1/RED_OBUF[2]_inst_i_92_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I2_O)        0.354     4.800 r  A1/RED_OBUF[2]_inst_i_49/O
                         net (fo=2, routed)           0.976     5.777    A1/RED_OBUF[2]_inst_i_49_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.326     6.103 r  A1/RED_OBUF[2]_inst_i_16/O
                         net (fo=2, routed)           0.580     6.683    A1/countX_reg[3]_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  A1/GREEN_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.729     7.536    A1/GREEN_OBUF[1]_inst_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.660 r  A1/GREEN_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.802    10.462    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    13.983 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.983    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/ySnake_reg[3][29]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[4][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDPE                         0.000     0.000 r  S1/ySnake_reg[3][29]/C
    SLICE_X58Y42         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[3][29]/Q
                         net (fo=4, routed)           0.098     0.239    S1/ySnake_reg[3]_4[29]
    SLICE_X59Y42         FDPE                                         r  S1/ySnake_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[6][19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[7][19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.804%)  route 0.107ns (43.196%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDPE                         0.000     0.000 r  S1/ySnake_reg[6][19]/C
    SLICE_X49Y39         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[6][19]/Q
                         net (fo=4, routed)           0.107     0.248    S1/ySnake_reg[6]_10[19]
    SLICE_X48Y39         FDPE                                         r  S1/ySnake_reg[7][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[6][28]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[7][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.385%)  route 0.109ns (43.615%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE                         0.000     0.000 r  S1/xSnake_reg[6][28]/C
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[6][28]/Q
                         net (fo=4, routed)           0.109     0.250    S1/xSnake_reg[6]_11[28]
    SLICE_X36Y41         FDPE                                         r  S1/xSnake_reg[7][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[8][12]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[9][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.158%)  route 0.110ns (43.842%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDPE                         0.000     0.000 r  S1/xSnake_reg[8][12]/C
    SLICE_X32Y36         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[8][12]/Q
                         net (fo=4, routed)           0.110     0.251    S1/xSnake_reg[8]_15[12]
    SLICE_X33Y36         FDPE                                         r  S1/xSnake_reg[9][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[6][13]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[7][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.901%)  route 0.111ns (44.099%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDPE                         0.000     0.000 r  S1/ySnake_reg[6][13]/C
    SLICE_X49Y39         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[6][13]/Q
                         net (fo=4, routed)           0.111     0.252    S1/ySnake_reg[6]_10[13]
    SLICE_X48Y39         FDPE                                         r  S1/ySnake_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[6][14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[7][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.901%)  route 0.111ns (44.099%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDPE                         0.000     0.000 r  S1/ySnake_reg[6][14]/C
    SLICE_X49Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[6][14]/Q
                         net (fo=4, routed)           0.111     0.252    S1/ySnake_reg[6]_10[14]
    SLICE_X48Y40         FDPE                                         r  S1/ySnake_reg[7][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[8][19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[9][19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDPE                         0.000     0.000 r  S1/xSnake_reg[8][19]/C
    SLICE_X30Y36         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  S1/xSnake_reg[8][19]/Q
                         net (fo=4, routed)           0.094     0.258    S1/xSnake_reg[8]_15[19]
    SLICE_X31Y36         FDPE                                         r  S1/xSnake_reg[9][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[8][15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[9][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDPE                         0.000     0.000 r  S1/ySnake_reg[8][15]/C
    SLICE_X46Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  S1/ySnake_reg[8][15]/Q
                         net (fo=4, routed)           0.094     0.258    S1/ySnake_reg[8]_14[15]
    SLICE_X47Y45         FDPE                                         r  S1/ySnake_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[6][29]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[7][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDPE                         0.000     0.000 r  S1/xSnake_reg[6][29]/C
    SLICE_X37Y41         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[6][29]/Q
                         net (fo=4, routed)           0.120     0.261    S1/xSnake_reg[6]_11[29]
    SLICE_X36Y40         FDPE                                         r  S1/xSnake_reg[7][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[8][24]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[9][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.776%)  route 0.121ns (46.224%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDPE                         0.000     0.000 r  S1/xSnake_reg[8][24]/C
    SLICE_X33Y39         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[8][24]/Q
                         net (fo=4, routed)           0.121     0.262    S1/xSnake_reg[8]_15[24]
    SLICE_X32Y39         FDPE                                         r  S1/xSnake_reg[9][24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1453 Endpoints
Min Delay          1453 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/lenght_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.230ns  (logic 4.781ns (31.395%)  route 10.448ns (68.605%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.554     5.075    G0/CLK_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  G0/lenght_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  G0/lenght_reg[6]/Q
                         net (fo=23, routed)          1.481     7.074    G0/Q[3]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          1.092     8.290    G0/lenght_reg[6]_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.124     8.414 r  G0/RED_OBUF[1]_inst_i_9/O
                         net (fo=2, routed)           1.475     9.889    A1/RED_OBUF[1]_inst_i_4_4
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124    10.013 r  A1/RED_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.497    11.510    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.634 r  S1/RED_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.967    12.601    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.725 f  A1/RED_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           1.002    13.727    A1/RED_OBUF[1]_inst_i_3_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.851 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.934    16.786    BLUE_OBUF[3]
    H19                  OBUF (Prop_obuf_I_O)         3.519    20.305 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.305    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.969ns  (logic 4.786ns (31.971%)  route 10.183ns (68.029%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.554     5.075    G0/CLK_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  G0/lenght_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  G0/lenght_reg[6]/Q
                         net (fo=23, routed)          1.481     7.074    G0/Q[3]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.198 f  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          1.092     8.290    G0/lenght_reg[6]_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.124     8.414 f  G0/RED_OBUF[1]_inst_i_9/O
                         net (fo=2, routed)           1.475     9.889    A1/RED_OBUF[1]_inst_i_4_4
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124    10.013 f  A1/RED_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.497    11.510    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.634 f  S1/RED_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.753    12.386    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I3_O)        0.124    12.510 r  A1/RED_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.106    13.616    A1/RED_OBUF[0]_inst_i_2_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    13.740 r  A1/RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.780    16.520    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    20.044 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.044    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.964ns  (logic 4.765ns (31.846%)  route 10.198ns (68.154%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.554     5.075    G0/CLK_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  G0/lenght_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  G0/lenght_reg[6]/Q
                         net (fo=23, routed)          1.481     7.074    G0/Q[3]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.198 f  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          1.092     8.290    G0/lenght_reg[6]_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.124     8.414 f  G0/RED_OBUF[1]_inst_i_9/O
                         net (fo=2, routed)           1.475     9.889    A1/RED_OBUF[1]_inst_i_4_4
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124    10.013 f  A1/RED_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.497    11.510    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.634 f  S1/RED_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.967    12.601    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.725 r  A1/RED_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.974    13.699    A1/RED_OBUF[1]_inst_i_3_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    13.823 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.712    16.535    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    20.039 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.039    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.896ns  (logic 4.787ns (32.134%)  route 10.109ns (67.866%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.554     5.075    G0/CLK_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  G0/lenght_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  G0/lenght_reg[6]/Q
                         net (fo=23, routed)          1.481     7.074    G0/Q[3]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          1.092     8.290    G0/lenght_reg[6]_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.124     8.414 r  G0/RED_OBUF[1]_inst_i_9/O
                         net (fo=2, routed)           1.475     9.889    A1/RED_OBUF[1]_inst_i_4_4
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124    10.013 r  A1/RED_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.497    11.510    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.634 r  S1/RED_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.967    12.601    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.725 f  A1/RED_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           1.002    13.727    A1/RED_OBUF[1]_inst_i_3_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.851 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.595    16.447    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    19.971 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.971    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.842ns  (logic 4.791ns (32.280%)  route 10.051ns (67.720%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.554     5.075    G0/CLK_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  G0/lenght_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  G0/lenght_reg[6]/Q
                         net (fo=23, routed)          1.481     7.074    G0/Q[3]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          1.092     8.290    G0/lenght_reg[6]_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.124     8.414 r  G0/RED_OBUF[1]_inst_i_9/O
                         net (fo=2, routed)           1.475     9.889    A1/RED_OBUF[1]_inst_i_4_4
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124    10.013 r  A1/RED_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.497    11.510    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.634 r  S1/RED_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.663    12.296    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.420 f  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.965    13.385    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.509 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.879    16.388    GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    19.918 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.918    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.800ns  (logic 4.757ns (32.143%)  route 10.043ns (67.857%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.554     5.075    G0/CLK_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  G0/lenght_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  G0/lenght_reg[6]/Q
                         net (fo=23, routed)          1.481     7.074    G0/Q[3]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.198 f  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          1.092     8.290    G0/lenght_reg[6]_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I3_O)        0.124     8.414 f  G0/RED_OBUF[1]_inst_i_9/O
                         net (fo=2, routed)           1.475     9.889    A1/RED_OBUF[1]_inst_i_4_4
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124    10.013 f  A1/RED_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.497    11.510    S1/GREEN_OBUF[2]_inst_i_2
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.634 f  S1/RED_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.663    12.296    A1/BLUE_OBUF[0]_inst_i_1_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.420 r  A1/GREEN_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.247    13.668    A1/GREEN_OBUF[2]_inst_i_2_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124    13.792 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.589    16.380    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    19.876 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.876    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.952ns  (logic 4.657ns (33.378%)  route 9.295ns (66.622%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.554     5.075    G0/CLK_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  G0/lenght_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  G0/lenght_reg[6]/Q
                         net (fo=23, routed)          1.481     7.074    G0/Q[3]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.198 f  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          2.056     9.254    A1/RED_OBUF[2]_inst_i_26_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.378 f  A1/RED_OBUF[2]_inst_i_81/O
                         net (fo=1, routed)           1.090    10.468    A1/RED_OBUF[2]_inst_i_81_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.592 f  A1/RED_OBUF[2]_inst_i_26/O
                         net (fo=5, routed)           1.322    11.914    A1/RED_OBUF[2]_inst_i_26_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.038 f  A1/BLUE_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.737    12.776    A1/BLUE_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.900 r  A1/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.608    15.508    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    19.027 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.027    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.905ns  (logic 4.662ns (33.526%)  route 9.244ns (66.474%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.554     5.075    G0/CLK_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  G0/lenght_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  G0/lenght_reg[6]/Q
                         net (fo=23, routed)          1.481     7.074    G0/Q[3]
    SLICE_X41Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  G0/ySnake[1][31]_i_2/O
                         net (fo=14, routed)          2.056     9.254    A1/RED_OBUF[2]_inst_i_26_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124     9.378 r  A1/RED_OBUF[2]_inst_i_81/O
                         net (fo=1, routed)           1.090    10.468    A1/RED_OBUF[2]_inst_i_81_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.592 r  A1/RED_OBUF[2]_inst_i_26/O
                         net (fo=5, routed)           1.321    11.913    A1/RED_OBUF[2]_inst_i_26_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124    12.037 f  A1/RED_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.412    12.449    A1/RED_OBUF[2]_inst_i_5_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124    12.573 r  A1/RED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.884    15.457    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    18.981 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.981    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.458ns  (logic 4.457ns (38.902%)  route 7.001ns (61.098%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.555     5.076    G0/CLK_IBUF_BUFG
    SLICE_X40Y31         FDCE                                         r  G0/lenght_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  G0/lenght_reg[0]/Q
                         net (fo=24, routed)          1.321     6.854    A1/Q[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.978 f  A1/RED_OBUF[2]_inst_i_32/O
                         net (fo=1, routed)           0.806     7.784    A1/RED_OBUF[2]_inst_i_32_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.908 f  A1/RED_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.812     8.720    A1/lenght_reg[0]_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.844 r  A1/RED_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.976     9.820    A1/RED_OBUF[1]_inst_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.944 r  A1/GREEN_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.085    13.029    GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.534 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.534    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G0/lenght_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.190ns  (logic 4.473ns (39.972%)  route 6.717ns (60.028%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.555     5.076    G0/CLK_IBUF_BUFG
    SLICE_X40Y31         FDCE                                         r  G0/lenght_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  G0/lenght_reg[0]/Q
                         net (fo=24, routed)          1.321     6.854    A1/Q[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.978 f  A1/RED_OBUF[2]_inst_i_32/O
                         net (fo=1, routed)           0.806     7.784    A1/RED_OBUF[2]_inst_i_32_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.908 f  A1/RED_OBUF[2]_inst_i_9/O
                         net (fo=2, routed)           0.812     8.720    A1/lenght_reg[0]_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.844 r  A1/RED_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.976     9.820    A1/RED_OBUF[1]_inst_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I1_O)        0.124     9.944 r  A1/GREEN_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.802    12.746    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.266 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.266    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/D1/O_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.090%)  route 0.130ns (47.910%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.551     1.434    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  K0/ps2_keyboard_0/D1/O_reg/Q
                         net (fo=1, routed)           0.130     1.705    K0/ps2_keyboard_0/R0/D[0]
    SLICE_X36Y23         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/random_x_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N2/xFood_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.562     1.445    N1/CLK_IBUF_BUFG
    SLICE_X47Y38         FDCE                                         r  N1/random_x_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  N1/random_x_reg[16]/Q
                         net (fo=4, routed)           0.134     1.720    N2/D[16]
    SLICE_X46Y39         FDCE                                         r  N2/xFood_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/random_x_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N2/xFood_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.562     1.445    N1/CLK_IBUF_BUFG
    SLICE_X47Y38         FDCE                                         r  N1/random_x_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  N1/random_x_reg[17]/Q
                         net (fo=4, routed)           0.134     1.720    N2/D[17]
    SLICE_X46Y39         FDCE                                         r  N2/xFood_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/random_y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N2/yFood_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.164%)  route 0.129ns (47.836%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.589     1.472    N1/CLK_IBUF_BUFG
    SLICE_X58Y33         FDCE                                         r  N1/random_y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  N1/random_y_reg[19]/Q
                         net (fo=4, routed)           0.129     1.742    N2/yFood_reg[31]_1[19]
    SLICE_X61Y33         FDCE                                         r  N2/yFood_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/random_y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N2/yFood_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.313%)  route 0.157ns (52.687%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.588     1.471    N1/CLK_IBUF_BUFG
    SLICE_X58Y32         FDCE                                         r  N1/random_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  N1/random_y_reg[12]/Q
                         net (fo=4, routed)           0.157     1.769    N2/yFood_reg[31]_1[12]
    SLICE_X60Y33         FDCE                                         r  N2/yFood_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/random_x_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N2/xFood_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.197%)  route 0.185ns (56.803%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.563     1.446    N1/CLK_IBUF_BUFG
    SLICE_X47Y41         FDCE                                         r  N1/random_x_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  N1/random_x_reg[30]/Q
                         net (fo=4, routed)           0.185     1.773    N2/D[30]
    SLICE_X41Y41         FDCE                                         r  N2/xFood_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/random_x_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N2/xFood_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.040%)  route 0.187ns (56.960%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.562     1.445    N1/CLK_IBUF_BUFG
    SLICE_X47Y39         FDCE                                         r  N1/random_x_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  N1/random_x_reg[22]/Q
                         net (fo=4, routed)           0.187     1.773    N2/D[22]
    SLICE_X41Y40         FDCE                                         r  N2/xFood_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/random_x_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N2/xFood_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.069%)  route 0.186ns (56.931%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.563     1.446    N1/CLK_IBUF_BUFG
    SLICE_X47Y40         FDCE                                         r  N1/random_x_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  N1/random_x_reg[24]/Q
                         net (fo=4, routed)           0.186     1.774    N2/D[24]
    SLICE_X41Y40         FDCE                                         r  N2/xFood_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/random_y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N2/yFood_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.859%)  route 0.166ns (54.141%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.590     1.473    N1/CLK_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  N1/random_y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  N1/random_y_reg[25]/Q
                         net (fo=4, routed)           0.166     1.781    N2/yFood_reg[31]_1[25]
    SLICE_X59Y37         FDCE                                         r  N2/yFood_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N1/random_y_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N2/yFood_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.095%)  route 0.179ns (55.905%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.588     1.471    N1/CLK_IBUF_BUFG
    SLICE_X58Y32         FDCE                                         r  N1/random_y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  N1/random_y_reg[14]/Q
                         net (fo=4, routed)           0.179     1.791    N2/yFood_reg[31]_1[14]
    SLICE_X61Y33         FDCE                                         r  N2/yFood_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.790ns  (logic 1.820ns (20.711%)  route 6.969ns (79.289%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           5.448     6.896    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.020 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.701     7.721    K0/ps2_keyboard_0/D0/load
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.821     8.666    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.790 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.790    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X36Y27         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.431     4.772    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X36Y27         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.343ns  (logic 1.696ns (20.334%)  route 6.646ns (79.666%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           5.448     6.896    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.020 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.701     7.721    K0/ps2_keyboard_0/D0/load
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.498     8.343    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X37Y31         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.435     4.776    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X37Y31         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.332ns  (logic 1.696ns (20.362%)  route 6.635ns (79.638%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           5.448     6.896    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.020 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.701     7.721    K0/ps2_keyboard_0/D0/load
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.487     8.332    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X38Y29         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.434     4.775    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.332ns  (logic 1.696ns (20.362%)  route 6.635ns (79.638%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           5.448     6.896    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.020 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.701     7.721    K0/ps2_keyboard_0/D0/load
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.487     8.332    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X38Y29         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.434     4.775    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.332ns  (logic 1.696ns (20.362%)  route 6.635ns (79.638%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           5.448     6.896    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.020 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.701     7.721    K0/ps2_keyboard_0/D0/load
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.487     8.332    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X38Y29         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.434     4.775    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/O_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.254ns  (logic 1.696ns (20.552%)  route 6.558ns (79.448%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           5.448     6.896    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.124     7.020 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.708     7.728    K0/ps2_keyboard_0/D0/load
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.852 r  K0/ps2_keyboard_0/D0/O_i_1/O
                         net (fo=1, routed)           0.402     8.254    K0/ps2_keyboard_0/D0/O_i_1_n_0
    SLICE_X36Y28         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.433     4.774    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/O_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.204ns  (logic 1.700ns (20.721%)  route 6.504ns (79.279%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           5.577     7.029    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X40Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.153 f  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.525     7.678    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.802 r  K0/ps2_keyboard_0/D1/O_i_1__0/O
                         net (fo=1, routed)           0.402     8.204    K0/ps2_keyboard_0/D1/O_i_1__0_n_0
    SLICE_X40Y23         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.432     4.773    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X40Y23         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.024ns  (logic 1.700ns (21.185%)  route 6.324ns (78.815%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           5.577     7.029    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X40Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.153 f  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.747     7.900    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.024 r  K0/ps2_keyboard_0/D1/count[4]_i_2__1/O
                         net (fo=1, routed)           0.000     8.024    K0/ps2_keyboard_0/D1/count[4]_i_2__1_n_0
    SLICE_X41Y23         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.432     4.773    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.996ns  (logic 1.700ns (21.261%)  route 6.296ns (78.739%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           5.577     7.029    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X40Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.153 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.529     7.682    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.806 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.190     7.996    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X41Y23         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.432     4.773    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.996ns  (logic 1.700ns (21.261%)  route 6.296ns (78.739%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           5.577     7.029    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X40Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.153 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.529     7.682    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.806 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.190     7.996    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X41Y23         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.432     4.773    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.686%)  route 0.160ns (52.314%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
    SLICE_X32Y25         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.160     0.306    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[1]
    SLICE_X33Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.816     1.943    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X33Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.146ns (42.993%)  route 0.194ns (57.007%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X32Y25         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.194     0.340    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[0]
    SLICE_X36Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.816     1.943    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.147%)  route 0.218ns (59.853%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.218     0.364    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[2]
    SLICE_X36Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.816     1.943    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.146ns (36.923%)  route 0.249ns (63.077%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.249     0.395    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[3]
    SLICE_X38Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.816     1.943    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.146ns (33.740%)  route 0.287ns (66.260%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.287     0.433    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[4]
    SLICE_X38Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.816     1.943    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.146ns (33.239%)  route 0.293ns (66.760%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
    SLICE_X32Y24         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.293     0.439    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[7]
    SLICE_X38Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.816     1.943    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.146ns (32.286%)  route 0.306ns (67.714%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.306     0.452    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[6]
    SLICE_X38Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.816     1.943    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.146ns (29.469%)  route 0.349ns (70.531%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.349     0.495    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[5]
    SLICE_X38Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.816     1.943    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C

Slack:                    inf
  Source:                 N2/eaten_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            G0/prev_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.573%)  route 0.370ns (72.427%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  N2/eaten_reg/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  N2/eaten_reg/Q
                         net (fo=4, routed)           0.370     0.511    G0/is_eaten
    SLICE_X42Y31         FDCE                                         r  G0/prev_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    G0/CLK_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  G0/prev_flag_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RE0/G_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.183ns (33.346%)  route 0.366ns (66.654%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDCE                         0.000     0.000 r  S1/END_GAME_reg/C
    SLICE_X45Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  S1/END_GAME_reg/Q
                         net (fo=2, routed)           0.156     0.297    S1/end_game
    SLICE_X45Y31         LUT2 (Prop_lut2_I1_O)        0.042     0.339 r  S1/G_RESET_i_1/O
                         net (fo=1, routed)           0.210     0.549    RE0/G_RESET_reg_0
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.825     1.952    RE0/CLK_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  RE0/G_RESET_reg/C





