{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656344290460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656344290475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 16:38:10 2022 " "Processing started: Mon Jun 27 16:38:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656344290475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344290475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344290475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656344294246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656344294246 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Qsys.qsys " "Elaborating Platform Designer system entity \"Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656344322579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:38:51 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys " "2022.06.27.16:38:51 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344331164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:38:52 Progress: Reading input file " "2022.06.27.16:38:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344332270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:38:52 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\] " "2022.06.27.16:38:52 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344332471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:38:55 Progress: Parameterizing module EEE_IMGPROC_0 " "2022.06.27.16:38:55 Progress: Parameterizing module EEE_IMGPROC_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344335305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:38:55 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\] " "2022.06.27.16:38:55 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344335312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:38:55 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0 " "2022.06.27.16:38:55 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344335393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:38:55 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\] " "2022.06.27.16:38:55 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344335396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:38:59 Progress: Parameterizing module TERASIC_CAMERA_0 " "2022.06.27.16:38:59 Progress: Parameterizing module TERASIC_CAMERA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344339463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:38:59 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\] " "2022.06.27.16:38:59 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344339463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:38:59 Progress: Parameterizing module alt_vip_itc_0 " "2022.06.27.16:38:59 Progress: Parameterizing module alt_vip_itc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344339733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:38:59 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\] " "2022.06.27.16:38:59 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344339735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:05 Progress: Parameterizing module alt_vip_vfb_0 " "2022.06.27.16:39:05 Progress: Parameterizing module alt_vip_vfb_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344345686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:05 Progress: Adding altpll_0 \[altpll 18.1\] " "2022.06.27.16:39:05 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344345851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:05 Progress: Parameterizing module altpll_0 " "2022.06.27.16:39:05 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344345941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:05 Progress: Adding clk_50 \[clock_source 18.1\] " "2022.06.27.16:39:05 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344345950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Parameterizing module clk_50 " "2022.06.27.16:39:06 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\] " "2022.06.27.16:39:06 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Parameterizing module i2c_opencores_camera " "2022.06.27.16:39:06 Progress: Parameterizing module i2c_opencores_camera" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\] " "2022.06.27.16:39:06 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Parameterizing module i2c_opencores_mipi " "2022.06.27.16:39:06 Progress: Parameterizing module i2c_opencores_mipi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.06.27.16:39:06 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Parameterizing module jtag_uart " "2022.06.27.16:39:06 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Adding key \[altera_avalon_pio 18.1\] " "2022.06.27.16:39:06 Progress: Adding key \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Parameterizing module key " "2022.06.27.16:39:06 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Adding led \[altera_avalon_pio 18.1\] " "2022.06.27.16:39:06 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Parameterizing module led " "2022.06.27.16:39:06 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\] " "2022.06.27.16:39:06 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Parameterizing module mipi_pwdn_n " "2022.06.27.16:39:06 Progress: Parameterizing module mipi_pwdn_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\] " "2022.06.27.16:39:06 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Parameterizing module mipi_reset_n " "2022.06.27.16:39:06 Progress: Parameterizing module mipi_reset_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\] " "2022.06.27.16:39:06 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Parameterizing module nios2_gen2 " "2022.06.27.16:39:06 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.06.27.16:39:06 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Parameterizing module onchip_memory2_0 " "2022.06.27.16:39:06 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.06.27.16:39:06 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Parameterizing module sdram " "2022.06.27.16:39:06 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Adding sw \[altera_avalon_pio 18.1\] " "2022.06.27.16:39:06 Progress: Adding sw \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Parameterizing module sw " "2022.06.27.16:39:06 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2022.06.27.16:39:06 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Parameterizing module sysid_qsys " "2022.06.27.16:39:06 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:06 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2022.06.27.16:39:06 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344346927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:07 Progress: Parameterizing module timer " "2022.06.27.16:39:07 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344347019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:07 Progress: Adding uart_0 \[altera_avalon_uart 18.1\] " "2022.06.27.16:39:07 Progress: Adding uart_0 \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344347035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:07 Progress: Parameterizing module uart_0 " "2022.06.27.16:39:07 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344347077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:07 Progress: Building connections " "2022.06.27.16:39:07 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344347099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:07 Progress: Parameterizing connections " "2022.06.27.16:39:07 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344347172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:07 Progress: Validating " "2022.06.27.16:39:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344347182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.27.16:39:09 Progress: Done reading input file " "2022.06.27.16:39:09 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344349389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II. " "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344352020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344352020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344352020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344352026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344352029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656344352048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: Time stamp will be automati