<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Jul 01 21:18:36 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     blinky
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_25mhz_c]
            363 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.247ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             counter_8_9__i0  (from clk_25mhz_c +)
   Destination:    FD1S3AX    D              counter_8_9__i25  (to clk_25mhz_c +)

   Delay:                   3.928ns  (41.4% logic, 58.6% route), 15 logic levels.

 Constraint Details:

      3.928ns data_path counter_8_9__i0 to counter_8_9__i25 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.247ns

 Path Details: counter_8_9__i0 to counter_8_9__i25

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              counter_8_9__i0 (from clk_25mhz_c)
Route         1   e 1.020                                  n26
A1_TO_FCO   ---     0.329           A[2] to COUT           counter_8_9_add_4_1
Route         1   e 0.020                                  n143
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_3
Route         1   e 0.020                                  n144
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_5
Route         1   e 0.020                                  n145
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_7
Route         1   e 0.020                                  n146
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_9
Route         1   e 0.020                                  n147
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_11
Route         1   e 0.020                                  n148
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_13
Route         1   e 0.020                                  n149
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_15
Route         1   e 0.020                                  n150
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_17
Route         1   e 0.020                                  n151
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_19
Route         1   e 0.020                                  n152
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_21
Route         1   e 0.020                                  n153
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_23
Route         1   e 0.020                                  n154
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_25
Route         1   e 0.020                                  n155
FCI_TO_F    ---     0.322            CIN to S[2]           counter_8_9_add_4_27
Route         1   e 1.020                                  n110
                  --------
                    3.928  (41.4% logic, 58.6% route), 15 logic levels.


Passed:  The following path meets requirements by 1.318ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             counter_8_9__i0  (from clk_25mhz_c +)
   Destination:    FD1S3AX    D              counter_8_9__i23  (to clk_25mhz_c +)

   Delay:                   3.857ns  (40.9% logic, 59.1% route), 14 logic levels.

 Constraint Details:

      3.857ns data_path counter_8_9__i0 to counter_8_9__i23 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.318ns

 Path Details: counter_8_9__i0 to counter_8_9__i23

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              counter_8_9__i0 (from clk_25mhz_c)
Route         1   e 1.020                                  n26
A1_TO_FCO   ---     0.329           A[2] to COUT           counter_8_9_add_4_1
Route         1   e 0.020                                  n143
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_3
Route         1   e 0.020                                  n144
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_5
Route         1   e 0.020                                  n145
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_7
Route         1   e 0.020                                  n146
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_9
Route         1   e 0.020                                  n147
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_11
Route         1   e 0.020                                  n148
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_13
Route         1   e 0.020                                  n149
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_15
Route         1   e 0.020                                  n150
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_17
Route         1   e 0.020                                  n151
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_19
Route         1   e 0.020                                  n152
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_21
Route         1   e 0.020                                  n153
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_23
Route         1   e 0.020                                  n154
FCI_TO_F    ---     0.322            CIN to S[2]           counter_8_9_add_4_25
Route         1   e 1.020                                  n112
                  --------
                    3.857  (40.9% logic, 59.1% route), 14 logic levels.


Passed:  The following path meets requirements by 1.318ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             counter_8_9__i0  (from clk_25mhz_c +)
   Destination:    FD1S3AX    D              counter_8_9__i24  (to clk_25mhz_c +)

   Delay:                   3.857ns  (40.9% logic, 59.1% route), 14 logic levels.

 Constraint Details:

      3.857ns data_path counter_8_9__i0 to counter_8_9__i24 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.318ns

 Path Details: counter_8_9__i0 to counter_8_9__i24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              counter_8_9__i0 (from clk_25mhz_c)
Route         1   e 1.020                                  n26
A1_TO_FCO   ---     0.329           A[2] to COUT           counter_8_9_add_4_1
Route         1   e 0.020                                  n143
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_3
Route         1   e 0.020                                  n144
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_5
Route         1   e 0.020                                  n145
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_7
Route         1   e 0.020                                  n146
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_9
Route         1   e 0.020                                  n147
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_11
Route         1   e 0.020                                  n148
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_13
Route         1   e 0.020                                  n149
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_15
Route         1   e 0.020                                  n150
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_17
Route         1   e 0.020                                  n151
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_19
Route         1   e 0.020                                  n152
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_21
Route         1   e 0.020                                  n153
FCI_TO_FCO  ---     0.051            CIN to COUT           counter_8_9_add_4_23
Route         1   e 0.020                                  n154
FCI_TO_F    ---     0.322            CIN to S[2]           counter_8_9_add_4_25
Route         1   e 1.020                                  n111
                  --------
                    3.857  (40.9% logic, 59.1% route), 14 logic levels.

Report: 3.753 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_25mhz_c]             |     5.000 ns|     3.753 ns|    15  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  363 paths, 66 nets, and 91 connections (91.9% coverage)


Peak memory: 75767808 bytes, TRCE: 385024 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
