Chao, T.-H., Hsu, Y.-C., Ho, J.-M., and B., K. A. 1992. Zero skew clock routing with minimum wirelength. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 39, 11, 799--814.
Y. P. Chen , D. F. Wong, An Algorithm for Zero-Skew Clock Tree Routing with Buffer Insertion, Proceedings of the 1996 European conference on Design and Test, p.230, March 11-14, 1996
Edahiro, M. 1993. A clustering-based optimization algorithm in zero-skew routings. In Proceedings of the ACM/IEEE Design Automation Conference (DAC'93). ACM, New York, 612--616.
Edahiro, M. 1994. An efficient zero-skew routing algorithm. In Proceedings of the ACM/IEEE Design Automation Conference (DAC'94). ACM, New York, 375--380.
Shiyan Hu , Jiang Hu, Unified adaptivity optimization of clock and logic signals, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
A. K. Jain , M. N. Murty , P. J. Flynn, Data clustering: a review, ACM Computing Surveys (CSUR), v.31 n.3, p.264-323, Sept. 1999[doi>10.1145/331499.331504]
Johnston, T. K. 1999. Clock tree adjustable buffer. U. S. Patent 7571406B2.
Vishal Khandelwal , Ankur Srivastava, Variability-driven formulation for simultaneous gate sizing and post-silicon tunability allocation, Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA[doi>10.1145/1231996.1232002]
Kurd, N. A., Barkarullah, J. S., Dizon, R. O., Fletcher, T. D., and Madland, P. D. 2001. A multigigahertz clocking scheme for the pentium 4 microprocessor. IEEE J. Solid-State Circ. 36, 11, 1647--1653.
I-Min Liu , Tan-Li Chou , Adnan Aziz , D. F. Wong, Zero-skew clock tree construction by simultaneous routing, wire sizing and buffer insertion, Proceedings of the 2000 international symposium on Physical design, p.33-38, May 2000, San Diego, California, USA[doi>10.1145/332357.332370]
Chiao-Ling Lung , Zi-Yi Zeng , Chung-Han Chou , Shih-Chieh Chang, Clock skew optimization considering complicated power modes, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
A. D. Mehta, Clustering and load balancing for buffered clock tree synthesis, Proceedings of the 1997 International Conference on Computer Design (ICCD '97), p.217, October 12-15, 1997
R.-S., Tsay. 1993. An exact zero-skew clock routing algorithm. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 12, 2, 242--249.
Roberts, G. N. 1994. Adjustable buffer driver. U. S. Patent 5361003.
Rupesh S. Shelar, An efficent clustering algorithm for low power clock tree synthesis, Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA[doi>10.1145/1231996.1232037]
Su, Y.-S., Hon, W.-K., Yang, C.-C., Chang, S.-C., and Chang, Y.-J. 2010. Clock skew minimization in multi-voltage mode designs using adjustable delay buffers. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 29, 12, 1921--1930.
Takahashi, E., Kasai, Y., Murakawa, M., and Higuchi, T. 2003. A post-silicon clock timing adjustment using genetic algorithms. In Digest of Technical Papers of the Symposium on VLSI Circuits. 13--16.
Tam, S., Limaye, R. D., and Desai, U. N. 2003. Clock generation and distribution for the 130-nm itaniumr 2 processor with 6-mb on-die l3 cache. IEEE J. Solid-State Circ. 39, 4, 636--642.
Tam, S., Rusu, S., Desai, U. N., Kim, R., Zhang, J., and Young, I. 2000. Clock generation and distribution for the first ia-64 microprocessor. IEEE J. Solid-State Circ. 35, 11, 1545--1552.
Jeng-Liang Tsai , Tsung-Hao Chen , C. C.-P. Chen, Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.4, p.565-572, November 2006[doi>10.1109/TCAD.2004.825875]
Jeng-Liang Tsai , Lizheng Zhang, Statistical timing analysis driven post-silicon-tunable clock-tree synthesis, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.575-581, November 06-10, 2005, San Jose, CA
