<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set a__b__c__instr__return_group [add_wave_group a__b__c__instr__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/interrupt -into $a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_BRESP -into $a__b__c__instr__return_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_BREADY -into $a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_BVALID -into $a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_RRESP -into $a__b__c__instr__return_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_RDATA -into $a__b__c__instr__return_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_RREADY -into $a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_RVALID -into $a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_ARREADY -into $a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_ARVALID -into $a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_ARADDR -into $a__b__c__instr__return_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_WSTRB -into $a__b__c__instr__return_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_WDATA -into $a__b__c__instr__return_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_WREADY -into $a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_WVALID -into $a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_AWREADY -into $a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_AWVALID -into $a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_AWADDR -into $a__b__c__instr__return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_axil_macc_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/LENGTH_a -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/LENGTH_b -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/LENGTH_c -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/LENGTH_instr -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_a__b__c__instr__return_group [add_wave_group a__b__c__instr__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_INTERRUPT -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_BRESP -into $tb_a__b__c__instr__return_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_BREADY -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_BVALID -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_RRESP -into $tb_a__b__c__instr__return_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_RDATA -into $tb_a__b__c__instr__return_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_RREADY -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_RVALID -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_ARREADY -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_ARVALID -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_ARADDR -into $tb_a__b__c__instr__return_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_WSTRB -into $tb_a__b__c__instr__return_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_WDATA -into $tb_a__b__c__instr__return_group -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_WREADY -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_WVALID -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_AWREADY -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_AWVALID -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axil_macc_top/BUS1_AWADDR -into $tb_a__b__c__instr__return_group -radix hex&#xD;&#xA;## save_wave_config axil_macc.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 10 [n/a] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 10 [n/a] @ &quot;725000&quot;&#xD;&#xA;// RTL Simulation : 2 / 10 [n/a] @ &quot;1315000&quot;&#xD;&#xA;// RTL Simulation : 3 / 10 [n/a] @ &quot;1905000&quot;&#xD;&#xA;// RTL Simulation : 4 / 10 [n/a] @ &quot;2495000&quot;&#xD;&#xA;// RTL Simulation : 5 / 10 [n/a] @ &quot;3085000&quot;&#xD;&#xA;// RTL Simulation : 6 / 10 [n/a] @ &quot;3675000&quot;&#xD;&#xA;// RTL Simulation : 7 / 10 [n/a] @ &quot;4265000&quot;&#xD;&#xA;// RTL Simulation : 8 / 10 [n/a] @ &quot;4855000&quot;&#xD;&#xA;// RTL Simulation : 9 / 10 [n/a] @ &quot;5445000&quot;&#xD;&#xA;// RTL Simulation : 10 / 10 [n/a] @ &quot;6035000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 6095 ns : File &quot;C:/Users/lrluc/Documents/Academia/hardwareDescription/examples/axiLite/axiLite_hls/solution1/sim/verilog/axil_macc.autotb.v&quot; Line 289&#xD;&#xA;## quit" projectName="axiLite_hls" solutionName="solution1" date="2024-03-05T14:29:19.813+0000" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
