// Seed: 290103734
module module_0;
  parameter id_1 = 1;
  wire id_2 = id_2;
  wire id_3[-1 : 1 'b0];
endmodule
module module_1 #(
    parameter id_0 = 32'd56
) (
    input  uwire _id_0
    , id_4,
    input  wire  id_1,
    output wor   id_2
);
  assign id_4[id_0] = -1;
  module_0 modCall_1 ();
  assign id_4[id_0] = id_1;
endmodule
module module_2 #(
    parameter id_5 = 32'd52
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_5 = "";
  module_0 modCall_1 ();
  assign id_3[1?id_5 :-1'h0] = id_1;
  wire id_6;
endmodule
