{
  "module_name": "exynos5410.h",
  "hash_id": "fb4d5708a71fa86b7ad9493677c1c06713840d3a3a03a4358db57957f8af4b60",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/exynos5410.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_EXYNOS_5410_H\n#define _DT_BINDINGS_CLOCK_EXYNOS_5410_H\n\n \n#define CLK_FIN_PLL\t\t1\n#define CLK_FOUT_APLL\t\t2\n#define CLK_FOUT_CPLL\t\t3\n#define CLK_FOUT_MPLL\t\t4\n#define CLK_FOUT_BPLL\t\t5\n#define CLK_FOUT_KPLL\t\t6\n#define CLK_FOUT_EPLL\t\t7\n\n \n#define CLK_SCLK_UART0\t\t128\n#define CLK_SCLK_UART1\t\t129\n#define CLK_SCLK_UART2\t\t130\n#define CLK_SCLK_UART3\t\t131\n#define CLK_SCLK_MMC0\t\t132\n#define CLK_SCLK_MMC1\t\t133\n#define CLK_SCLK_MMC2\t\t134\n#define CLK_SCLK_USBD300\t150\n#define CLK_SCLK_USBD301\t151\n#define CLK_SCLK_USBPHY300\t152\n#define CLK_SCLK_USBPHY301\t153\n#define CLK_SCLK_PWM\t\t155\n\n \n#define CLK_UART0\t\t257\n#define CLK_UART1\t\t258\n#define CLK_UART2\t\t259\n#define CLK_UART3\t\t260\n#define CLK_I2C0\t\t261\n#define CLK_I2C1\t\t262\n#define CLK_I2C2\t\t263\n#define CLK_I2C3\t\t264\n#define CLK_USI0\t\t265\n#define CLK_USI1\t\t266\n#define CLK_USI2\t\t267\n#define CLK_USI3\t\t268\n#define CLK_TSADC\t\t270\n#define CLK_PWM\t\t\t279\n#define CLK_MCT\t\t\t315\n#define CLK_WDT\t\t\t316\n#define CLK_RTC\t\t\t317\n#define CLK_TMU\t\t\t318\n#define CLK_MMC0\t\t351\n#define CLK_MMC1\t\t352\n#define CLK_MMC2\t\t353\n#define CLK_PDMA0\t\t362\n#define CLK_PDMA1\t\t363\n#define CLK_USBH20\t\t365\n#define CLK_USBD300\t\t366\n#define CLK_USBD301\t\t367\n#define CLK_SSS\t\t\t471\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}