Analysis & Synthesis report for any_wave
Sun Apr 27 03:07:50 2025
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated
 14. Source assignments for square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated
 15. Source assignments for sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated
 16. Source assignments for triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated
 17. Parameter Settings for User Entity Instance: ax_debounce:ax_debounce_m1
 18. Parameter Settings for User Entity Instance: ax_debounce:ax_debounce_m2
 19. Parameter Settings for User Entity Instance: ax_debounce:ax_debounce_m3
 20. Parameter Settings for User Entity Instance: sin:Rom_sin|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: square:Rom_square|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: sawtooth:Rom_sawtooth|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: triangular:Rom_triangular|altsyncram:altsyncram_component
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "triangular:Rom_triangular"
 26. Port Connectivity Checks: "sawtooth:Rom_sawtooth"
 27. Port Connectivity Checks: "square:Rom_square"
 28. Port Connectivity Checks: "ax_debounce:ax_debounce_m3"
 29. Port Connectivity Checks: "count:count_m3"
 30. Port Connectivity Checks: "ax_debounce:ax_debounce_m2"
 31. Port Connectivity Checks: "count:count_m2"
 32. Port Connectivity Checks: "ax_debounce:ax_debounce_m1"
 33. Port Connectivity Checks: "count:count_m1"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 27 03:07:50 2025       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; any_wave                                    ;
; Top-level Entity Name              ; any_wave                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1                                           ;
;     Total combinational functions  ; 1                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 12                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16                                          ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; any_wave           ; any_wave           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; ip_config/sin.v                  ; yes             ; User Wizard-Generated File             ; D:/FPGAProject/any_wave/ip_config/sin.v                                      ;         ;
; ip_config/square.v               ; yes             ; User Wizard-Generated File             ; D:/FPGAProject/any_wave/ip_config/square.v                                   ;         ;
; ip_config/triangular.v           ; yes             ; User Wizard-Generated File             ; D:/FPGAProject/any_wave/ip_config/triangular.v                               ;         ;
; ip_config/sawtooth.v             ; yes             ; User Wizard-Generated File             ; D:/FPGAProject/any_wave/ip_config/sawtooth.v                                 ;         ;
; srv/any_wave.v                   ; yes             ; User Verilog HDL File                  ; D:/FPGAProject/any_wave/srv/any_wave.v                                       ;         ;
; srv/count.v                      ; yes             ; User Verilog HDL File                  ; D:/FPGAProject/any_wave/srv/count.v                                          ;         ;
; srv/ax_debounce.v                ; yes             ; User Verilog HDL File                  ; D:/FPGAProject/any_wave/srv/ax_debounce.v                                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_dha1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf                               ;         ;
; mif/sin_wave.mif                 ; yes             ; Auto-Found Memory Initialization File  ; D:/FPGAProject/any_wave/mif/sin_wave.mif                                     ;         ;
; db/altsyncram_kra1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf                               ;         ;
; mif/square_wave.mif              ; yes             ; Auto-Found Memory Initialization File  ; D:/FPGAProject/any_wave/mif/square_wave.mif                                  ;         ;
; db/altsyncram_s2b1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf                               ;         ;
; mif/sawtooth_wave.mif            ; yes             ; Auto-Found Memory Initialization File  ; D:/FPGAProject/any_wave/mif/sawtooth_wave.mif                                ;         ;
; db/altsyncram_s8b1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf                               ;         ;
; mif/triangular_wave.mif          ; yes             ; Auto-Found Memory Initialization File  ; D:/FPGAProject/any_wave/mif/triangular_wave.mif                              ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1     ;
;                                             ;       ;
; Total combinational functions               ; 1     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 12    ;
; Total memory bits                           ; 16    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; ~GND  ;
; Maximum fan-out                             ; 8     ;
; Total fan-out                               ; 36    ;
; Average fan-out                             ; 1.09  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; |any_wave                                 ; 1 (1)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 12   ; 0            ; |any_wave                                                                            ; any_wave        ; work         ;
;    |sin:Rom_sin|                          ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |any_wave|sin:Rom_sin                                                                ; sin             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |any_wave|sin:Rom_sin|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_dha1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |any_wave|sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated ; altsyncram_dha1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                            ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------+
; Name                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------+
; sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; ./mif/sin_wave.mif ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+------------------------+
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |any_wave|sawtooth:Rom_sawtooth     ; ip_config/sawtooth.v   ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |any_wave|sin:Rom_sin               ; ip_config/sin.v        ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |any_wave|square:Rom_square         ; ip_config/square.v     ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |any_wave|triangular:Rom_triangular ; ip_config/triangular.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                             ;
+-------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                         ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------+----------------------------------------+
; rden                                                                                                  ; Stuck at VCC due to stuck port data_in ;
; triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|rden_a_store ; Lost fanout                            ;
; sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|rden_a_store     ; Lost fanout                            ;
; square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|rden_a_store         ; Lost fanout                            ;
; sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|rden_a_store               ; Lost fanout                            ;
; count:count_m2|data[0..3]                                                                             ; Stuck at GND due to stuck port clear   ;
; ax_debounce:ax_debounce_m2|button_negedge                                                             ; Lost fanout                            ;
; ax_debounce:ax_debounce_m2|button_out_d0                                                              ; Lost fanout                            ;
; ax_debounce:ax_debounce_m2|button_out                                                                 ; Lost fanout                            ;
; count:count_m1|data[0..3]                                                                             ; Stuck at GND due to stuck port clear   ;
; ax_debounce:ax_debounce_m1|button_negedge                                                             ; Lost fanout                            ;
; ax_debounce:ax_debounce_m1|button_out_d0                                                              ; Lost fanout                            ;
; ax_debounce:ax_debounce_m1|button_out                                                                 ; Lost fanout                            ;
; ax_debounce:ax_debounce_m2|DFF1                                                                       ; Lost fanout                            ;
; ax_debounce:ax_debounce_m2|DFF2                                                                       ; Lost fanout                            ;
; ax_debounce:ax_debounce_m2|q_reg[0..31]                                                               ; Lost fanout                            ;
; ax_debounce:ax_debounce_m1|DFF1                                                                       ; Lost fanout                            ;
; ax_debounce:ax_debounce_m1|DFF2                                                                       ; Lost fanout                            ;
; ax_debounce:ax_debounce_m1|q_reg[0..31]                                                               ; Lost fanout                            ;
; Total Number of Removed Registers = 87                                                                ;                                        ;
+-------------------------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                 ;
+------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; Register name          ; Reason for Removal        ; Registers Removed due to This Register                                                                 ;
+------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; count:count_m2|data[3] ; Stuck at GND              ; ax_debounce:ax_debounce_m2|button_negedge,                                                             ;
;                        ; due to stuck port clear   ; ax_debounce:ax_debounce_m2|button_out_d0, ax_debounce:ax_debounce_m2|button_out,                       ;
;                        ;                           ; ax_debounce:ax_debounce_m2|DFF2, ax_debounce:ax_debounce_m2|q_reg[31],                                 ;
;                        ;                           ; ax_debounce:ax_debounce_m2|q_reg[30], ax_debounce:ax_debounce_m2|q_reg[19],                            ;
;                        ;                           ; ax_debounce:ax_debounce_m2|q_reg[18], ax_debounce:ax_debounce_m2|q_reg[17],                            ;
;                        ;                           ; ax_debounce:ax_debounce_m2|q_reg[16], ax_debounce:ax_debounce_m2|q_reg[14],                            ;
;                        ;                           ; ax_debounce:ax_debounce_m2|q_reg[9], ax_debounce:ax_debounce_m2|q_reg[6]                               ;
; count:count_m1|data[3] ; Stuck at GND              ; ax_debounce:ax_debounce_m1|button_negedge,                                                             ;
;                        ; due to stuck port clear   ; ax_debounce:ax_debounce_m1|button_out_d0, ax_debounce:ax_debounce_m1|button_out,                       ;
;                        ;                           ; ax_debounce:ax_debounce_m1|DFF2, ax_debounce:ax_debounce_m1|q_reg[31],                                 ;
;                        ;                           ; ax_debounce:ax_debounce_m1|q_reg[30], ax_debounce:ax_debounce_m1|q_reg[19],                            ;
;                        ;                           ; ax_debounce:ax_debounce_m1|q_reg[18], ax_debounce:ax_debounce_m1|q_reg[17],                            ;
;                        ;                           ; ax_debounce:ax_debounce_m1|q_reg[16], ax_debounce:ax_debounce_m1|q_reg[14],                            ;
;                        ;                           ; ax_debounce:ax_debounce_m1|q_reg[9], ax_debounce:ax_debounce_m1|q_reg[6]                               ;
; rden                   ; Stuck at VCC              ; triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|rden_a_store, ;
;                        ; due to stuck port data_in ; sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|rden_a_store,     ;
;                        ;                           ; square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|rden_a_store,         ;
;                        ;                           ; sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|rden_a_store                ;
+------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ax_debounce:ax_debounce_m1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
; FREQ           ; 50    ; Signed Integer                                 ;
; MAX_TIME       ; 20    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ax_debounce:ax_debounce_m2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
; FREQ           ; 50    ; Signed Integer                                 ;
; MAX_TIME       ; 20    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ax_debounce:ax_debounce_m3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
; FREQ           ; 50    ; Signed Integer                                 ;
; MAX_TIME       ; 20    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sin:Rom_sin|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Signed Integer               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ./mif/sin_wave.mif   ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_dha1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square:Rom_square|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------+
; Parameter Name                     ; Value                 ; Type                              ;
+------------------------------------+-----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                           ;
; OPERATION_MODE                     ; ROM                   ; Untyped                           ;
; WIDTH_A                            ; 8                     ; Signed Integer                    ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                    ;
; NUMWORDS_A                         ; 256                   ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                           ;
; WIDTH_B                            ; 1                     ; Untyped                           ;
; WIDTHAD_B                          ; 1                     ; Untyped                           ;
; NUMWORDS_B                         ; 1                     ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                           ;
; BYTE_SIZE                          ; 8                     ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                           ;
; INIT_FILE                          ; ./mif/square_wave.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_kra1       ; Untyped                           ;
+------------------------------------+-----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sawtooth:Rom_sawtooth|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+-------------------------------------+
; Parameter Name                     ; Value                   ; Type                                ;
+------------------------------------+-------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                             ;
; OPERATION_MODE                     ; ROM                     ; Untyped                             ;
; WIDTH_A                            ; 8                       ; Signed Integer                      ;
; WIDTHAD_A                          ; 8                       ; Signed Integer                      ;
; NUMWORDS_A                         ; 256                     ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                             ;
; WIDTH_B                            ; 1                       ; Untyped                             ;
; WIDTHAD_B                          ; 1                       ; Untyped                             ;
; NUMWORDS_B                         ; 1                       ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                             ;
; BYTE_SIZE                          ; 8                       ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                             ;
; INIT_FILE                          ; ./mif/sawtooth_wave.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_s2b1         ; Untyped                             ;
+------------------------------------+-------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: triangular:Rom_triangular|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+---------------------------------------+
; Parameter Name                     ; Value                     ; Type                                  ;
+------------------------------------+---------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                               ;
; OPERATION_MODE                     ; ROM                       ; Untyped                               ;
; WIDTH_A                            ; 8                         ; Signed Integer                        ;
; WIDTHAD_A                          ; 8                         ; Signed Integer                        ;
; NUMWORDS_A                         ; 256                       ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                               ;
; WIDTH_B                            ; 1                         ; Untyped                               ;
; WIDTHAD_B                          ; 1                         ; Untyped                               ;
; NUMWORDS_B                         ; 1                         ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                               ;
; BYTE_SIZE                          ; 8                         ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                               ;
; INIT_FILE                          ; ./mif/triangular_wave.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_s8b1           ; Untyped                               ;
+------------------------------------+---------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 4                                                         ;
; Entity Instance                           ; sin:Rom_sin|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 256                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; square:Rom_square|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 256                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; sawtooth:Rom_sawtooth|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 256                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; triangular:Rom_triangular|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 256                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "triangular:Rom_triangular"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sawtooth:Rom_sawtooth"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "square:Rom_square"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ax_debounce:ax_debounce_m3"      ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; button_posedge ; Output ; Info     ; Explicitly unconnected ;
; button_out     ; Output ; Info     ; Explicitly unconnected ;
+----------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count:count_m3"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; t    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ax_debounce:ax_debounce_m2"      ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; button_posedge ; Output ; Info     ; Explicitly unconnected ;
; button_out     ; Output ; Info     ; Explicitly unconnected ;
+----------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count:count_m2"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; t    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ax_debounce:ax_debounce_m1"      ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; button_posedge ; Output ; Info     ; Explicitly unconnected ;
; button_out     ; Output ; Info     ; Explicitly unconnected ;
+----------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count:count_m1"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; t    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 12                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Apr 27 03:07:42 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off any_wave -c any_wave
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ip_config/sin.v
    Info (12023): Found entity 1: sin File: D:/FPGAProject/any_wave/ip_config/sin.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_config/square.v
    Info (12023): Found entity 1: square File: D:/FPGAProject/any_wave/ip_config/square.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_config/triangular.v
    Info (12023): Found entity 1: triangular File: D:/FPGAProject/any_wave/ip_config/triangular.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_config/sawtooth.v
    Info (12023): Found entity 1: sawtooth File: D:/FPGAProject/any_wave/ip_config/sawtooth.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file srv/any_wave.v
    Info (12023): Found entity 1: any_wave File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file srv/count.v
    Info (12023): Found entity 1: count File: D:/FPGAProject/any_wave/srv/count.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file srv/ax_debounce.v
    Info (12023): Found entity 1: ax_debounce File: D:/FPGAProject/any_wave/srv/ax_debounce.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at any_wave.v(23): created implicit net for "rst_n" File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at any_wave.v(24): created implicit net for "button1_negedge" File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at any_wave.v(45): created implicit net for "button2_negedge" File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at any_wave.v(66): created implicit net for "button3_negedge" File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 66
Info (12127): Elaborating entity "any_wave" for the top level hierarchy
Warning (10270): Verilog HDL Case Statement warning at any_wave.v(121): incomplete case statement has no default case item File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 121
Warning (10240): Verilog HDL Always Construct warning at any_wave.v(119): inferring latch(es) for variable "dout_temp", which holds its previous value in one or more paths through the always construct File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Info (10041): Inferred latch for "dout_temp[0]" at any_wave.v(119) File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Info (10041): Inferred latch for "dout_temp[1]" at any_wave.v(119) File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Info (10041): Inferred latch for "dout_temp[2]" at any_wave.v(119) File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Info (10041): Inferred latch for "dout_temp[3]" at any_wave.v(119) File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Info (10041): Inferred latch for "dout_temp[4]" at any_wave.v(119) File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Info (10041): Inferred latch for "dout_temp[5]" at any_wave.v(119) File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Info (10041): Inferred latch for "dout_temp[6]" at any_wave.v(119) File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Info (10041): Inferred latch for "dout_temp[7]" at any_wave.v(119) File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Info (12128): Elaborating entity "count" for hierarchy "count:count_m1" File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 28
Info (12128): Elaborating entity "ax_debounce" for hierarchy "ax_debounce:ax_debounce_m1" File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 37
Info (12128): Elaborating entity "sin" for hierarchy "sin:Rom_sin" File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 86
Info (12128): Elaborating entity "altsyncram" for hierarchy "sin:Rom_sin|altsyncram:altsyncram_component" File: D:/FPGAProject/any_wave/ip_config/sin.v Line: 84
Info (12130): Elaborated megafunction instantiation "sin:Rom_sin|altsyncram:altsyncram_component" File: D:/FPGAProject/any_wave/ip_config/sin.v Line: 84
Info (12133): Instantiated megafunction "sin:Rom_sin|altsyncram:altsyncram_component" with the following parameter: File: D:/FPGAProject/any_wave/ip_config/sin.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/sin_wave.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dha1.tdf
    Info (12023): Found entity 1: altsyncram_dha1 File: D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dha1" for hierarchy "sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "square" for hierarchy "square:Rom_square" File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "square:Rom_square|altsyncram:altsyncram_component" File: D:/FPGAProject/any_wave/ip_config/square.v Line: 84
Info (12130): Elaborated megafunction instantiation "square:Rom_square|altsyncram:altsyncram_component" File: D:/FPGAProject/any_wave/ip_config/square.v Line: 84
Info (12133): Instantiated megafunction "square:Rom_square|altsyncram:altsyncram_component" with the following parameter: File: D:/FPGAProject/any_wave/ip_config/square.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/square_wave.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kra1.tdf
    Info (12023): Found entity 1: altsyncram_kra1 File: D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kra1" for hierarchy "square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sawtooth" for hierarchy "sawtooth:Rom_sawtooth" File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 101
Info (12128): Elaborating entity "altsyncram" for hierarchy "sawtooth:Rom_sawtooth|altsyncram:altsyncram_component" File: D:/FPGAProject/any_wave/ip_config/sawtooth.v Line: 84
Info (12130): Elaborated megafunction instantiation "sawtooth:Rom_sawtooth|altsyncram:altsyncram_component" File: D:/FPGAProject/any_wave/ip_config/sawtooth.v Line: 84
Info (12133): Instantiated megafunction "sawtooth:Rom_sawtooth|altsyncram:altsyncram_component" with the following parameter: File: D:/FPGAProject/any_wave/ip_config/sawtooth.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/sawtooth_wave.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s2b1.tdf
    Info (12023): Found entity 1: altsyncram_s2b1 File: D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s2b1" for hierarchy "sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "triangular" for hierarchy "triangular:Rom_triangular" File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 108
Info (12128): Elaborating entity "altsyncram" for hierarchy "triangular:Rom_triangular|altsyncram:altsyncram_component" File: D:/FPGAProject/any_wave/ip_config/triangular.v Line: 84
Info (12130): Elaborated megafunction instantiation "triangular:Rom_triangular|altsyncram:altsyncram_component" File: D:/FPGAProject/any_wave/ip_config/triangular.v Line: 84
Info (12133): Instantiated megafunction "triangular:Rom_triangular|altsyncram:altsyncram_component" with the following parameter: File: D:/FPGAProject/any_wave/ip_config/triangular.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/triangular_wave.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s8b1.tdf
    Info (12023): Found entity 1: altsyncram_s8b1 File: D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s8b1" for hierarchy "triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "address[7]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[6]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[5]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[4]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[3]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[2]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[1]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[0]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "address[7]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[6]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[5]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[4]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[3]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[2]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[1]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[0]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "address[7]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[6]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[5]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[4]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[3]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[2]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[1]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[0]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "address[7]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[6]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[5]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[4]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[3]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[2]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[1]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[0]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "address[7]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[6]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[5]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[4]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[3]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[2]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[1]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[0]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "address[7]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[6]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[5]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[4]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[3]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[2]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[1]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[0]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 23
    Warning (12110): Net "address[7]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[6]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[5]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[4]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[3]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[2]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[1]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
    Warning (12110): Net "address[0]" is missing source, defaulting to GND File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 11
Warning (14026): LATCH primitive "dout_temp[3]" is permanently enabled File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Warning (14026): LATCH primitive "dout_temp[4]" is permanently enabled File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Warning (14026): LATCH primitive "dout_temp[5]" is permanently enabled File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Warning (14026): LATCH primitive "dout_temp[6]" is permanently enabled File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Warning (14026): LATCH primitive "dout_temp[7]" is permanently enabled File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Warning (14026): LATCH primitive "dout_temp[1]" is permanently enabled File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Warning (14026): LATCH primitive "dout_temp[0]" is permanently enabled File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Warning (14026): LATCH primitive "dout_temp[2]" is permanently enabled File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 119
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|q_a[0]" File: D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf Line: 36
        Warning (14320): Synthesized away node "triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|q_a[1]" File: D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf Line: 58
        Warning (14320): Synthesized away node "triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|q_a[2]" File: D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf Line: 80
        Warning (14320): Synthesized away node "triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|q_a[3]" File: D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf Line: 102
        Warning (14320): Synthesized away node "triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|q_a[4]" File: D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf Line: 124
        Warning (14320): Synthesized away node "triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|q_a[5]" File: D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf Line: 146
        Warning (14320): Synthesized away node "triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|q_a[6]" File: D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf Line: 168
        Warning (14320): Synthesized away node "triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|q_a[7]" File: D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf Line: 190
        Warning (14320): Synthesized away node "sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[0]" File: D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf Line: 36
        Warning (14320): Synthesized away node "sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[1]" File: D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf Line: 58
        Warning (14320): Synthesized away node "sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[2]" File: D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf Line: 80
        Warning (14320): Synthesized away node "sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[3]" File: D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf Line: 102
        Warning (14320): Synthesized away node "sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[4]" File: D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf Line: 124
        Warning (14320): Synthesized away node "sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[5]" File: D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf Line: 146
        Warning (14320): Synthesized away node "sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[6]" File: D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf Line: 168
        Warning (14320): Synthesized away node "sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|q_a[7]" File: D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf Line: 190
        Warning (14320): Synthesized away node "square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|q_a[0]" File: D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf Line: 36
        Warning (14320): Synthesized away node "square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|q_a[1]" File: D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf Line: 58
        Warning (14320): Synthesized away node "square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|q_a[2]" File: D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf Line: 80
        Warning (14320): Synthesized away node "square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|q_a[3]" File: D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf Line: 102
        Warning (14320): Synthesized away node "square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|q_a[4]" File: D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf Line: 124
        Warning (14320): Synthesized away node "square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|q_a[5]" File: D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf Line: 146
        Warning (14320): Synthesized away node "square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|q_a[6]" File: D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf Line: 168
        Warning (14320): Synthesized away node "square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|q_a[7]" File: D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf Line: 190
Info (17049): 78 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "sin:Rom_sin|altsyncram:altsyncram_component|altsyncram_dha1:auto_generated|ALTSYNCRAM" File: D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf Line: 31
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key1" File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 3
    Warning (15610): No output dependent on input pin "key2" File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 4
    Warning (15610): No output dependent on input pin "key3" File: D:/FPGAProject/any_wave/srv/any_wave.v Line: 5
Info (21057): Implemented 21 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 1 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 4757 megabytes
    Info: Processing ended: Sun Apr 27 03:07:50 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:15


