===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1501 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2377 ( 16.0%)    0.2377 ( 20.7%)  FIR Parser
    0.9960 ( 66.8%)    0.6562 ( 57.1%)  'firrtl.circuit' Pipeline
    0.1678 ( 11.3%)    0.0985 (  8.6%)    'firrtl.module' Pipeline
    0.1507 ( 10.1%)    0.0915 (  8.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0170 (  1.1%)    0.0101 (  0.9%)      LowerCHIRRTLPass
    0.0174 (  1.2%)    0.0174 (  1.5%)    InferWidths
    0.0511 (  3.4%)    0.0511 (  4.4%)    InferResets
    0.0022 (  0.1%)    0.0022 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0017 (  0.1%)    0.0017 (  0.1%)    PrefixModules
    0.0588 (  3.9%)    0.0588 (  5.1%)    LowerFIRRTLTypes
    0.5146 ( 34.5%)    0.2733 ( 23.8%)    'firrtl.module' Pipeline
    0.0736 (  4.9%)    0.0411 (  3.6%)      ExpandWhens
    0.0015 (  0.1%)    0.0009 (  0.1%)      RemoveResets
    0.4395 ( 29.5%)    0.2312 ( 20.1%)      Canonicalizer
    0.0212 (  1.4%)    0.0212 (  1.8%)    Inliner
    0.0286 (  1.9%)    0.0286 (  2.5%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0945 (  6.3%)    0.0945 (  8.2%)    'firrtl.module' Pipeline
    0.0945 (  6.3%)    0.0945 (  8.2%)      Canonicalizer
    0.0081 (  0.5%)    0.0081 (  0.7%)    CreateSiFiveMetadata
    0.0025 (  0.2%)    0.0025 (  0.2%)    EmitOMIR
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0792 (  5.3%)    0.0792 (  6.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1114 (  7.5%)    0.1114 (  9.7%)  'hw.module' Pipeline
    0.0130 (  0.9%)    0.0130 (  1.1%)    HWCleanup
    0.0259 (  1.7%)    0.0259 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0578 (  3.9%)    0.0578 (  5.0%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0138 (  0.9%)    0.0138 (  1.2%)    PrettifyVerilog
    0.0646 (  4.3%)    0.0646 (  5.6%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.4900 (100.0%)    1.1501 (100.0%)  Total

{
  totalTime: 1.167,
  maxMemory: 70352896
}
