read_verilog ../top_mem.v
synth -top top
