// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2022.2/1008433 Production Release
//  HLS Date:       Fri Aug 19 18:40:59 PDT 2022
// 
//  Generated by:   
//  
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    SgdLR_sw_ram_nangate_45nm_separate_beh_RAM_separateRW_rport_1_200_16_8_0_1_0_0_0_1_1_16_200_1_1_gen
// ------------------------------------------------------------------


module SgdLR_sw_ram_nangate_45nm_separate_beh_RAM_separateRW_rport_1_200_16_8_0_1_0_0_0_1_1_16_200_1_1_gen
    (
  data_out, re, addr_rd, addr_rd_d, re_d, data_out_d
);
  input [15:0] data_out;
  output re;
  output [7:0] addr_rd;
  input [7:0] addr_rd_d;
  input re_d;
  output [15:0] data_out_d;



  // Interconnect Declarations for Component Instantiations 
  assign data_out_d = data_out;
  assign re = (re_d);
  assign addr_rd = (addr_rd_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    SgdLR_sw_core_core_fsm
//  FSM Module
// ------------------------------------------------------------------


module SgdLR_sw_core_core_fsm (
  clk, rst, fsm_output, INIT_LOOP_C_1_tr0, DOT_LOOP_C_3_tr0, GRAD_LOOP_C_4_tr0, SAMPLE_LOOP_C_2_tr0,
      SAMPLE_LOOP_C_2_tr1
);
  input clk;
  input rst;
  output [16:0] fsm_output;
  reg [16:0] fsm_output;
  input INIT_LOOP_C_1_tr0;
  input DOT_LOOP_C_3_tr0;
  input GRAD_LOOP_C_4_tr0;
  input SAMPLE_LOOP_C_2_tr0;
  input SAMPLE_LOOP_C_2_tr1;


  // FSM State Type Declaration for SgdLR_sw_core_core_fsm_1
  parameter
    main_C_0 = 5'd0,
    INIT_LOOP_C_0 = 5'd1,
    INIT_LOOP_C_1 = 5'd2,
    SAMPLE_LOOP_C_0 = 5'd3,
    DOT_LOOP_C_0 = 5'd4,
    DOT_LOOP_C_1 = 5'd5,
    DOT_LOOP_C_2 = 5'd6,
    DOT_LOOP_C_3 = 5'd7,
    SAMPLE_LOOP_C_1 = 5'd8,
    GRAD_LOOP_C_0 = 5'd9,
    GRAD_LOOP_C_1 = 5'd10,
    GRAD_LOOP_C_2 = 5'd11,
    GRAD_LOOP_C_3 = 5'd12,
    GRAD_LOOP_C_4 = 5'd13,
    SAMPLE_LOOP_C_2 = 5'd14,
    EPOCH_LOOP_C_0 = 5'd15,
    main_C_1 = 5'd16;

  reg [4:0] state_var;
  reg [4:0] state_var_NS;


  // Interconnect Declarations for Component Instantiations 
  always @(*)
  begin : SgdLR_sw_core_core_fsm_1
    case (state_var)
      INIT_LOOP_C_0 : begin
        fsm_output = 17'b00000000000000010;
        state_var_NS = INIT_LOOP_C_1;
      end
      INIT_LOOP_C_1 : begin
        fsm_output = 17'b00000000000000100;
        if ( INIT_LOOP_C_1_tr0 ) begin
          state_var_NS = SAMPLE_LOOP_C_0;
        end
        else begin
          state_var_NS = INIT_LOOP_C_0;
        end
      end
      SAMPLE_LOOP_C_0 : begin
        fsm_output = 17'b00000000000001000;
        state_var_NS = DOT_LOOP_C_0;
      end
      DOT_LOOP_C_0 : begin
        fsm_output = 17'b00000000000010000;
        state_var_NS = DOT_LOOP_C_1;
      end
      DOT_LOOP_C_1 : begin
        fsm_output = 17'b00000000000100000;
        state_var_NS = DOT_LOOP_C_2;
      end
      DOT_LOOP_C_2 : begin
        fsm_output = 17'b00000000001000000;
        state_var_NS = DOT_LOOP_C_3;
      end
      DOT_LOOP_C_3 : begin
        fsm_output = 17'b00000000010000000;
        if ( DOT_LOOP_C_3_tr0 ) begin
          state_var_NS = SAMPLE_LOOP_C_1;
        end
        else begin
          state_var_NS = DOT_LOOP_C_0;
        end
      end
      SAMPLE_LOOP_C_1 : begin
        fsm_output = 17'b00000000100000000;
        state_var_NS = GRAD_LOOP_C_0;
      end
      GRAD_LOOP_C_0 : begin
        fsm_output = 17'b00000001000000000;
        state_var_NS = GRAD_LOOP_C_1;
      end
      GRAD_LOOP_C_1 : begin
        fsm_output = 17'b00000010000000000;
        state_var_NS = GRAD_LOOP_C_2;
      end
      GRAD_LOOP_C_2 : begin
        fsm_output = 17'b00000100000000000;
        state_var_NS = GRAD_LOOP_C_3;
      end
      GRAD_LOOP_C_3 : begin
        fsm_output = 17'b00001000000000000;
        state_var_NS = GRAD_LOOP_C_4;
      end
      GRAD_LOOP_C_4 : begin
        fsm_output = 17'b00010000000000000;
        if ( GRAD_LOOP_C_4_tr0 ) begin
          state_var_NS = SAMPLE_LOOP_C_2;
        end
        else begin
          state_var_NS = GRAD_LOOP_C_0;
        end
      end
      SAMPLE_LOOP_C_2 : begin
        fsm_output = 17'b00100000000000000;
        if ( SAMPLE_LOOP_C_2_tr0 ) begin
          state_var_NS = main_C_1;
        end
        else if ( SAMPLE_LOOP_C_2_tr1 ) begin
          state_var_NS = SAMPLE_LOOP_C_0;
        end
        else begin
          state_var_NS = EPOCH_LOOP_C_0;
        end
      end
      EPOCH_LOOP_C_0 : begin
        fsm_output = 17'b01000000000000000;
        state_var_NS = SAMPLE_LOOP_C_0;
      end
      main_C_1 : begin
        fsm_output = 17'b10000000000000000;
        state_var_NS = main_C_0;
      end
      // main_C_0
      default : begin
        fsm_output = 17'b00000000000000001;
        state_var_NS = INIT_LOOP_C_0;
      end
    endcase
  end

  always @(posedge clk) begin
    if ( rst ) begin
      state_var <= main_C_0;
    end
    else begin
      state_var <= state_var_NS;
    end
  end

endmodule

// ------------------------------------------------------------------
//  Design Unit:    SgdLR_sw_core
// ------------------------------------------------------------------


module SgdLR_sw_core (
  clk, rst, data_triosy_lz, label_rsc_dat, label_triosy_lz, theta_rsc_zout, theta_rsc_lzout,
      theta_rsc_zin, theta_triosy_lz, data_rsci_addr_rd_d, data_rsci_re_d, data_rsci_data_out_d
);
  input clk;
  input rst;
  output data_triosy_lz;
  input [159:0] label_rsc_dat;
  output label_triosy_lz;
  output [159:0] theta_rsc_zout;
  output theta_rsc_lzout;
  input [159:0] theta_rsc_zin;
  output theta_triosy_lz;
  output [7:0] data_rsci_addr_rd_d;
  output data_rsci_re_d;
  input [15:0] data_rsci_data_out_d;


  // Interconnect Declarations
  wire [159:0] label_rsci_idat;
  wire [159:0] theta_rsci_din;
  wire [16:0] fsm_output;
  wire UPD_LOOP_or_tmp;
  wire and_dcpl_5;
  wire or_dcpl_16;
  wire or_dcpl_19;
  wire and_dcpl_12;
  wire or_dcpl_34;
  wire and_dcpl_33;
  wire or_tmp_63;
  reg GRAD_LOOP_GRAD_LOOP_nor_itm;
  reg UPD_LOOP_nor_7_itm;
  reg UPD_LOOP_nor_4_itm;
  reg UPD_LOOP_nor_2_itm;
  reg UPD_LOOP_nor_1_itm;
  wire INIT_LOOP_nor_12;
  wire INIT_LOOP_nor_14;
  wire INIT_LOOP_nor_10;
  wire INIT_LOOP_nor_16;
  reg [3:0] DOT_LOOP_i_3_0_sva;
  reg DOT_LOOP_slc_DOT_LOOP_acc_3_itm;
  reg UPD_LOOP_UPD_LOOP_and_2_itm;
  reg UPD_LOOP_UPD_LOOP_and_4_itm;
  reg UPD_LOOP_UPD_LOOP_and_5_itm;
  reg UPD_LOOP_UPD_LOOP_and_6_itm;
  reg UPD_LOOP_UPD_LOOP_and_8_itm;
  reg reg_theta_triosy_obj_ld_cse;
  reg [6:0] dotProduct_acc_sva_15_9;
  reg [159:0] UPD_LOOP_io_read_theta_rsc_sdt_sva;
  wire UPD_LOOP_nor_7_itm_1;
  wire UPD_LOOP_nor_4_itm_1;
  wire UPD_LOOP_nor_2_itm_1;
  wire UPD_LOOP_nor_1_itm_mx0w0;
  reg [4:0] SAMPLE_LOOP_x_acc_psp_sva;
  reg [4:0] SAMPLE_LOOP_training_id_4_0_sva;
  reg [3:0] GRAD_LOOP_i_3_0_sva;
  wire [15:0] z_out;
  wire [6:0] z_out_4;
  wire [5:0] z_out_5;
  wire [6:0] nl_z_out_5;
  reg EPOCH_LOOP_epoch_0_sva;
  reg [5:0] SAMPLE_LOOP_e_acc_psp_sva;
  reg [3:0] UPD_LOOP_i_3_0_sva_1;
  reg [15:0] DOT_LOOP_mux_itm;
  reg [15:0] DOT_LOOP_asn_4_itm;
  wire dotProduct_acc_sva_mx0c2;
  wire [3:0] GRAD_LOOP_i_3_0_sva_2;
  wire [4:0] nl_GRAD_LOOP_i_3_0_sva_2;
  wire [5:0] SigmoidApprox_y_14_9_lpi_3_dfm_2;
  reg SigmoidApprox_y_14_9_lpi_3_dfm_1_0;
  wire [1:0] SigmoidApprox_y_8_0_lpi_3_dfm_2_8_7;
  reg [1:0] dotProduct_acc_sva_8_7;
  wire [1:0] SigmoidApprox_y_8_0_lpi_3_dfm_2_6_5;
  reg [1:0] dotProduct_acc_sva_6_5;
  wire [1:0] SigmoidApprox_y_8_0_lpi_3_dfm_2_4_3;
  wire DOT_LOOP_or_cse;
  wire INIT_LOOP_and_1_cse;
  reg [1:0] dotProduct_acc_sva_4_3;
  wire [1:0] SigmoidApprox_y_8_0_lpi_3_dfm_2_2_1;
  wire SigmoidApprox_y_8_0_lpi_3_dfm_2_0;
  reg [1:0] dotProduct_acc_sva_2_1;
  reg dotProduct_acc_sva_0;
  wire or_150_cse;
  wire or_155_cse;
  wire and_170_cse;
  wire [5:0] SAMPLE_LOOP_label_q_mux_itm;
  wire SigmoidApprox_acc_1_itm_14;
  wire z_out_3_3;

  wire[3:0] INIT_LOOP_k_INIT_LOOP_k_mux_nl;
  wire nor_21_nl;
  wire dotProduct_acc_not_2_nl;
  wire[1:0] INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_2_nl;
  wire not_95_nl;
  wire[1:0] INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_3_nl;
  wire not_96_nl;
  wire[1:0] INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_nl;
  wire not_97_nl;
  wire[1:0] INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_1_nl;
  wire not_98_nl;
  wire INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_4_nl;
  wire SigmoidApprox_SigmoidApprox_and_10_nl;
  wire[25:0] mul_nl;
  wire signed [31:0] nl_mul_nl;
  wire[5:0] q6_10_mul_prod_mux_7_nl;
  wire q6_10_mul_prod_mux_8_nl;
  wire[1:0] q6_10_mul_prod_mux_9_nl;
  wire[1:0] q6_10_mul_prod_mux_10_nl;
  wire[1:0] q6_10_mul_prod_mux_11_nl;
  wire[1:0] q6_10_mul_prod_mux_12_nl;
  wire q6_10_mul_prod_mux_13_nl;
  wire DOT_LOOP_or_3_nl;
  wire SigmoidApprox_if_1_mux_1_nl;
  wire nand_nl;
  wire[3:0] GRAD_LOOP_acc_nl;
  wire[4:0] nl_GRAD_LOOP_acc_nl;
  wire SigmoidApprox_if_not_5_nl;
  wire SigmoidApprox_if_not_6_nl;
  wire SigmoidApprox_if_not_7_nl;
  wire SigmoidApprox_if_not_8_nl;
  wire[14:0] SigmoidApprox_acc_1_nl;
  wire[15:0] nl_SigmoidApprox_acc_1_nl;
  wire SigmoidApprox_if_not_2_nl;
  wire DOT_LOOP_mux_2_nl;
  wire[16:0] acc_nl;
  wire[17:0] nl_acc_nl;
  wire[6:0] DOT_LOOP_mux_20_nl;
  wire[1:0] DOT_LOOP_mux_21_nl;
  wire[1:0] DOT_LOOP_mux_22_nl;
  wire[1:0] DOT_LOOP_mux_23_nl;
  wire[1:0] DOT_LOOP_mux_24_nl;
  wire DOT_LOOP_mux_25_nl;
  wire DOT_LOOP_or_4_nl;
  wire[15:0] DOT_LOOP_mux_26_nl;
  wire[3:0] INIT_LOOP_acc_nl;
  wire[4:0] nl_INIT_LOOP_acc_nl;
  wire[2:0] INIT_LOOP_mux_5_nl;
  wire[7:0] acc_2_nl;
  wire[8:0] nl_acc_2_nl;
  wire[3:0] SAMPLE_LOOP_x_SAMPLE_LOOP_x_and_1_nl;
  wire[3:0] SAMPLE_LOOP_x_mux_2_nl;
  wire SAMPLE_LOOP_x_not_1_nl;
  wire SAMPLE_LOOP_x_mux1h_4_nl;
  wire[1:0] SAMPLE_LOOP_x_mux1h_5_nl;
  wire SAMPLE_LOOP_x_or_3_nl;
  wire[1:0] and_263_nl;
  wire[1:0] SAMPLE_LOOP_x_mux_3_nl;
  wire nor_36_nl;
  wire[2:0] SAMPLE_LOOP_x_mux1h_6_nl;
  wire SAMPLE_LOOP_x_and_2_nl;
  wire[4:0] UPD_LOOP_mux1h_1_nl;
  wire or_160_nl;

  // Interconnect Declarations for Component Instantiations 
  wire  nl_theta_rsci_ldout;
  assign nl_theta_rsci_ldout = (fsm_output[1]) | (fsm_output[12]);
  wire[15:0] INIT_LOOP_mux1h_9_nl;
  wire[15:0] INIT_LOOP_and_nl;
  wire INIT_LOOP_INIT_LOOP_nand_8_nl;
  wire and_111_nl;
  wire and_113_nl;
  wire[15:0] INIT_LOOP_mux1h_8_nl;
  wire[15:0] INIT_LOOP_INIT_LOOP_and_25_nl;
  wire INIT_LOOP_INIT_LOOP_nand_7_nl;
  wire and_105_nl;
  wire and_107_nl;
  wire[15:0] INIT_LOOP_mux1h_7_nl;
  wire[15:0] INIT_LOOP_INIT_LOOP_and_23_nl;
  wire INIT_LOOP_INIT_LOOP_nand_5_nl;
  wire and_99_nl;
  wire and_101_nl;
  wire[15:0] INIT_LOOP_mux1h_6_nl;
  wire[15:0] INIT_LOOP_INIT_LOOP_and_21_nl;
  wire INIT_LOOP_INIT_LOOP_nand_3_nl;
  wire and_93_nl;
  wire and_95_nl;
  wire[15:0] INIT_LOOP_mux1h_5_nl;
  wire[15:0] INIT_LOOP_INIT_LOOP_and_19_nl;
  wire INIT_LOOP_INIT_LOOP_nand_1_nl;
  wire and_87_nl;
  wire and_89_nl;
  wire[15:0] INIT_LOOP_mux1h_4_nl;
  wire[15:0] INIT_LOOP_INIT_LOOP_and_18_nl;
  wire INIT_LOOP_INIT_LOOP_nand_nl;
  wire and_81_nl;
  wire and_83_nl;
  wire[15:0] INIT_LOOP_mux1h_3_nl;
  wire[15:0] INIT_LOOP_INIT_LOOP_and_20_nl;
  wire INIT_LOOP_INIT_LOOP_nand_2_nl;
  wire and_75_nl;
  wire and_77_nl;
  wire[15:0] INIT_LOOP_mux1h_2_nl;
  wire[15:0] INIT_LOOP_INIT_LOOP_and_22_nl;
  wire INIT_LOOP_INIT_LOOP_nand_4_nl;
  wire and_69_nl;
  wire and_71_nl;
  wire[15:0] INIT_LOOP_mux1h_1_nl;
  wire[15:0] INIT_LOOP_INIT_LOOP_and_24_nl;
  wire INIT_LOOP_INIT_LOOP_nand_6_nl;
  wire and_63_nl;
  wire and_65_nl;
  wire[15:0] INIT_LOOP_mux1h_nl;
  wire[15:0] INIT_LOOP_INIT_LOOP_and_26_nl;
  wire INIT_LOOP_INIT_LOOP_or_nl;
  wire and_57_nl;
  wire and_59_nl;
  wire [159:0] nl_theta_rsci_dout;
  assign INIT_LOOP_INIT_LOOP_nand_8_nl = ~((DOT_LOOP_i_3_0_sva[3]) & (DOT_LOOP_i_3_0_sva[0])
      & INIT_LOOP_nor_14);
  assign INIT_LOOP_and_nl = MUX_v_16_2_2(16'b0000000000000000, (theta_rsci_din[159:144]),
      INIT_LOOP_INIT_LOOP_nand_8_nl);
  assign and_111_nl = UPD_LOOP_UPD_LOOP_and_8_itm & (fsm_output[12]);
  assign and_113_nl = (~ UPD_LOOP_UPD_LOOP_and_8_itm) & (fsm_output[12]);
  assign INIT_LOOP_mux1h_9_nl = MUX1HOT_v_16_3_2(INIT_LOOP_and_nl, z_out, (UPD_LOOP_io_read_theta_rsc_sdt_sva[159:144]),
      {(fsm_output[1]) , and_111_nl , and_113_nl});
  assign INIT_LOOP_INIT_LOOP_nand_7_nl = ~((DOT_LOOP_i_3_0_sva[3]) & UPD_LOOP_nor_7_itm_1);
  assign INIT_LOOP_INIT_LOOP_and_25_nl = MUX_v_16_2_2(16'b0000000000000000, (theta_rsci_din[143:128]),
      INIT_LOOP_INIT_LOOP_nand_7_nl);
  assign and_105_nl = UPD_LOOP_nor_7_itm & (DOT_LOOP_i_3_0_sva[3]) & (fsm_output[12]);
  assign and_107_nl = (~(UPD_LOOP_nor_7_itm & (DOT_LOOP_i_3_0_sva[3]))) & (fsm_output[12]);
  assign INIT_LOOP_mux1h_8_nl = MUX1HOT_v_16_3_2(INIT_LOOP_INIT_LOOP_and_25_nl, z_out,
      (UPD_LOOP_io_read_theta_rsc_sdt_sva[143:128]), {(fsm_output[1]) , and_105_nl
      , and_107_nl});
  assign INIT_LOOP_INIT_LOOP_nand_5_nl = ~((DOT_LOOP_i_3_0_sva==4'b0111));
  assign INIT_LOOP_INIT_LOOP_and_23_nl = MUX_v_16_2_2(16'b0000000000000000, (theta_rsci_din[127:112]),
      INIT_LOOP_INIT_LOOP_nand_5_nl);
  assign and_99_nl = UPD_LOOP_UPD_LOOP_and_6_itm & (fsm_output[12]);
  assign and_101_nl = (~ UPD_LOOP_UPD_LOOP_and_6_itm) & (fsm_output[12]);
  assign INIT_LOOP_mux1h_7_nl = MUX1HOT_v_16_3_2(INIT_LOOP_INIT_LOOP_and_23_nl, z_out,
      (UPD_LOOP_io_read_theta_rsc_sdt_sva[127:112]), {(fsm_output[1]) , and_99_nl
      , and_101_nl});
  assign INIT_LOOP_INIT_LOOP_nand_3_nl = ~((DOT_LOOP_i_3_0_sva[2:1]==2'b11) & INIT_LOOP_nor_12);
  assign INIT_LOOP_INIT_LOOP_and_21_nl = MUX_v_16_2_2(16'b0000000000000000, (theta_rsci_din[111:96]),
      INIT_LOOP_INIT_LOOP_nand_3_nl);
  assign and_93_nl = UPD_LOOP_UPD_LOOP_and_5_itm & (fsm_output[12]);
  assign and_95_nl = (~ UPD_LOOP_UPD_LOOP_and_5_itm) & (fsm_output[12]);
  assign INIT_LOOP_mux1h_6_nl = MUX1HOT_v_16_3_2(INIT_LOOP_INIT_LOOP_and_21_nl, z_out,
      (UPD_LOOP_io_read_theta_rsc_sdt_sva[111:96]), {(fsm_output[1]) , and_93_nl
      , and_95_nl});
  assign INIT_LOOP_INIT_LOOP_nand_1_nl = ~((DOT_LOOP_i_3_0_sva[2]) & (DOT_LOOP_i_3_0_sva[0])
      & INIT_LOOP_nor_10);
  assign INIT_LOOP_INIT_LOOP_and_19_nl = MUX_v_16_2_2(16'b0000000000000000, (theta_rsci_din[95:80]),
      INIT_LOOP_INIT_LOOP_nand_1_nl);
  assign and_87_nl = UPD_LOOP_UPD_LOOP_and_4_itm & (fsm_output[12]);
  assign and_89_nl = (~ UPD_LOOP_UPD_LOOP_and_4_itm) & (fsm_output[12]);
  assign INIT_LOOP_mux1h_5_nl = MUX1HOT_v_16_3_2(INIT_LOOP_INIT_LOOP_and_19_nl, z_out,
      (UPD_LOOP_io_read_theta_rsc_sdt_sva[95:80]), {(fsm_output[1]) , and_87_nl ,
      and_89_nl});
  assign INIT_LOOP_INIT_LOOP_nand_nl = ~((DOT_LOOP_i_3_0_sva[2]) & UPD_LOOP_nor_4_itm_1);
  assign INIT_LOOP_INIT_LOOP_and_18_nl = MUX_v_16_2_2(16'b0000000000000000, (theta_rsci_din[79:64]),
      INIT_LOOP_INIT_LOOP_nand_nl);
  assign and_81_nl = UPD_LOOP_nor_4_itm & (DOT_LOOP_i_3_0_sva[2]) & (fsm_output[12]);
  assign and_83_nl = (~(UPD_LOOP_nor_4_itm & (DOT_LOOP_i_3_0_sva[2]))) & (fsm_output[12]);
  assign INIT_LOOP_mux1h_4_nl = MUX1HOT_v_16_3_2(INIT_LOOP_INIT_LOOP_and_18_nl, z_out,
      (UPD_LOOP_io_read_theta_rsc_sdt_sva[79:64]), {(fsm_output[1]) , and_81_nl ,
      and_83_nl});
  assign INIT_LOOP_INIT_LOOP_nand_2_nl = ~((DOT_LOOP_i_3_0_sva[1:0]==2'b11) & INIT_LOOP_nor_16);
  assign INIT_LOOP_INIT_LOOP_and_20_nl = MUX_v_16_2_2(16'b0000000000000000, (theta_rsci_din[63:48]),
      INIT_LOOP_INIT_LOOP_nand_2_nl);
  assign and_75_nl = UPD_LOOP_UPD_LOOP_and_2_itm & (fsm_output[12]);
  assign and_77_nl = (~ UPD_LOOP_UPD_LOOP_and_2_itm) & (fsm_output[12]);
  assign INIT_LOOP_mux1h_3_nl = MUX1HOT_v_16_3_2(INIT_LOOP_INIT_LOOP_and_20_nl, z_out,
      (UPD_LOOP_io_read_theta_rsc_sdt_sva[63:48]), {(fsm_output[1]) , and_75_nl ,
      and_77_nl});
  assign INIT_LOOP_INIT_LOOP_nand_4_nl = ~((DOT_LOOP_i_3_0_sva[1]) & UPD_LOOP_nor_2_itm_1);
  assign INIT_LOOP_INIT_LOOP_and_22_nl = MUX_v_16_2_2(16'b0000000000000000, (theta_rsci_din[47:32]),
      INIT_LOOP_INIT_LOOP_nand_4_nl);
  assign and_69_nl = UPD_LOOP_nor_2_itm & (DOT_LOOP_i_3_0_sva[1]) & (fsm_output[12]);
  assign and_71_nl = (~(UPD_LOOP_nor_2_itm & (DOT_LOOP_i_3_0_sva[1]))) & (fsm_output[12]);
  assign INIT_LOOP_mux1h_2_nl = MUX1HOT_v_16_3_2(INIT_LOOP_INIT_LOOP_and_22_nl, z_out,
      (UPD_LOOP_io_read_theta_rsc_sdt_sva[47:32]), {(fsm_output[1]) , and_69_nl ,
      and_71_nl});
  assign INIT_LOOP_INIT_LOOP_nand_6_nl = ~((DOT_LOOP_i_3_0_sva[0]) & UPD_LOOP_nor_1_itm_mx0w0);
  assign INIT_LOOP_INIT_LOOP_and_24_nl = MUX_v_16_2_2(16'b0000000000000000, (theta_rsci_din[31:16]),
      INIT_LOOP_INIT_LOOP_nand_6_nl);
  assign and_63_nl = UPD_LOOP_nor_1_itm & (DOT_LOOP_i_3_0_sva[0]) & (fsm_output[12]);
  assign and_65_nl = (~(UPD_LOOP_nor_1_itm & (DOT_LOOP_i_3_0_sva[0]))) & (fsm_output[12]);
  assign INIT_LOOP_mux1h_1_nl = MUX1HOT_v_16_3_2(INIT_LOOP_INIT_LOOP_and_24_nl, z_out,
      (UPD_LOOP_io_read_theta_rsc_sdt_sva[31:16]), {(fsm_output[1]) , and_63_nl ,
      and_65_nl});
  assign INIT_LOOP_INIT_LOOP_or_nl = (DOT_LOOP_i_3_0_sva!=4'b0000);
  assign INIT_LOOP_INIT_LOOP_and_26_nl = MUX_v_16_2_2(16'b0000000000000000, (theta_rsci_din[15:0]),
      INIT_LOOP_INIT_LOOP_or_nl);
  assign and_57_nl = UPD_LOOP_or_tmp & (fsm_output[12]);
  assign and_59_nl = (~ UPD_LOOP_or_tmp) & (fsm_output[12]);
  assign INIT_LOOP_mux1h_nl = MUX1HOT_v_16_3_2(INIT_LOOP_INIT_LOOP_and_26_nl, (UPD_LOOP_io_read_theta_rsc_sdt_sva[15:0]),
      z_out, {(fsm_output[1]) , and_57_nl , and_59_nl});
  assign nl_theta_rsci_dout = {INIT_LOOP_mux1h_9_nl , INIT_LOOP_mux1h_8_nl , INIT_LOOP_mux1h_7_nl
      , INIT_LOOP_mux1h_6_nl , INIT_LOOP_mux1h_5_nl , INIT_LOOP_mux1h_4_nl , INIT_LOOP_mux1h_3_nl
      , INIT_LOOP_mux1h_2_nl , INIT_LOOP_mux1h_1_nl , INIT_LOOP_mux1h_nl};
  wire  nl_SgdLR_sw_core_core_fsm_inst_INIT_LOOP_C_1_tr0;
  assign nl_SgdLR_sw_core_core_fsm_inst_INIT_LOOP_C_1_tr0 = ~ DOT_LOOP_slc_DOT_LOOP_acc_3_itm;
  wire  nl_SgdLR_sw_core_core_fsm_inst_DOT_LOOP_C_3_tr0;
  assign nl_SgdLR_sw_core_core_fsm_inst_DOT_LOOP_C_3_tr0 = ~ DOT_LOOP_slc_DOT_LOOP_acc_3_itm;
  ccs_in_v1 #(.rscid(32'sd2),
  .width(32'sd160)) label_rsci (
      .dat(label_rsc_dat),
      .idat(label_rsci_idat)
    );
  mgc_inout_prereg_en_v1 #(.rscid(32'sd3),
  .width(32'sd160)) theta_rsci (
      .din(theta_rsci_din),
      .ldout(nl_theta_rsci_ldout),
      .dout(nl_theta_rsci_dout[159:0]),
      .zin(theta_rsc_zin),
      .lzout(theta_rsc_lzout),
      .zout(theta_rsc_zout)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) data_triosy_obj (
      .ld(reg_theta_triosy_obj_ld_cse),
      .lz(data_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) label_triosy_obj (
      .ld(reg_theta_triosy_obj_ld_cse),
      .lz(label_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) theta_triosy_obj (
      .ld(reg_theta_triosy_obj_ld_cse),
      .lz(theta_triosy_lz)
    );
  SgdLR_sw_core_core_fsm SgdLR_sw_core_core_fsm_inst (
      .clk(clk),
      .rst(rst),
      .fsm_output(fsm_output),
      .INIT_LOOP_C_1_tr0(nl_SgdLR_sw_core_core_fsm_inst_INIT_LOOP_C_1_tr0),
      .DOT_LOOP_C_3_tr0(nl_SgdLR_sw_core_core_fsm_inst_DOT_LOOP_C_3_tr0),
      .GRAD_LOOP_C_4_tr0(GRAD_LOOP_GRAD_LOOP_nor_itm),
      .SAMPLE_LOOP_C_2_tr0(and_dcpl_5),
      .SAMPLE_LOOP_C_2_tr1(z_out_3_3)
    );
  assign INIT_LOOP_and_1_cse = (~ or_tmp_63) & dotProduct_acc_sva_mx0c2;
  assign or_150_cse = (fsm_output[8]) | (fsm_output[7]) | (fsm_output[3]);
  assign DOT_LOOP_or_cse = (fsm_output[4]) | (fsm_output[9]);
  assign and_170_cse = SigmoidApprox_acc_1_itm_14 & (fsm_output[8]);
  assign nl_GRAD_LOOP_i_3_0_sva_2 = GRAD_LOOP_i_3_0_sva + 4'b0001;
  assign GRAD_LOOP_i_3_0_sva_2 = nl_GRAD_LOOP_i_3_0_sva_2[3:0];
  assign SigmoidApprox_if_not_5_nl = ~ (z_out_5[5]);
  assign SigmoidApprox_y_8_0_lpi_3_dfm_2_8_7 = MUX_v_2_2_2(2'b00, (dotProduct_acc_sva_15_9[1:0]),
      SigmoidApprox_if_not_5_nl);
  assign SigmoidApprox_if_not_6_nl = ~ (z_out_5[5]);
  assign SigmoidApprox_y_8_0_lpi_3_dfm_2_6_5 = MUX_v_2_2_2(2'b00, dotProduct_acc_sva_8_7,
      SigmoidApprox_if_not_6_nl);
  assign SigmoidApprox_if_not_7_nl = ~ (z_out_5[5]);
  assign SigmoidApprox_y_8_0_lpi_3_dfm_2_4_3 = MUX_v_2_2_2(2'b00, dotProduct_acc_sva_6_5,
      SigmoidApprox_if_not_7_nl);
  assign SigmoidApprox_if_not_8_nl = ~ (z_out_5[5]);
  assign SigmoidApprox_y_8_0_lpi_3_dfm_2_2_1 = MUX_v_2_2_2(2'b00, dotProduct_acc_sva_4_3,
      SigmoidApprox_if_not_8_nl);
  assign SigmoidApprox_y_8_0_lpi_3_dfm_2_0 = (dotProduct_acc_sva_2_1[1]) & (~ (z_out_5[5]));
  assign nl_SigmoidApprox_acc_1_nl = ({(~ SigmoidApprox_y_14_9_lpi_3_dfm_2) , (~
      SigmoidApprox_y_8_0_lpi_3_dfm_2_8_7) , (~ SigmoidApprox_y_8_0_lpi_3_dfm_2_6_5)
      , (~ SigmoidApprox_y_8_0_lpi_3_dfm_2_4_3) , (~ SigmoidApprox_y_8_0_lpi_3_dfm_2_2_1)
      , (~ SigmoidApprox_y_8_0_lpi_3_dfm_2_0)}) + 15'b000010000000001;
  assign SigmoidApprox_acc_1_nl = nl_SigmoidApprox_acc_1_nl[14:0];
  assign SigmoidApprox_acc_1_itm_14 = readslicef_15_1_14(SigmoidApprox_acc_1_nl);
  assign SigmoidApprox_if_not_2_nl = ~ (z_out_5[5]);
  assign SigmoidApprox_y_14_9_lpi_3_dfm_2 = MUX_v_6_2_2(6'b000000, z_out_5, SigmoidApprox_if_not_2_nl);
  assign UPD_LOOP_nor_1_itm_mx0w0 = ~((DOT_LOOP_i_3_0_sva[3:1]!=3'b000));
  assign UPD_LOOP_nor_7_itm_1 = ~((DOT_LOOP_i_3_0_sva[2:0]!=3'b000));
  assign UPD_LOOP_nor_4_itm_1 = ~((DOT_LOOP_i_3_0_sva[3]) | (DOT_LOOP_i_3_0_sva[1])
      | (DOT_LOOP_i_3_0_sva[0]));
  assign UPD_LOOP_nor_2_itm_1 = ~((DOT_LOOP_i_3_0_sva[3]) | (DOT_LOOP_i_3_0_sva[2])
      | (DOT_LOOP_i_3_0_sva[0]));
  assign INIT_LOOP_nor_10 = ~((DOT_LOOP_i_3_0_sva[3]) | (DOT_LOOP_i_3_0_sva[1]));
  assign INIT_LOOP_nor_12 = ~((DOT_LOOP_i_3_0_sva[3]) | (DOT_LOOP_i_3_0_sva[0]));
  assign INIT_LOOP_nor_14 = ~((DOT_LOOP_i_3_0_sva[2:1]!=2'b00));
  assign INIT_LOOP_nor_16 = ~((DOT_LOOP_i_3_0_sva[3:2]!=2'b00));
  assign UPD_LOOP_or_tmp = ((DOT_LOOP_i_3_0_sva[0]) & UPD_LOOP_nor_1_itm) | ((DOT_LOOP_i_3_0_sva[1])
      & UPD_LOOP_nor_2_itm) | UPD_LOOP_UPD_LOOP_and_2_itm | ((DOT_LOOP_i_3_0_sva[2])
      & UPD_LOOP_nor_4_itm) | UPD_LOOP_UPD_LOOP_and_4_itm | UPD_LOOP_UPD_LOOP_and_5_itm
      | UPD_LOOP_UPD_LOOP_and_6_itm | ((DOT_LOOP_i_3_0_sva[3]) & UPD_LOOP_nor_7_itm)
      | UPD_LOOP_UPD_LOOP_and_8_itm;
  assign and_dcpl_5 = (~ z_out_3_3) & EPOCH_LOOP_epoch_0_sva;
  assign or_dcpl_16 = (fsm_output[12]) | (fsm_output[8]);
  assign or_dcpl_19 = (fsm_output[16]) | (fsm_output[0]);
  assign and_dcpl_12 = ~((fsm_output[16]) | (fsm_output[0]));
  assign or_dcpl_34 = (fsm_output[13]) | (fsm_output[11]) | (fsm_output[10]);
  assign and_dcpl_33 = ~((fsm_output[13]) | (fsm_output[11]) | (fsm_output[10]));
  assign or_tmp_63 = or_dcpl_34 | (fsm_output[12]) | (fsm_output[9]);
  assign dotProduct_acc_sva_mx0c2 = or_dcpl_34 | or_dcpl_16 | (fsm_output[9]);
  assign DOT_LOOP_mux_2_nl = MUX_s_1_2_2((DOT_LOOP_i_3_0_sva[0]), (GRAD_LOOP_i_3_0_sva[0]),
      fsm_output[9]);
  assign data_rsci_addr_rd_d = {z_out_4 , DOT_LOOP_mux_2_nl};
  assign data_rsci_re_d = ~((fsm_output[4]) | (fsm_output[9]));
  assign SAMPLE_LOOP_label_q_mux_itm = MUX_v_6_20_2((label_rsci_idat[5:0]), (label_rsci_idat[13:8]),
      (label_rsci_idat[21:16]), (label_rsci_idat[29:24]), (label_rsci_idat[37:32]),
      (label_rsci_idat[45:40]), (label_rsci_idat[53:48]), (label_rsci_idat[61:56]),
      (label_rsci_idat[69:64]), (label_rsci_idat[77:72]), (label_rsci_idat[85:80]),
      (label_rsci_idat[93:88]), (label_rsci_idat[101:96]), (label_rsci_idat[109:104]),
      (label_rsci_idat[117:112]), (label_rsci_idat[125:120]), (label_rsci_idat[133:128]),
      (label_rsci_idat[141:136]), (label_rsci_idat[149:144]), (label_rsci_idat[157:152]),
      SAMPLE_LOOP_training_id_4_0_sva);
  assign or_155_cse = (SigmoidApprox_acc_1_itm_14 & INIT_LOOP_and_1_cse) | (fsm_output[3]);
  always @(posedge clk) begin
    if ( rst ) begin
      reg_theta_triosy_obj_ld_cse <= 1'b0;
      EPOCH_LOOP_epoch_0_sva <= 1'b0;
      DOT_LOOP_asn_4_itm <= 16'b0000000000000000;
      SigmoidApprox_y_14_9_lpi_3_dfm_1_0 <= 1'b0;
      UPD_LOOP_nor_7_itm <= 1'b0;
      UPD_LOOP_nor_4_itm <= 1'b0;
      UPD_LOOP_nor_2_itm <= 1'b0;
    end
    else begin
      reg_theta_triosy_obj_ld_cse <= and_dcpl_5 & (fsm_output[14]);
      EPOCH_LOOP_epoch_0_sva <= (EPOCH_LOOP_epoch_0_sva & and_dcpl_12 & (~ (fsm_output[2])))
          | or_dcpl_19 | (fsm_output[15]) | (fsm_output[1]);
      DOT_LOOP_asn_4_itm <= MUX_v_16_2_2(data_rsci_data_out_d, (readslicef_26_16_10(mul_nl)),
          DOT_LOOP_or_3_nl);
      SigmoidApprox_y_14_9_lpi_3_dfm_1_0 <= SigmoidApprox_if_1_mux_1_nl & (~((and_dcpl_33
          & (~((fsm_output[12]) | (fsm_output[8]) | (fsm_output[9])))) | and_170_cse));
      UPD_LOOP_nor_7_itm <= UPD_LOOP_nor_7_itm_1;
      UPD_LOOP_nor_4_itm <= UPD_LOOP_nor_4_itm_1;
      UPD_LOOP_nor_2_itm <= UPD_LOOP_nor_2_itm_1;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      DOT_LOOP_i_3_0_sva <= 4'b0000;
    end
    else if ( (fsm_output[13]) | (fsm_output[4]) | (fsm_output[14]) | (fsm_output[8])
        | (fsm_output[3]) | (fsm_output[15]) | (fsm_output[0]) | (fsm_output[1])
        | (fsm_output[12]) | (fsm_output[16]) ) begin
      DOT_LOOP_i_3_0_sva <= MUX_v_4_2_2(4'b0000, INIT_LOOP_k_INIT_LOOP_k_mux_nl,
          nor_21_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      DOT_LOOP_slc_DOT_LOOP_acc_3_itm <= 1'b0;
    end
    else if ( (fsm_output[1]) | (fsm_output[4]) ) begin
      DOT_LOOP_slc_DOT_LOOP_acc_3_itm <= z_out_3_3;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      SAMPLE_LOOP_training_id_4_0_sva <= 5'b00000;
    end
    else if ( (fsm_output[15]) | (fsm_output[2]) | (fsm_output[14]) ) begin
      SAMPLE_LOOP_training_id_4_0_sva <= MUX_v_5_2_2(5'b00000, (z_out_5[4:0]), (fsm_output[14]));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      SAMPLE_LOOP_x_acc_psp_sva <= 5'b00000;
    end
    else if ( ~(and_dcpl_12 & (~((fsm_output[15]) | (fsm_output[1]))) & (~((fsm_output[3])
        | (fsm_output[2]) | (fsm_output[14])))) ) begin
      SAMPLE_LOOP_x_acc_psp_sva <= z_out_4[4:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      dotProduct_acc_sva_15_9 <= 7'b0000000;
    end
    else if ( (fsm_output[3]) | (fsm_output[7]) | dotProduct_acc_sva_mx0c2 ) begin
      dotProduct_acc_sva_15_9 <= MUX_v_7_2_2(7'b0000000, (z_out[15:9]), dotProduct_acc_not_2_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      dotProduct_acc_sva_8_7 <= 2'b00;
      dotProduct_acc_sva_6_5 <= 2'b00;
      dotProduct_acc_sva_4_3 <= 2'b00;
      dotProduct_acc_sva_2_1 <= 2'b00;
      dotProduct_acc_sva_0 <= 1'b0;
    end
    else if ( or_150_cse ) begin
      dotProduct_acc_sva_8_7 <= MUX_v_2_2_2(2'b00, INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_2_nl,
          not_95_nl);
      dotProduct_acc_sva_6_5 <= MUX_v_2_2_2(2'b00, INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_3_nl,
          not_96_nl);
      dotProduct_acc_sva_4_3 <= MUX_v_2_2_2(2'b00, INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_nl,
          not_97_nl);
      dotProduct_acc_sva_2_1 <= MUX_v_2_2_2(2'b00, INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_1_nl,
          not_98_nl);
      dotProduct_acc_sva_0 <= INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_4_nl & (~ (fsm_output[3]));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      DOT_LOOP_mux_itm <= 16'b0000000000000000;
    end
    else if ( DOT_LOOP_or_cse ) begin
      DOT_LOOP_mux_itm <= MUX_v_16_10_2((theta_rsci_din[15:0]), (theta_rsci_din[31:16]),
          (theta_rsci_din[47:32]), (theta_rsci_din[63:48]), (theta_rsci_din[79:64]),
          (theta_rsci_din[95:80]), (theta_rsci_din[111:96]), (theta_rsci_din[127:112]),
          (theta_rsci_din[143:128]), (theta_rsci_din[159:144]), DOT_LOOP_i_3_0_sva);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      SAMPLE_LOOP_e_acc_psp_sva <= 6'b000000;
    end
    else if ( ~ or_tmp_63 ) begin
      SAMPLE_LOOP_e_acc_psp_sva <= z_out_4[5:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      GRAD_LOOP_i_3_0_sva <= 4'b0000;
    end
    else if ( (fsm_output[13:10]==4'b0000) ) begin
      GRAD_LOOP_i_3_0_sva <= MUX_v_4_2_2(4'b0000, GRAD_LOOP_i_3_0_sva_2, nand_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      GRAD_LOOP_GRAD_LOOP_nor_itm <= 1'b0;
    end
    else if ( fsm_output[9] ) begin
      GRAD_LOOP_GRAD_LOOP_nor_itm <= ~((readslicef_4_1_3(GRAD_LOOP_acc_nl)) | z_out_3_3);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      UPD_LOOP_io_read_theta_rsc_sdt_sva <= 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    end
    else if ( fsm_output[9] ) begin
      UPD_LOOP_io_read_theta_rsc_sdt_sva <= theta_rsci_din;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      UPD_LOOP_UPD_LOOP_and_8_itm <= 1'b0;
    end
    else if ( fsm_output[9] ) begin
      UPD_LOOP_UPD_LOOP_and_8_itm <= (DOT_LOOP_i_3_0_sva[3]) & (DOT_LOOP_i_3_0_sva[0])
          & INIT_LOOP_nor_14;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      UPD_LOOP_UPD_LOOP_and_2_itm <= 1'b0;
    end
    else if ( fsm_output[9] ) begin
      UPD_LOOP_UPD_LOOP_and_2_itm <= (DOT_LOOP_i_3_0_sva[1:0]==2'b11) & INIT_LOOP_nor_16;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      UPD_LOOP_UPD_LOOP_and_4_itm <= 1'b0;
    end
    else if ( fsm_output[9] ) begin
      UPD_LOOP_UPD_LOOP_and_4_itm <= (DOT_LOOP_i_3_0_sva[2]) & (DOT_LOOP_i_3_0_sva[0])
          & INIT_LOOP_nor_10;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      UPD_LOOP_UPD_LOOP_and_6_itm <= 1'b0;
    end
    else if ( fsm_output[9] ) begin
      UPD_LOOP_UPD_LOOP_and_6_itm <= (DOT_LOOP_i_3_0_sva==4'b0111);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      UPD_LOOP_i_3_0_sva_1 <= 4'b0000;
    end
    else if ( ~((fsm_output[12:10]!=3'b000)) ) begin
      UPD_LOOP_i_3_0_sva_1 <= z_out_5[3:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      UPD_LOOP_UPD_LOOP_and_5_itm <= 1'b0;
    end
    else if ( fsm_output[10] ) begin
      UPD_LOOP_UPD_LOOP_and_5_itm <= (DOT_LOOP_i_3_0_sva[2:1]==2'b11) & INIT_LOOP_nor_12;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      UPD_LOOP_nor_1_itm <= 1'b0;
    end
    else if ( fsm_output[10] ) begin
      UPD_LOOP_nor_1_itm <= UPD_LOOP_nor_1_itm_mx0w0;
    end
  end
  assign q6_10_mul_prod_mux_7_nl = MUX_v_6_2_2((DOT_LOOP_mux_itm[15:10]), SAMPLE_LOOP_e_acc_psp_sva,
      fsm_output[11]);
  assign q6_10_mul_prod_mux_8_nl = MUX_s_1_2_2((DOT_LOOP_mux_itm[9]), SigmoidApprox_y_14_9_lpi_3_dfm_1_0,
      fsm_output[11]);
  assign q6_10_mul_prod_mux_9_nl = MUX_v_2_2_2((DOT_LOOP_mux_itm[8:7]), dotProduct_acc_sva_8_7,
      fsm_output[11]);
  assign q6_10_mul_prod_mux_10_nl = MUX_v_2_2_2((DOT_LOOP_mux_itm[6:5]), dotProduct_acc_sva_6_5,
      fsm_output[11]);
  assign q6_10_mul_prod_mux_11_nl = MUX_v_2_2_2((DOT_LOOP_mux_itm[4:3]), dotProduct_acc_sva_4_3,
      fsm_output[11]);
  assign q6_10_mul_prod_mux_12_nl = MUX_v_2_2_2((DOT_LOOP_mux_itm[2:1]), dotProduct_acc_sva_2_1,
      fsm_output[11]);
  assign q6_10_mul_prod_mux_13_nl = MUX_s_1_2_2((DOT_LOOP_mux_itm[0]), dotProduct_acc_sva_0,
      fsm_output[11]);
  assign nl_mul_nl = $signed(({q6_10_mul_prod_mux_7_nl , q6_10_mul_prod_mux_8_nl
      , q6_10_mul_prod_mux_9_nl , q6_10_mul_prod_mux_10_nl , q6_10_mul_prod_mux_11_nl
      , q6_10_mul_prod_mux_12_nl , q6_10_mul_prod_mux_13_nl})) * $signed(DOT_LOOP_asn_4_itm);
  assign mul_nl = nl_mul_nl[25:0];
  assign DOT_LOOP_or_3_nl = (fsm_output[6]) | (fsm_output[11]);
  assign SigmoidApprox_if_1_mux_1_nl = MUX_s_1_2_2((SigmoidApprox_y_14_9_lpi_3_dfm_2[0]),
      SigmoidApprox_y_14_9_lpi_3_dfm_1_0, or_tmp_63);
  assign INIT_LOOP_k_INIT_LOOP_k_mux_nl = MUX_v_4_2_2((z_out_5[3:0]), UPD_LOOP_i_3_0_sva_1,
      fsm_output[13]);
  assign nor_21_nl = ~(or_dcpl_19 | (fsm_output[15]) | (fsm_output[3]) | or_dcpl_16
      | (fsm_output[14]));
  assign dotProduct_acc_not_2_nl = ~ (fsm_output[3]);
  assign INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_2_nl = MUX_v_2_2_2((z_out[8:7]), SigmoidApprox_y_8_0_lpi_3_dfm_2_8_7,
      INIT_LOOP_and_1_cse);
  assign not_95_nl = ~ or_155_cse;
  assign INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_3_nl = MUX_v_2_2_2((z_out[6:5]), SigmoidApprox_y_8_0_lpi_3_dfm_2_6_5,
      INIT_LOOP_and_1_cse);
  assign not_96_nl = ~ or_155_cse;
  assign INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_nl = MUX_v_2_2_2((z_out[4:3]), SigmoidApprox_y_8_0_lpi_3_dfm_2_4_3,
      INIT_LOOP_and_1_cse);
  assign not_97_nl = ~ or_155_cse;
  assign INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_1_nl = MUX_v_2_2_2((z_out[2:1]), SigmoidApprox_y_8_0_lpi_3_dfm_2_2_1,
      INIT_LOOP_and_1_cse);
  assign not_98_nl = ~ or_155_cse;
  assign SigmoidApprox_SigmoidApprox_and_10_nl = SigmoidApprox_y_8_0_lpi_3_dfm_2_0
      & (~ SigmoidApprox_acc_1_itm_14);
  assign INIT_LOOP_INIT_LOOP_INIT_LOOP_mux_4_nl = MUX_s_1_2_2((z_out[0]), SigmoidApprox_SigmoidApprox_and_10_nl,
      INIT_LOOP_and_1_cse);
  assign nand_nl = ~(and_dcpl_33 & (~((fsm_output[12]) | (fsm_output[9]))));
  assign nl_GRAD_LOOP_acc_nl = conv_u2s_3_4(GRAD_LOOP_i_3_0_sva_2[3:1]) + 4'b1011;
  assign GRAD_LOOP_acc_nl = nl_GRAD_LOOP_acc_nl[3:0];
  assign DOT_LOOP_mux_20_nl = MUX_v_7_2_2(dotProduct_acc_sva_15_9, (DOT_LOOP_mux_itm[15:9]),
      fsm_output[12]);
  assign DOT_LOOP_mux_21_nl = MUX_v_2_2_2(dotProduct_acc_sva_8_7, (DOT_LOOP_mux_itm[8:7]),
      fsm_output[12]);
  assign DOT_LOOP_mux_22_nl = MUX_v_2_2_2(dotProduct_acc_sva_6_5, (DOT_LOOP_mux_itm[6:5]),
      fsm_output[12]);
  assign DOT_LOOP_mux_23_nl = MUX_v_2_2_2(dotProduct_acc_sva_4_3, (DOT_LOOP_mux_itm[4:3]),
      fsm_output[12]);
  assign DOT_LOOP_mux_24_nl = MUX_v_2_2_2(dotProduct_acc_sva_2_1, (DOT_LOOP_mux_itm[2:1]),
      fsm_output[12]);
  assign DOT_LOOP_mux_25_nl = MUX_s_1_2_2(dotProduct_acc_sva_0, (DOT_LOOP_mux_itm[0]),
      fsm_output[12]);
  assign DOT_LOOP_or_4_nl = (~ (fsm_output[7])) | (fsm_output[12]);
  assign DOT_LOOP_mux_26_nl = MUX_v_16_2_2(DOT_LOOP_asn_4_itm, (~ DOT_LOOP_asn_4_itm),
      fsm_output[12]);
  assign nl_acc_nl = ({DOT_LOOP_mux_20_nl , DOT_LOOP_mux_21_nl , DOT_LOOP_mux_22_nl
      , DOT_LOOP_mux_23_nl , DOT_LOOP_mux_24_nl , DOT_LOOP_mux_25_nl , DOT_LOOP_or_4_nl})
      + ({DOT_LOOP_mux_26_nl , 1'b1});
  assign acc_nl = nl_acc_nl[16:0];
  assign z_out = readslicef_17_16_1(acc_nl);
  assign INIT_LOOP_mux_5_nl = MUX_v_3_2_2((z_out_5[3:1]), (z_out_5[4:2]), fsm_output[14]);
  assign nl_INIT_LOOP_acc_nl = conv_u2u_3_4(INIT_LOOP_mux_5_nl) + 4'b1011;
  assign INIT_LOOP_acc_nl = nl_INIT_LOOP_acc_nl[3:0];
  assign z_out_3_3 = readslicef_4_1_3(INIT_LOOP_acc_nl);
  assign SAMPLE_LOOP_x_mux_2_nl = MUX_v_4_2_2((signext_4_3(~ (SAMPLE_LOOP_label_q_mux_itm[5:3]))),
      (SAMPLE_LOOP_x_acc_psp_sva[4:1]), DOT_LOOP_or_cse);
  assign SAMPLE_LOOP_x_not_1_nl = ~ (fsm_output[3]);
  assign SAMPLE_LOOP_x_SAMPLE_LOOP_x_and_1_nl = MUX_v_4_2_2(4'b0000, SAMPLE_LOOP_x_mux_2_nl,
      SAMPLE_LOOP_x_not_1_nl);
  assign SAMPLE_LOOP_x_mux1h_4_nl = MUX1HOT_s_1_3_2((SAMPLE_LOOP_training_id_4_0_sva[4]),
      (~ (SAMPLE_LOOP_label_q_mux_itm[2])), (SAMPLE_LOOP_x_acc_psp_sva[0]), {(fsm_output[3])
      , (fsm_output[8]) , DOT_LOOP_or_cse});
  assign SAMPLE_LOOP_x_mux1h_5_nl = MUX1HOT_v_2_3_2((SAMPLE_LOOP_training_id_4_0_sva[3:2]),
      (~ (SAMPLE_LOOP_label_q_mux_itm[1:0])), (SAMPLE_LOOP_training_id_4_0_sva[1:0]),
      {(fsm_output[3]) , (fsm_output[8]) , DOT_LOOP_or_cse});
  assign SAMPLE_LOOP_x_or_3_nl = (~((fsm_output[3]) | (fsm_output[4]) | (fsm_output[9])))
      | (fsm_output[8]);
  assign SAMPLE_LOOP_x_mux_3_nl = MUX_v_2_2_2((SAMPLE_LOOP_training_id_4_0_sva[4:3]),
      (SigmoidApprox_y_14_9_lpi_3_dfm_2[5:4]), fsm_output[8]);
  assign nor_36_nl = ~((fsm_output[4]) | (fsm_output[9]) | and_170_cse);
  assign and_263_nl = MUX_v_2_2_2(2'b00, SAMPLE_LOOP_x_mux_3_nl, nor_36_nl);
  assign SAMPLE_LOOP_x_and_2_nl = (~ SigmoidApprox_acc_1_itm_14) & (fsm_output[8]);
  assign SAMPLE_LOOP_x_mux1h_6_nl = MUX1HOT_v_3_5_2((SAMPLE_LOOP_training_id_4_0_sva[2:0]),
      (SigmoidApprox_y_14_9_lpi_3_dfm_2[3:1]), 3'b001, (DOT_LOOP_i_3_0_sva[3:1]),
      (GRAD_LOOP_i_3_0_sva[3:1]), {(fsm_output[3]) , SAMPLE_LOOP_x_and_2_nl , and_170_cse
      , (fsm_output[4]) , (fsm_output[9])});
  assign nl_acc_2_nl = ({SAMPLE_LOOP_x_SAMPLE_LOOP_x_and_1_nl , SAMPLE_LOOP_x_mux1h_4_nl
      , SAMPLE_LOOP_x_mux1h_5_nl , SAMPLE_LOOP_x_or_3_nl}) + conv_s2u_6_8({and_263_nl
      , SAMPLE_LOOP_x_mux1h_6_nl , 1'b1});
  assign acc_2_nl = nl_acc_2_nl[7:0];
  assign z_out_4 = readslicef_8_7_1(acc_2_nl);
  assign or_160_nl = (fsm_output[1]) | (fsm_output[4]) | (fsm_output[9]);
  assign UPD_LOOP_mux1h_1_nl = MUX1HOT_v_5_3_2(({{1{DOT_LOOP_i_3_0_sva[3]}}, DOT_LOOP_i_3_0_sva}),
      SAMPLE_LOOP_training_id_4_0_sva, (dotProduct_acc_sva_15_9[6:2]), {or_160_nl
      , (fsm_output[14]) , (fsm_output[8])});
  assign nl_z_out_5 = conv_s2u_5_6(UPD_LOOP_mux1h_1_nl) + 6'b000001;
  assign z_out_5 = nl_z_out_5[5:0];

  function automatic  MUX1HOT_s_1_3_2;
    input  input_2;
    input  input_1;
    input  input_0;
    input [2:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    MUX1HOT_s_1_3_2 = result;
  end
  endfunction


  function automatic [15:0] MUX1HOT_v_16_3_2;
    input [15:0] input_2;
    input [15:0] input_1;
    input [15:0] input_0;
    input [2:0] sel;
    reg [15:0] result;
  begin
    result = input_0 & {16{sel[0]}};
    result = result | (input_1 & {16{sel[1]}});
    result = result | (input_2 & {16{sel[2]}});
    MUX1HOT_v_16_3_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_3_2;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [2:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    MUX1HOT_v_2_3_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_5_2;
    input [2:0] input_4;
    input [2:0] input_3;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [4:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    result = result | (input_3 & {3{sel[3]}});
    result = result | (input_4 & {3{sel[4]}});
    MUX1HOT_v_3_5_2 = result;
  end
  endfunction


  function automatic [4:0] MUX1HOT_v_5_3_2;
    input [4:0] input_2;
    input [4:0] input_1;
    input [4:0] input_0;
    input [2:0] sel;
    reg [4:0] result;
  begin
    result = input_0 & {5{sel[0]}};
    result = result | (input_1 & {5{sel[1]}});
    result = result | (input_2 & {5{sel[2]}});
    MUX1HOT_v_5_3_2 = result;
  end
  endfunction


  function automatic  MUX_s_1_2_2;
    input  input_0;
    input  input_1;
    input  sel;
    reg  result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_s_1_2_2 = result;
  end
  endfunction


  function automatic [15:0] MUX_v_16_10_2;
    input [15:0] input_0;
    input [15:0] input_1;
    input [15:0] input_2;
    input [15:0] input_3;
    input [15:0] input_4;
    input [15:0] input_5;
    input [15:0] input_6;
    input [15:0] input_7;
    input [15:0] input_8;
    input [15:0] input_9;
    input [3:0] sel;
    reg [15:0] result;
  begin
    case (sel)
      4'b0000 : begin
        result = input_0;
      end
      4'b0001 : begin
        result = input_1;
      end
      4'b0010 : begin
        result = input_2;
      end
      4'b0011 : begin
        result = input_3;
      end
      4'b0100 : begin
        result = input_4;
      end
      4'b0101 : begin
        result = input_5;
      end
      4'b0110 : begin
        result = input_6;
      end
      4'b0111 : begin
        result = input_7;
      end
      4'b1000 : begin
        result = input_8;
      end
      default : begin
        result = input_9;
      end
    endcase
    MUX_v_16_10_2 = result;
  end
  endfunction


  function automatic [15:0] MUX_v_16_2_2;
    input [15:0] input_0;
    input [15:0] input_1;
    input  sel;
    reg [15:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_16_2_2 = result;
  end
  endfunction


  function automatic [1:0] MUX_v_2_2_2;
    input [1:0] input_0;
    input [1:0] input_1;
    input  sel;
    reg [1:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_2_2_2 = result;
  end
  endfunction


  function automatic [2:0] MUX_v_3_2_2;
    input [2:0] input_0;
    input [2:0] input_1;
    input  sel;
    reg [2:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_3_2_2 = result;
  end
  endfunction


  function automatic [3:0] MUX_v_4_2_2;
    input [3:0] input_0;
    input [3:0] input_1;
    input  sel;
    reg [3:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_4_2_2 = result;
  end
  endfunction


  function automatic [4:0] MUX_v_5_2_2;
    input [4:0] input_0;
    input [4:0] input_1;
    input  sel;
    reg [4:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_5_2_2 = result;
  end
  endfunction


  function automatic [5:0] MUX_v_6_20_2;
    input [5:0] input_0;
    input [5:0] input_1;
    input [5:0] input_2;
    input [5:0] input_3;
    input [5:0] input_4;
    input [5:0] input_5;
    input [5:0] input_6;
    input [5:0] input_7;
    input [5:0] input_8;
    input [5:0] input_9;
    input [5:0] input_10;
    input [5:0] input_11;
    input [5:0] input_12;
    input [5:0] input_13;
    input [5:0] input_14;
    input [5:0] input_15;
    input [5:0] input_16;
    input [5:0] input_17;
    input [5:0] input_18;
    input [5:0] input_19;
    input [4:0] sel;
    reg [5:0] result;
  begin
    case (sel)
      5'b00000 : begin
        result = input_0;
      end
      5'b00001 : begin
        result = input_1;
      end
      5'b00010 : begin
        result = input_2;
      end
      5'b00011 : begin
        result = input_3;
      end
      5'b00100 : begin
        result = input_4;
      end
      5'b00101 : begin
        result = input_5;
      end
      5'b00110 : begin
        result = input_6;
      end
      5'b00111 : begin
        result = input_7;
      end
      5'b01000 : begin
        result = input_8;
      end
      5'b01001 : begin
        result = input_9;
      end
      5'b01010 : begin
        result = input_10;
      end
      5'b01011 : begin
        result = input_11;
      end
      5'b01100 : begin
        result = input_12;
      end
      5'b01101 : begin
        result = input_13;
      end
      5'b01110 : begin
        result = input_14;
      end
      5'b01111 : begin
        result = input_15;
      end
      5'b10000 : begin
        result = input_16;
      end
      5'b10001 : begin
        result = input_17;
      end
      5'b10010 : begin
        result = input_18;
      end
      default : begin
        result = input_19;
      end
    endcase
    MUX_v_6_20_2 = result;
  end
  endfunction


  function automatic [5:0] MUX_v_6_2_2;
    input [5:0] input_0;
    input [5:0] input_1;
    input  sel;
    reg [5:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_6_2_2 = result;
  end
  endfunction


  function automatic [6:0] MUX_v_7_2_2;
    input [6:0] input_0;
    input [6:0] input_1;
    input  sel;
    reg [6:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_7_2_2 = result;
  end
  endfunction


  function automatic [0:0] readslicef_15_1_14;
    input [14:0] vector;
    reg [14:0] tmp;
  begin
    tmp = vector >> 14;
    readslicef_15_1_14 = tmp[0:0];
  end
  endfunction


  function automatic [15:0] readslicef_17_16_1;
    input [16:0] vector;
    reg [16:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_17_16_1 = tmp[15:0];
  end
  endfunction


  function automatic [15:0] readslicef_26_16_10;
    input [25:0] vector;
    reg [25:0] tmp;
  begin
    tmp = vector >> 10;
    readslicef_26_16_10 = tmp[15:0];
  end
  endfunction


  function automatic [0:0] readslicef_4_1_3;
    input [3:0] vector;
    reg [3:0] tmp;
  begin
    tmp = vector >> 3;
    readslicef_4_1_3 = tmp[0:0];
  end
  endfunction


  function automatic [6:0] readslicef_8_7_1;
    input [7:0] vector;
    reg [7:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_8_7_1 = tmp[6:0];
  end
  endfunction


  function automatic [3:0] signext_4_3;
    input [2:0] vector;
  begin
    signext_4_3= {{1{vector[2]}}, vector};
  end
  endfunction


  function automatic [5:0] conv_s2u_5_6 ;
    input [4:0]  vector ;
  begin
    conv_s2u_5_6 = {vector[4], vector};
  end
  endfunction


  function automatic [7:0] conv_s2u_6_8 ;
    input [5:0]  vector ;
  begin
    conv_s2u_6_8 = {{2{vector[5]}}, vector};
  end
  endfunction


  function automatic [3:0] conv_u2s_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_4 =  {1'b0, vector};
  end
  endfunction


  function automatic [3:0] conv_u2u_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_4 = {1'b0, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    SgdLR_sw
// ------------------------------------------------------------------


module SgdLR_sw (
  clk, rst, data_rsc_addr_rd, data_rsc_re, data_rsc_data_out, data_triosy_lz, label_rsc_dat,
      label_triosy_lz, theta_rsc_zout, theta_rsc_lzout, theta_rsc_zin, theta_triosy_lz
);
  input clk;
  input rst;
  output [7:0] data_rsc_addr_rd;
  output data_rsc_re;
  input [15:0] data_rsc_data_out;
  output data_triosy_lz;
  input [159:0] label_rsc_dat;
  output label_triosy_lz;
  output [159:0] theta_rsc_zout;
  output theta_rsc_lzout;
  input [159:0] theta_rsc_zin;
  output theta_triosy_lz;


  // Interconnect Declarations
  wire [7:0] data_rsci_addr_rd_d;
  wire data_rsci_re_d;
  wire [15:0] data_rsci_data_out_d;


  // Interconnect Declarations for Component Instantiations 
  SgdLR_sw_ram_nangate_45nm_separate_beh_RAM_separateRW_rport_1_200_16_8_0_1_0_0_0_1_1_16_200_1_1_gen
      data_rsci (
      .data_out(data_rsc_data_out),
      .re(data_rsc_re),
      .addr_rd(data_rsc_addr_rd),
      .addr_rd_d(data_rsci_addr_rd_d),
      .re_d(data_rsci_re_d),
      .data_out_d(data_rsci_data_out_d)
    );
  SgdLR_sw_core SgdLR_sw_core_inst (
      .clk(clk),
      .rst(rst),
      .data_triosy_lz(data_triosy_lz),
      .label_rsc_dat(label_rsc_dat),
      .label_triosy_lz(label_triosy_lz),
      .theta_rsc_zout(theta_rsc_zout),
      .theta_rsc_lzout(theta_rsc_lzout),
      .theta_rsc_zin(theta_rsc_zin),
      .theta_triosy_lz(theta_triosy_lz),
      .data_rsci_addr_rd_d(data_rsci_addr_rd_d),
      .data_rsci_re_d(data_rsci_re_d),
      .data_rsci_data_out_d(data_rsci_data_out_d)
    );
endmodule



