[smem]
num_banks = 8
num_lanes = 16
num_subbanks = 2
word_bytes = 4
dual_port = true
serialize_cores = false
link_capacity = 1024

[smem.lane]
base_latency = 1
bytes_per_cycle = 65536
queue_capacity = 65536
completions_per_cycle = 65536

[smem.serial]
base_latency = 1
bytes_per_cycle = 65536
queue_capacity = 65536
completions_per_cycle = 65536

[smem.crossbar]
base_latency = 1
bytes_per_cycle = 65536
queue_capacity = 65536
completions_per_cycle = 65536

[smem.subbank]
base_latency = 1
bytes_per_cycle = 65536
queue_capacity = 65536
completions_per_cycle = 65536

[smem.bank]
base_latency = 20
bytes_per_cycle = 4
queue_capacity = 4096
completions_per_cycle = 1
