<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.05.29.12:43:02"
 outputDirectory="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CGX150DF31C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="alt_vip_itc_0_clocked_video" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_clk"
       direction="input"
       role="vid_clk"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_data"
       direction="output"
       role="vid_data"
       width="24" />
   <port
       name="alt_vip_itc_0_clocked_video_underflow"
       direction="output"
       role="underflow"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_datavalid"
       direction="output"
       role="vid_datavalid"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_v_sync"
       direction="output"
       role="vid_v_sync"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_h_sync"
       direction="output"
       role="vid_h_sync"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_f"
       direction="output"
       role="vid_f"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_h"
       direction="output"
       role="vid_h"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_v"
       direction="output"
       role="vid_v"
       width="1" />
  </interface>
  <interface name="altpll_sdram" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="150000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="altpll_sdram_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="altpll_vga" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="25000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="altpll_vga_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pcie_ip_clocks_sim" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_clocks_sim_clk250_export"
       direction="output"
       role="clk250_export"
       width="1" />
   <port
       name="pcie_ip_clocks_sim_clk500_export"
       direction="output"
       role="clk500_export"
       width="1" />
   <port
       name="pcie_ip_clocks_sim_clk125_export"
       direction="output"
       role="clk125_export"
       width="1" />
  </interface>
  <interface name="pcie_ip_pcie_rstn" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_pcie_rstn_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pcie_ip_pipe_ext" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_pipe_ext_pipe_mode"
       direction="input"
       role="pipe_mode"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_phystatus_ext"
       direction="input"
       role="phystatus_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rate_ext"
       direction="output"
       role="rate_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_powerdown_ext"
       direction="output"
       role="powerdown_ext"
       width="2" />
   <port
       name="pcie_ip_pipe_ext_txdetectrx_ext"
       direction="output"
       role="txdetectrx_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rxelecidle0_ext"
       direction="input"
       role="rxelecidle0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rxdata0_ext"
       direction="input"
       role="rxdata0_ext"
       width="8" />
   <port
       name="pcie_ip_pipe_ext_rxstatus0_ext"
       direction="input"
       role="rxstatus0_ext"
       width="3" />
   <port
       name="pcie_ip_pipe_ext_rxvalid0_ext"
       direction="input"
       role="rxvalid0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rxdatak0_ext"
       direction="input"
       role="rxdatak0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_txdata0_ext"
       direction="output"
       role="txdata0_ext"
       width="8" />
   <port
       name="pcie_ip_pipe_ext_txdatak0_ext"
       direction="output"
       role="txdatak0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rxpolarity0_ext"
       direction="output"
       role="rxpolarity0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_txcompl0_ext"
       direction="output"
       role="txcompl0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_txelecidle0_ext"
       direction="output"
       role="txelecidle0_ext"
       width="1" />
  </interface>
  <interface name="pcie_ip_reconfig_busy" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_reconfig_busy_busy_altgxb_reconfig"
       direction="input"
       role="busy_altgxb_reconfig"
       width="1" />
  </interface>
  <interface name="pcie_ip_reconfig_fromgxb_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_reconfig_fromgxb_0_data"
       direction="output"
       role="data"
       width="5" />
  </interface>
  <interface name="pcie_ip_reconfig_togxb" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_reconfig_togxb_data"
       direction="input"
       role="data"
       width="4" />
  </interface>
  <interface name="pcie_ip_refclk" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_refclk_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pcie_ip_rx_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_rx_in_rx_datain_0"
       direction="input"
       role="rx_datain_0"
       width="1" />
  </interface>
  <interface name="pcie_ip_test_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_test_in_test_in"
       direction="input"
       role="test_in"
       width="40" />
  </interface>
  <interface name="pcie_ip_tx_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_tx_out_tx_dataout_0"
       direction="output"
       role="tx_dataout_0"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_addr" direction="output" role="addr" width="13" />
   <port name="sdram_ba" direction="output" role="ba" width="2" />
   <port name="sdram_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_cke" direction="output" role="cke" width="1" />
   <port name="sdram_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_dq" direction="bidir" role="dq" width="32" />
   <port name="sdram_dqm" direction="output" role="dqm" width="4" />
   <port name="sdram_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="switch" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port name="switch_name" direction="input" role="name" width="2" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="de2i_150_qsys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1559108536,AUTO_UNIQUE_ID=(alt_vip_itc:14.0:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,FAMILY=Cyclone IV GX,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=12800,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=640,H_BACK_PORCH=48,H_BLANK=0,H_FRONT_PORCH=16,H_SYNC_LENGTH=96,INTERLACED=0,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,STD_WIDTH=1,THRESHOLD=12799,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=480,V_BACK_PORCH=33,V_BLANK=0,V_FRONT_PORCH=10,V_SYNC_LENGTH=2)(alt_vip_vfr:14.0:AUTO_CLOCK_MASTER_CLOCK_RATE=150000000,AUTO_CLOCK_RESET_CLOCK_RATE=150000000,BITS_PER_PIXEL_PER_COLOR_PLANE=8,CLOCKS_ARE_SEPARATE=1,FAMILY=Cyclone IV GX,MAX_IMAGE_HEIGHT=480,MAX_IMAGE_WIDTH=640,MEM_PORT_WIDTH=32,NUMBER_OF_CHANNELS_IN_PARALLEL=3,NUMBER_OF_CHANNELS_IN_SEQUENCE=1,RMASTER_BURST_TARGET=32,RMASTER_FIFO_DEPTH=1024)(altpll:17.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=3,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=3,CLK1_PHASE_SHIFT=-1852,CLK2_DIVIDE_BY=2,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=1,CLK3_DUTY_CYCLE=50,CLK3_MULTIPLY_BY=2,CLK3_PHASE_SHIFT=0,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 2 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 3 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 1 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 3 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -1852 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#CLK3_MULTIPLY_BY 2 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#c3 {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ3 100.00000000 PT#OUTPUT_FREQ2 25.00000000 PT#OUTPUT_FREQ1 150.00000000 PT#OUTPUT_FREQ0 150.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 1 PT#PHASE_SHIFT1 -100.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE3 100.000000 PT#EFF_OUTPUT_FREQ_VALUE2 25.000000 PT#EFF_OUTPUT_FREQ_VALUE1 150.000000 PT#EFF_OUTPUT_FREQ_VALUE0 150.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1358399309127803.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV GX,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_USED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16384,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16384,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16384,SYMBOLS_PER_BEAT=3,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(dma_read_master:17.1:ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=23,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Unaligned Accesses,UNALIGNED_ACCESSES_ENABLE=1,USE_FIX_ADDRESS_WIDTH=0)(dma_write_master:17.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=23,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Unaligned Accesses,UNALIGNED_ACCESSES_ENABLE=1,USE_FIX_ADDRESS_WIDTH=0)(Image_Fusion:1.0:)(altera_up_avalon_video_clipper:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,add_bottom=14,add_left=14,add_right=14,add_top=14,add_value_plane_1=0,add_value_plane_2=0,add_value_plane_3=0,add_value_plane_4=0,color_bits=8,color_planes=1,drop_bottom=0,drop_left=0,drop_right=0,drop_top=0,height_in=480,width_in=640)(modular_sgdma_dispatcher:17.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=8,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=0,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(altera_pcie_hard_ip:17.1:AST_LITE=0,AUTO_CAL_BLK_CLK_CLOCK_DOMAIN=2,AUTO_CAL_BLK_CLK_CLOCK_RATE=100000000,AUTO_CAL_BLK_CLK_RESET_DOMAIN=2,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_SPEEDGRADE=7,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=8,0,26,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=20,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=9,SLAVE_ADDRESS_MAP_0=0,SLAVE_ADDRESS_MAP_1=0,SLAVE_ADDRESS_MAP_1_0=8,SLAVE_ADDRESS_MAP_2=26,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_3_2=0,SLAVE_ADDRESS_MAP_4=0,SLAVE_ADDRESS_MAP_5=0,SLAVE_ADDRESS_MAP_5_4=0,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=8,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=26,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=ABSOLUTE,cyclone4=1,deviceFamily=Cyclone IV GX,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,link_width=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,under_test=0,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466,wiz_subprotocol=Gen 1-x1(altera_pcie_internal_hard_ip_qsys:17.1:AST_LITE=0,AUTO_AVALON_CLK_CLOCK_RATE=125000000,AUTO_PLD_CLK_CLOCK_RATE=125000000,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=8,0,26,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=31,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=10,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=8,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=26,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=BALANCED,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466)(altera_pcie_internal_altgx:17.1:deviceFamily=Cyclone IV GX,wiz_subprotocol=Gen 1-x1)(altera_pcie_internal_reset_controller_qsys:17.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_PLD_CLK_CLOCK_RATE=125000000,INTENDED_DEVICE_FAMILY=Cyclone IV GX,cyclone4=1,enable_gen2_core=false,link_width=1)(altera_pcie_internal_pipe_interface_qsys:17.1:AUTO_CORE_CLK_OUT_CLOCK_RATE=125000000,enable_gen2_core=false,gen2_lane_rate_mode=false,link_width=1,max_link_width=1,p_pcie_hip_type=2)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_conduit_fanout:17.1:CONDUIT_INPUT_ROLE=test_in,CONDUIT_OUTPUT_ROLES=interconect,interconect,CONDUIT_WIDTH=40,NUM_OUTPUTS=2)(altera_merlin_conduit_fanout:17.1:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=3)(altera_merlin_conduit_fanout:17.1:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=10)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=both,USE_RESET_REQUEST=0)(clock:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_avalon_new_sdram_controller:17.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=150000000,columnWidth=10,componentName=de2i_150_qsys_sdram,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728)(altera_up_avalon_video_dma_controller:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,addr_mode=Consecutive,back_start_address=0,color_bits=8,color_planes=1,dma_enabled=true,height=480,mode=From Memory to Stream,start_address=0,width=640)(altera_up_avalon_video_dma_controller:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,addr_mode=Consecutive,back_start_address=33554432,color_bits=8,color_planes=1,dma_enabled=true,height=480,mode=From Memory to Stream,start_address=33554432,width=640)(altera_up_avalon_video_dma_controller:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,addr_mode=Consecutive,back_start_address=67108864,color_bits=8,color_planes=3,dma_enabled=true,height=480,mode=From Stream to Memory,start_address=67108864,width=640)(avalon:17.1:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=20,baseAddress=0x80000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x00a0,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0080,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0090,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x02000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x02000020,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(interrupt:17.1:irqNumber=0)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)"
   instancePathKey="de2i_150_qsys"
   kind="de2i_150_qsys"
   version="1.0"
   name="de2i_150_qsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1559108536" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/de2i_150_qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_control.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc"
       type="SDC" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc"
       type="SDC" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image_padding.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/alt_vip_itc_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_sync_compare.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_calculate_mode.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_control.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_mode_banks.sv" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_statemachine.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_fifo.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_generic_count.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_to_binary.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_trigger_sync.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync_generation.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_frame_counter.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sample_counter.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/alt_vipitc131_cvo.sdc" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/alt_vip_vfr_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr_controller.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_prc.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_prc_core.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_prc_read_master.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/alt_vipvfr131_vfr.sdc" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/Image_Fusion_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_add.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_drop.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_counters.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_qsys_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_hip_pipen1b_qsys.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_altgx_hw.tcl" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_qsys_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_reset_controller.v" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_qsys_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_pipe_interface.v" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 0 starting:de2i_150_qsys "de2i_150_qsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>77</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>10</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>18</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_read_master.Data_Read_Master and dma_read_master_Data_Read_Master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_write_master.Data_Write_Master and dma_write_master_Data_Write_Master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_dma1_read.avalon_dma_master and video_dma1_read_avalon_dma_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_dma_write.avalon_dma_master and video_dma_write_avalon_dma_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_dma2_read.avalon_dma_master and video_dma2_read_avalon_dma_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_vfr_0.avalon_master and alt_vip_vfr_0_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_ip_txs_translator.avalon_anti_slave_0 and pcie_ip.txs</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>31</b> modules, <b>132</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>39</b> modules, <b>161</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>40</b> modules, <b>165</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>41</b> modules, <b>169</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>56</b> modules, <b>206</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>64</b> modules, <b>234</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>68</b> modules, <b>258</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>68</b> modules, <b>259</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>72</b> modules, <b>332</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>82</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>7</b> modules, <b>16</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>12</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_ip.bar1_0 and pcie_ip_bar1_0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_dma_write_avalon_dma_control_slave_translator.avalon_anti_slave_0 and video_dma_write.avalon_dma_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_dma1_read_avalon_dma_control_slave_translator.avalon_anti_slave_0 and video_dma1_read.avalon_dma_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_dma2_read_avalon_dma_control_slave_translator.avalon_anti_slave_0 and video_dma2_read.avalon_dma_control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_vfr_0_avalon_slave_translator.avalon_anti_slave_0 and alt_vip_vfr_0.avalon_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>26</b> modules, <b>114</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>31</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>32</b> modules, <b>137</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>36</b> modules, <b>153</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>45</b> modules, <b>175</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>53</b> modules, <b>207</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>61</b> modules, <b>255</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>61</b> modules, <b>256</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>65</b> modules, <b>326</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>88</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>2</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_ip.bar2 and pcie_ip_bar2_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces modular_sgdma_dispatcher_CSR_translator.avalon_anti_slave_0 and modular_sgdma_dispatcher.CSR</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_anti_slave_0 and modular_sgdma_dispatcher.Descriptor_Slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_ip_cra_translator.avalon_anti_slave_0 and pcie_ip.cra</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>15</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>19</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>20</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>23</b> modules, <b>85</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>30</b> modules, <b>99</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>36</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>36</b> modules, <b>118</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>38</b> modules, <b>155</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>91</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>20</b> modules, <b>91</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>21</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Warning" culprit="avalon_st_adapter.data_format_adapter_0"><![CDATA[The symbols per beat on input interface(3) and the output interface(3) match,
 but the input interface is using the empty signal, while the output interface is not using the empty signal.
 Empty signal data may be lost between the input and the output interface (across this adapter).]]></message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.041s/0.074s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.data_format_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.025s/0.037s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>23</b> modules, <b>102</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>26</b> modules, <b>93</b> connections]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>alt_vip_itc</b> "<b>submodules/alt_vipitc131_IS2Vid</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>alt_vip_vfr</b> "<b>submodules/alt_vipvfr131_vfr</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altpll</b> "<b>submodules/de2i_150_qsys_altpll_qsys</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>Image_Fusion</b> "<b>submodules/gaussian_ip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_up_avalon_video_clipper</b> "<b>submodules/de2i_150_qsys_image_padding</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_pcie_hard_ip</b> "<b>submodules/de2i_150_qsys_pcie_ip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/de2i_150_qsys_sdram</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/de2i_150_qsys_video_dma1_read</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/de2i_150_qsys_video_dma2_read</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/de2i_150_qsys_video_dma_write</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/de2i_150_qsys_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 24 starting:alt_vip_itc "submodules/alt_vipitc131_IS2Vid"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_sh.exe -t C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0006_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0006_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.693s</message>
   <message level="Debug">Command took 0.903s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_sh.exe -t C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0007_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\intelfpga\17.1\ip\altera\clocked_video_output\src_hdl\alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0007_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=alt_vipitc131_IS2Vid "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=NUMBER_OF_COLOUR_PLANES=D\"3\";COLOUR_PLANES_ARE_IN_PARALLEL=D\"1\";BPS=D\"8\";INTERLACED=D\"0\";H_ACTIVE_PIXELS=D\"640\";V_ACTIVE_LINES=D\"480\";ACCEPT_COLOURS_IN_SEQ=D\"0\";FIFO_DEPTH=D\"12800\";CLOCKS_ARE_SAME=D\"0\";USE_CONTROL=D\"0\";NO_OF_MODES=D\"1\";THRESHOLD=D\"12799\";STD_WIDTH=D\"1\";GENERATE_SYNC=D\"0\";USE_EMBEDDED_SYNCS=D\"0\";AP_LINE=D\"0\";V_BLANK=D\"0\";H_BLANK=D\"0\";H_SYNC_LENGTH=D\"96\";H_FRONT_PORCH=D\"16\";H_BACK_PORCH=D\"48\";V_SYNC_LENGTH=D\"2\";V_FRONT_PORCH=D\"10\";V_BACK_PORCH=D\"33\";F_RISING_EDGE=D\"0\";F_FALLING_EDGE=D\"0\";FIELD0_V_RISING_EDGE=D\"0\";FIELD0_V_BLANK=D\"0\";FIELD0_V_SYNC_LENGTH=D\"0\";FIELD0_V_FRONT_PORCH=D\"0\";FIELD0_V_BACK_PORCH=D\"0\";ANC_LINE=D\"0\";FIELD0_ANC_LINE=D\"0\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.668s</message>
   <message level="Debug">Command took 0.971s</message>
   <message level="Info" culprit="alt_vip_itc_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>alt_vip_itc</b> "<b>alt_vip_itc_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 23 starting:alt_vip_vfr "submodules/alt_vipvfr131_vfr"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_sh.exe -t C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0008_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0008_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.754s</message>
   <message level="Debug">Command took 0.963s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_sh.exe -t C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0009_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\intelfpga\17.1\ip\altera\frame_reader\full_ip\frame_reader\src_hdl\alt_vipvfr131_vfr.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0009_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=alt_vipvfr131_vfr "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=BITS_PER_PIXEL_PER_COLOR_PLANE=D\"8\";NUMBER_OF_CHANNELS_IN_PARALLEL=D\"3\";NUMBER_OF_CHANNELS_IN_SEQUENCE=D\"1\";MAX_IMAGE_WIDTH=D\"640\";MAX_IMAGE_HEIGHT=D\"480\";MEM_PORT_WIDTH=D\"32\";RMASTER_FIFO_DEPTH=D\"1024\";RMASTER_BURST_TARGET=D\"32\";CLOCKS_ARE_SEPARATE=D\"1\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.667s</message>
   <message level="Debug">Command took 0.978s</message>
   <message level="Info" culprit="alt_vip_vfr_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>alt_vip_vfr</b> "<b>alt_vip_vfr_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 22 starting:altpll "submodules/de2i_150_qsys_altpll_qsys"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0010_sopcgen/de2i_150_qsys_altpll_qsys.v --source=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0010_sopcgen/de2i_150_qsys_altpll_qsys.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0011_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.978s</message>
   <message level="Info" culprit="altpll_qsys"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altpll</b> "<b>altpll_qsys</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="buffer1_read"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>buffer1_read</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 18 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="dma_read_master"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>dma_read_master</b> "<b>dma_read_master</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 17 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="dma_write_master"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>dma_write_master</b> "<b>dma_write_master</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:Image_Fusion "submodules/gaussian_ip"</message>
   <message level="Info" culprit="image_fusion"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>Image_Fusion</b> "<b>image_fusion</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 15 starting:altera_up_avalon_video_clipper "submodules/de2i_150_qsys_image_padding"</message>
   <message level="Info" culprit="image_padding">Starting generation of the video clipper</message>
   <message level="Info" culprit="image_padding"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_up_avalon_video_clipper</b> "<b>image_padding</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 14 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="modular_sgdma_dispatcher"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>modular_sgdma_dispatcher</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 13 starting:altera_pcie_hard_ip "submodules/de2i_150_qsys_pcie_ip"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>66</b> connections]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_hard_ip_qsys</b> "<b>submodules/altpcie_hip_pipen1b_qsys</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_altgx</b> "<b>submodules/de2i_150_qsys_pcie_ip_altgx_internal</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_reset_controller_qsys</b> "<b>submodules/altera_pcie_hard_ip_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>submodules/altpcie_pipe_interface</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="pcie_ip"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_pcie_hard_ip</b> "<b>pcie_ip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 161 starting:altera_pcie_internal_hard_ip_qsys "submodules/altpcie_hip_pipen1b_qsys"</message>
   <message level="Info" culprit="pcie_internal_hip"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_hard_ip_qsys</b> "<b>pcie_internal_hip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 160 starting:altera_pcie_internal_altgx "submodules/de2i_150_qsys_pcie_ip_altgx_internal"</message>
   <message level="Info" culprit="altgx_internal">Family: Cyclone IV GX</message>
   <message level="Info" culprit="altgx_internal">Subprotocol: Gen 1-x1</message>
   <message level="Info" culprit="altgx_internal">qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0025_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --source=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0025_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0026_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.215s</message>
   <message level="Info" culprit="altgx_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_altgx</b> "<b>altgx_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 159 starting:altera_pcie_internal_reset_controller_qsys "submodules/altera_pcie_hard_ip_reset_controller"</message>
   <message level="Info" culprit="reset_controller_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_reset_controller_qsys</b> "<b>reset_controller_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 158 starting:altera_pcie_internal_pipe_interface_qsys "submodules/altpcie_pipe_interface"</message>
   <message level="Info" culprit="pipe_interface_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>pipe_interface_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 164 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 17 starting:altera_avalon_new_sdram_controller "submodules/de2i_150_qsys_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'de2i_150_qsys_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de2i_150_qsys_sdram --dir=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0018_sdram_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0018_sdram_gen//de2i_150_qsys_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'de2i_150_qsys_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:altera_up_avalon_video_dma_controller "submodules/de2i_150_qsys_video_dma1_read"</message>
   <message level="Info" culprit="video_dma1_read">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="video_dma1_read"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>video_dma1_read</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 15 starting:altera_up_avalon_video_dma_controller "submodules/de2i_150_qsys_video_dma2_read"</message>
   <message level="Info" culprit="video_dma2_read">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="video_dma2_read"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>video_dma2_read</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 14 starting:altera_up_avalon_video_dma_controller "submodules/de2i_150_qsys_video_dma_write"</message>
   <message level="Info" culprit="video_dma_write">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="video_dma_write"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>video_dma_write</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 13 starting:altera_mm_interconnect "submodules/de2i_150_qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.033s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>64</b> modules, <b>204</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 156 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>dma_read_master_Data_Read_Master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 150 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 148 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>dma_read_master_Data_Read_Master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="buffer1_read"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>buffer1_read</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 136 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 134 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 133 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 130 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 129 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 128 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>dma_read_master_Data_Read_Master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 127 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 126 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 125 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 124 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 123 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 120 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 119 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 118 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 117 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 116 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 114 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 113 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 110 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 102 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 98 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 2 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 98 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 1 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 72 starting:altera_mm_interconnect "submodules/de2i_150_qsys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>58</b> modules, <b>193</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>193</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>193</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>193</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>193</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>193</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.019s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.017s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.016s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.019s/0.022s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>62</b> modules, <b>205</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 156 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>dma_read_master_Data_Read_Master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 150 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 148 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>dma_read_master_Data_Read_Master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="buffer1_read"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>buffer1_read</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 80 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 79 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 128 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>dma_read_master_Data_Read_Master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 127 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 70 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 69 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 65 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 61 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 110 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 102 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 98 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 2 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 129 starting:altera_mm_interconnect "submodules/de2i_150_qsys_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>36</b> modules, <b>113</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>36</b> modules, <b>113</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>36</b> modules, <b>113</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>36</b> modules, <b>113</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>36</b> modules, <b>113</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.017s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.017s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.014s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>39</b> modules, <b>122</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 156 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>dma_read_master_Data_Read_Master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 150 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 148 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>dma_read_master_Data_Read_Master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="buffer1_read"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>buffer1_read</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 28 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 27 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 26 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_2_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 128 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>dma_read_master_Data_Read_Master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 127 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 20 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 19 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 13 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 110 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 98 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 2 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 5 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 0 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 165 starting:altera_irq_mapper "submodules/de2i_150_qsys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 164 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 4 starting:data_format_adapter "submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 164 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>data_format_adapter</b> "<b>submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 3 starting:data_format_adapter "submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 164 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_itc:14.0:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,FAMILY=Cyclone IV GX,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=12800,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=640,H_BACK_PORCH=48,H_BLANK=0,H_FRONT_PORCH=16,H_SYNC_LENGTH=96,INTERLACED=0,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,STD_WIDTH=1,THRESHOLD=12799,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=480,V_BACK_PORCH=33,V_BLANK=0,V_FRONT_PORCH=10,V_SYNC_LENGTH=2"
   instancePathKey="de2i_150_qsys:.:alt_vip_itc_0"
   kind="alt_vip_itc"
   version="14.0"
   name="alt_vipitc131_IS2Vid">
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_control.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc"
       type="SDC" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/alt_vip_itc_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_sync_compare.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_calculate_mode.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_control.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_mode_banks.sv" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_statemachine.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_fifo.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_generic_count.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_to_binary.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_trigger_sync.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync_generation.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_frame_counter.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sample_counter.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/clocked_video_output/alt_vipitc131_cvo.sdc" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="alt_vip_itc_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 24 starting:alt_vip_itc "submodules/alt_vipitc131_IS2Vid"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_sh.exe -t C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0006_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/intelfpga/17.1/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0006_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.693s</message>
   <message level="Debug">Command took 0.903s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_sh.exe -t C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0007_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\intelfpga\17.1\ip\altera\clocked_video_output\src_hdl\alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0007_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=alt_vipitc131_IS2Vid "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=NUMBER_OF_COLOUR_PLANES=D\"3\";COLOUR_PLANES_ARE_IN_PARALLEL=D\"1\";BPS=D\"8\";INTERLACED=D\"0\";H_ACTIVE_PIXELS=D\"640\";V_ACTIVE_LINES=D\"480\";ACCEPT_COLOURS_IN_SEQ=D\"0\";FIFO_DEPTH=D\"12800\";CLOCKS_ARE_SAME=D\"0\";USE_CONTROL=D\"0\";NO_OF_MODES=D\"1\";THRESHOLD=D\"12799\";STD_WIDTH=D\"1\";GENERATE_SYNC=D\"0\";USE_EMBEDDED_SYNCS=D\"0\";AP_LINE=D\"0\";V_BLANK=D\"0\";H_BLANK=D\"0\";H_SYNC_LENGTH=D\"96\";H_FRONT_PORCH=D\"16\";H_BACK_PORCH=D\"48\";V_SYNC_LENGTH=D\"2\";V_FRONT_PORCH=D\"10\";V_BACK_PORCH=D\"33\";F_RISING_EDGE=D\"0\";F_FALLING_EDGE=D\"0\";FIELD0_V_RISING_EDGE=D\"0\";FIELD0_V_BLANK=D\"0\";FIELD0_V_SYNC_LENGTH=D\"0\";FIELD0_V_FRONT_PORCH=D\"0\";FIELD0_V_BACK_PORCH=D\"0\";ANC_LINE=D\"0\";FIELD0_ANC_LINE=D\"0\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.668s</message>
   <message level="Debug">Command took 0.971s</message>
   <message level="Info" culprit="alt_vip_itc_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>alt_vip_itc</b> "<b>alt_vip_itc_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_vfr:14.0:AUTO_CLOCK_MASTER_CLOCK_RATE=150000000,AUTO_CLOCK_RESET_CLOCK_RATE=150000000,BITS_PER_PIXEL_PER_COLOR_PLANE=8,CLOCKS_ARE_SEPARATE=1,FAMILY=Cyclone IV GX,MAX_IMAGE_HEIGHT=480,MAX_IMAGE_WIDTH=640,MEM_PORT_WIDTH=32,NUMBER_OF_CHANNELS_IN_PARALLEL=3,NUMBER_OF_CHANNELS_IN_SEQUENCE=1,RMASTER_BURST_TARGET=32,RMASTER_FIFO_DEPTH=1024"
   instancePathKey="de2i_150_qsys:.:alt_vip_vfr_0"
   kind="alt_vip_vfr"
   version="14.0"
   name="alt_vipvfr131_vfr">
  <parameter name="AUTO_CLOCK_MASTER_CLOCK_RATE" value="150000000" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="150000000" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd"
       type="VHDL" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc"
       type="SDC" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/alt_vip_vfr_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr_controller.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_prc.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_prc_core.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_prc_read_master.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd" />
   <file
       path="C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/alt_vipvfr131_vfr.sdc" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="alt_vip_vfr_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 23 starting:alt_vip_vfr "submodules/alt_vipvfr131_vfr"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_sh.exe -t C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0008_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/intelfpga/17.1/ip/altera/frame_reader/full_ip/frame_reader/src_hdl/alt_vipvfr131_vfr.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0008_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.754s</message>
   <message level="Debug">Command took 0.963s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_sh.exe -t C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0009_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\intelfpga\17.1\ip\altera\frame_reader\full_ip\frame_reader\src_hdl\alt_vipvfr131_vfr.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0009_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=alt_vipvfr131_vfr "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=BITS_PER_PIXEL_PER_COLOR_PLANE=D\"8\";NUMBER_OF_CHANNELS_IN_PARALLEL=D\"3\";NUMBER_OF_CHANNELS_IN_SEQUENCE=D\"1\";MAX_IMAGE_WIDTH=D\"640\";MAX_IMAGE_HEIGHT=D\"480\";MEM_PORT_WIDTH=D\"32\";RMASTER_FIFO_DEPTH=D\"1024\";RMASTER_BURST_TARGET=D\"32\";CLOCKS_ARE_SEPARATE=D\"1\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.667s</message>
   <message level="Debug">Command took 0.978s</message>
   <message level="Info" culprit="alt_vip_vfr_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>alt_vip_vfr</b> "<b>alt_vip_vfr_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:17.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=3,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=3,CLK1_PHASE_SHIFT=-1852,CLK2_DIVIDE_BY=2,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=1,CLK3_DUTY_CYCLE=50,CLK3_MULTIPLY_BY=2,CLK3_PHASE_SHIFT=0,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 2 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 3 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 1 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 3 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -1852 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#CLK3_MULTIPLY_BY 2 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#c3 {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ3 100.00000000 PT#OUTPUT_FREQ2 25.00000000 PT#OUTPUT_FREQ1 150.00000000 PT#OUTPUT_FREQ0 150.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 1 PT#PHASE_SHIFT1 -100.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE3 100.000000 PT#EFF_OUTPUT_FREQ_VALUE2 25.000000 PT#EFF_OUTPUT_FREQ_VALUE1 150.000000 PT#EFF_OUTPUT_FREQ_VALUE0 150.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1358399309127803.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV GX,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_USED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="de2i_150_qsys:.:altpll_qsys"
   kind="altpll"
   version="17.1"
   name="de2i_150_qsys_altpll_qsys">
  <parameter name="CLK3_PHASE_SHIFT" value="0" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="CLK2_PHASE_SHIFT" value="0" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="-1852" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_USED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_USED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="50" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="1" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#c3 {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="1" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ3 100.00000000 PT#OUTPUT_FREQ2 25.00000000 PT#OUTPUT_FREQ1 150.00000000 PT#OUTPUT_FREQ0 150.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 1 PT#PHASE_SHIFT1 -100.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE3 100.000000 PT#EFF_OUTPUT_FREQ_VALUE2 25.000000 PT#EFF_OUTPUT_FREQ_VALUE1 150.000000 PT#EFF_OUTPUT_FREQ_VALUE0 150.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1358399309127803.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="50" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="3" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="3" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="2" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="1" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#CLK2_DIVIDE_BY 2 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 3 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 1 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 3 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -1852 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV GX} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#CLK3_MULTIPLY_BY 2 CT#PORT_LOCKED PORT_USED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="2" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_USED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_altpll_qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="altpll_qsys" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 22 starting:altpll "submodules/de2i_150_qsys_altpll_qsys"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0010_sopcgen/de2i_150_qsys_altpll_qsys.v --source=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0010_sopcgen/de2i_150_qsys_altpll_qsys.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0011_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.978s</message>
   <message level="Info" culprit="altpll_qsys"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altpll</b> "<b>altpll_qsys</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16384,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="de2i_150_qsys:.:buffer1_read"
   kind="altera_avalon_sc_fifo"
   version="17.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="buffer1_read,buffer2_read,buffer_write" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="sdram_s1_agent_rsp_fifo,sdram_s1_agent_rdata_fifo,pcie_ip_txs_agent_rsp_fifo,pcie_ip_txs_agent_rdata_fifo" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="video_dma_write_avalon_dma_control_slave_agent_rsp_fifo,video_dma_write_avalon_dma_control_slave_agent_rdata_fifo,video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo,video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo,video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo,video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo,alt_vip_vfr_0_avalon_slave_agent_rsp_fifo,alt_vip_vfr_0_avalon_slave_agent_rdata_fifo" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2"
     as="modular_sgdma_dispatcher_CSR_agent_rsp_fifo,modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo,modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo,pcie_ip_cra_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="buffer1_read"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>buffer1_read</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_read_master:17.1:ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=23,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Unaligned Accesses,UNALIGNED_ACCESSES_ENABLE=1,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="de2i_150_qsys:.:dma_read_master"
   kind="dma_read_master"
   version="17.1"
   name="read_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="dma_read_master" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 18 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="dma_read_master"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>dma_read_master</b> "<b>dma_read_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_write_master:17.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=23,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Unaligned Accesses,UNALIGNED_ACCESSES_ENABLE=1,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="de2i_150_qsys:.:dma_write_master"
   kind="dma_write_master"
   version="17.1"
   name="write_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="dma_write_master" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 17 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="dma_write_master"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>dma_write_master</b> "<b>dma_write_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Image_Fusion:1.0:"
   instancePathKey="de2i_150_qsys:.:image_fusion"
   kind="Image_Fusion"
   version="1.0"
   name="gaussian_ip">
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/gaussian_ip.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/Image_Fusion_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="image_fusion" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:Image_Fusion "submodules/gaussian_ip"</message>
   <message level="Info" culprit="image_fusion"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>Image_Fusion</b> "<b>image_fusion</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_clipper:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,add_bottom=14,add_left=14,add_right=14,add_top=14,add_value_plane_1=0,add_value_plane_2=0,add_value_plane_3=0,add_value_plane_4=0,color_bits=8,color_planes=1,drop_bottom=0,drop_left=0,drop_right=0,drop_top=0,height_in=480,width_in=640"
   instancePathKey="de2i_150_qsys:.:image_padding"
   kind="altera_up_avalon_video_clipper"
   version="17.1"
   name="de2i_150_qsys_image_padding">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="add_bottom" value="14" />
  <parameter name="color_planes" value="1" />
  <parameter name="width_in" value="640" />
  <parameter name="drop_bottom" value="0" />
  <parameter name="color_bits" value="8" />
  <parameter name="drop_left" value="0" />
  <parameter name="drop_right" value="0" />
  <parameter name="add_left" value="14" />
  <parameter name="drop_top" value="0" />
  <parameter name="add_right" value="14" />
  <parameter name="add_top" value="14" />
  <parameter name="add_value_plane_2" value="0" />
  <parameter name="height_in" value="480" />
  <parameter name="add_value_plane_1" value="0" />
  <parameter name="add_value_plane_4" value="0" />
  <parameter name="add_value_plane_3" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_add.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_drop.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_clipper_counters.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_image_padding.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_add.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_drop.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_counters.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="image_padding" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 15 starting:altera_up_avalon_video_clipper "submodules/de2i_150_qsys_image_padding"</message>
   <message level="Info" culprit="image_padding">Starting generation of the video clipper</message>
   <message level="Info" culprit="image_padding"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_up_avalon_video_clipper</b> "<b>image_padding</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="modular_sgdma_dispatcher:17.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=8,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=0,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses"
   instancePathKey="de2i_150_qsys:.:modular_sgdma_dispatcher"
   kind="modular_sgdma_dispatcher"
   version="17.1"
   name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PREFETCHER_USE_CASE" value="0" />
  <parameter name="MODE" value="0" />
  <parameter name="DATA_FIFO_DEPTH" value="32" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="DESCRIPTOR_WIDTH" value="128" />
  <parameter name="DESCRIPTOR_INTERFACE" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="8" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="16" />
  <parameter name="MAX_BYTE" value="1024" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="modular_sgdma_dispatcher" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 14 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="modular_sgdma_dispatcher"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>modular_sgdma_dispatcher</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_hard_ip:17.1:AST_LITE=0,AUTO_CAL_BLK_CLK_CLOCK_DOMAIN=2,AUTO_CAL_BLK_CLK_CLOCK_RATE=100000000,AUTO_CAL_BLK_CLK_RESET_DOMAIN=2,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_SPEEDGRADE=7,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=8,0,26,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=20,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=9,SLAVE_ADDRESS_MAP_0=0,SLAVE_ADDRESS_MAP_1=0,SLAVE_ADDRESS_MAP_1_0=8,SLAVE_ADDRESS_MAP_2=26,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_3_2=0,SLAVE_ADDRESS_MAP_4=0,SLAVE_ADDRESS_MAP_5=0,SLAVE_ADDRESS_MAP_5_4=0,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=8,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=26,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=ABSOLUTE,cyclone4=1,deviceFamily=Cyclone IV GX,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,link_width=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,under_test=0,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466,wiz_subprotocol=Gen 1-x1(altera_pcie_internal_hard_ip_qsys:17.1:AST_LITE=0,AUTO_AVALON_CLK_CLOCK_RATE=125000000,AUTO_PLD_CLK_CLOCK_RATE=125000000,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=8,0,26,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=31,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=10,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=8,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=26,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=BALANCED,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466)(altera_pcie_internal_altgx:17.1:deviceFamily=Cyclone IV GX,wiz_subprotocol=Gen 1-x1)(altera_pcie_internal_reset_controller_qsys:17.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_PLD_CLK_CLOCK_RATE=125000000,INTENDED_DEVICE_FAMILY=Cyclone IV GX,cyclone4=1,enable_gen2_core=false,link_width=1)(altera_pcie_internal_pipe_interface_qsys:17.1:AUTO_CORE_CLK_OUT_CLOCK_RATE=125000000,enable_gen2_core=false,gen2_lane_rate_mode=false,link_width=1,max_link_width=1,p_pcie_hip_type=2)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_conduit_fanout:17.1:CONDUIT_INPUT_ROLE=test_in,CONDUIT_OUTPUT_ROLES=interconect,interconect,CONDUIT_WIDTH=40,NUM_OUTPUTS=2)(altera_merlin_conduit_fanout:17.1:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=3)(altera_merlin_conduit_fanout:17.1:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=10)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=both,USE_RESET_REQUEST=0)(clock:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="de2i_150_qsys:.:pcie_ip"
   kind="altera_pcie_hard_ip"
   version="17.1"
   name="de2i_150_qsys_pcie_ip">
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="core_clk_freq" value="1250" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="bar1_prefetchable" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW" value="0" />
  <parameter name="no_command_completed" value="true" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW" value="0" />
  <parameter
     name="PCIe Address 63:32"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="p_pcie_version" value="2.0" />
  <parameter name="enable_ecrc_check" value="false" />
  <parameter name="device_id" value="57345" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="under_test" value="0" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="RX_BUF" value="9" />
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH" value="0" />
  <parameter name="CB_TXS_ADDRESS_WIDTH" value="7" />
  <parameter name="SLAVE_ADDRESS_MAP_1_0" value="8" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="1" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="vendor_id" value="4466" />
  <parameter name="diffclock_nfts_count" value="255" />
  <parameter name="no_soft_reset" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="1" />
  <parameter name="bar0_size_mask" value="8" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH" value="0" />
  <parameter name="p_pcie_txrx_clock" value="100 MHz" />
  <parameter name="l1_exit_latency_sameclock" value="7" />
  <parameter name="SLAVE_ADDRESS_MAP_1" value="0" />
  <parameter name="bar2_prefetchable" value="false" />
  <parameter name="bar4_64bit_mem_space" value="false" />
  <parameter name="SLAVE_ADDRESS_MAP_0" value="0" />
  <parameter name="single_rx_detect" value="1" />
  <parameter name="SLAVE_ADDRESS_MAP_5" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_4" value="0" />
  <parameter name="bar_prefetchable" value="32" />
  <parameter name="SLAVE_ADDRESS_MAP_3" value="0" />
  <parameter name="bar0_prefetchable" value="true" />
  <parameter name="SLAVE_ADDRESS_MAP_2" value="26" />
  <parameter name="endpoint_l1_latency" value="0" />
  <parameter
     name="PCIe Address 31:0"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="sameclock_nfts_count" value="255" />
  <parameter name="subsystem_device_id" value="4" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH" value="0" />
  <parameter name="retry_buffer_last_active_address" value="255" />
  <parameter name="bar_io_window_size" value="32BIT" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW" value="0" />
  <parameter name="BAR Size" value="8,0,26,0,0,0" />
  <parameter name="surprise_down_error_support" value="false" />
  <parameter name="CB_PCIE_MODE" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B0" value="0x00000000" />
  <parameter name="l1_exit_latency_diffclock" value="7" />
  <parameter name="CB_P2A_AVALON_ADDR_B1" value="0x00000000" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B2" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B3" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B4" value="0x00000000" />
  <parameter name="p_pcie_target_performance_preset" value="Maximum" />
  <parameter name="CB_P2A_AVALON_ADDR_B5" value="0x00000000" />
  <parameter name="G_TAG_NUM0" value="32" />
  <parameter name="my_enable_ecrc_check" value="false" />
  <parameter name="p_user_msi_enable" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW" value="0" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH" value="0" />
  <parameter name="enable_ch0_pclk_out" value="true" />
  <parameter name="enable_completion_timeout_disable" value="false" />
  <parameter name="msix_table_bir" value="0" />
  <parameter name="bar3_prefetchable" value="false" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_header" value="30" />
  <parameter name="max_payload_size" value="0" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW" value="0" />
  <parameter name="lane_mask" value="254" />
  <parameter name="p_pcie_hip_type" value="2" />
  <parameter name="vc0_rx_flow_ctrl_compl_data" value="256" />
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH" value="0" />
  <parameter name="subsystem_vendor_id" value="4466" />
  <parameter name="bar1_io_space" value="false" />
  <parameter name="bar4_size_mask" value="0" />
  <parameter name="wiz_subprotocol" value="Gen 1-x1" />
  <parameter name="bar4_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH" value="0" />
  <parameter name="max_link_width" value="1" />
  <parameter name="gen2_lane_rate_mode" value="false" />
  <parameter name="my_enable_ecrc_gen" value="false" />
  <parameter name="vc0_rx_flow_ctrl_posted_header" value="28" />
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_data" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW" value="0" />
  <parameter name="enable_l1_aspm" value="false" />
  <parameter name="bar3_64bit_mem_space" value="false" />
  <parameter name="bar0_64bit_mem_space" value="true" />
  <parameter name="class_code" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW" value="0" />
  <parameter name="hot_plug_support" value="0" />
  <parameter name="gen2_diffclock_nfts_count" value="255" />
  <parameter name="bar5_64bit_mem_space" value="false" />
  <parameter name="bar2_64bit_mem_space" value="false" />
  <parameter name="msix_pba_bir" value="0" />
  <parameter name="core_clk_divider" value="2" />
  <parameter name="l01_entry_latency" value="31" />
  <parameter name="vc0_rx_flow_ctrl_posted_data" value="198" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH" value="0" />
  <parameter name="TL_SELECTION" value="1" />
  <parameter name="SLAVE_ADDRESS_MAP_5_4" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW" value="0" />
  <parameter name="bar5_size_mask" value="0" />
  <parameter name="bar5_prefetchable" value="false" />
  <parameter
     name="BAR Type"
     value="64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="advanced_errors" value="false" />
  <parameter name="enable_slot_register" value="false" />
  <parameter name="CG_NO_CPL_REORDERING" value="0" />
  <parameter name="l0_exit_latency_diffclock" value="7" />
  <parameter name="revision_id" value="1" />
  <parameter name="bar0_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH" value="0" />
  <parameter name="l0_exit_latency_sameclock" value="7" />
  <parameter name="link_common_clock" value="1" />
  <parameter name="msix_pba_offset" value="0" />
  <parameter name="bar5_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH" value="0" />
  <parameter
     name="Address Page"
     value="0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A" />
  <parameter name="bar3_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH" value="0" />
  <parameter name="msi_function_count" value="0" />
  <parameter name="my_advanced_errors" value="false" />
  <parameter name="enable_coreclk_out_half_rate" value="false" />
  <parameter name="bar2_size_mask" value="26" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW" value="0" />
  <parameter name="bar2_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW" value="0" />
  <parameter name="vc0_rx_flow_ctrl_compl_header" value="48" />
  <parameter name="cyclone4" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH" value="0" />
  <parameter name="port_link_number" value="1" />
  <parameter name="endpoint_l0_latency" value="0" />
  <parameter name="slot_power_limit" value="0" />
  <parameter name="slot_number" value="0" />
  <parameter name="bar1_size_mask" value="0" />
  <parameter name="link_width" value="1" />
  <parameter name="bar3_io_space" value="false" />
  <parameter name="Avalon Base Address" value="0,0,0,0,0,0" />
  <parameter name="enable_adapter_half_rate_mode" value="false" />
  <parameter name="SLAVE_ADDRESS_MAP_3_2" value="0" />
  <parameter name="pcie_mode" value="SHARED_MODE" />
  <parameter name="bar1_64bit_mem_space" value="true" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH" value="0" />
  <parameter name="p_pcie_app_clk" value="0" />
  <parameter name="bar4_prefetchable" value="false" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="msix_table_size" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="msix_table_offset" value="0" />
  <parameter name="my_gen2_lane_rate_mode" value="false" />
  <parameter name="enable_function_msix_support" value="false" />
  <parameter name="completion_timeout" value="NONE" />
  <parameter name="core_clk_source" value="pclk" />
  <parameter name="RH_NUM" value="7" />
  <parameter name="eie_before_nfts_count" value="4" />
  <parameter name="CG_AVALON_S_ADDR_WIDTH" value="20" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW" value="0" />
  <parameter name="AUTO_CAL_BLK_CLK_RESET_DOMAIN" value="2" />
  <parameter name="enable_msi_64bit_addressing" value="true" />
  <parameter name="use_crc_forwarding" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH" value="0" />
  <parameter name="gen2_sameclock_nfts_count" value="255" />
  <parameter name="millisecond_cycle_count" value="125000" />
  <parameter name="low_priority_vc" value="0" />
  <parameter name="AST_LITE" value="0" />
  <parameter name="credit_buffer_allocation_aux" value="ABSOLUTE" />
  <parameter name="CG_IRQ_BIT_ENA" value="65535" />
  <parameter name="slot_power_scale" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="31" />
  <parameter name="BAR" value="0,1 - Occupied,2,3,4,5" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW" value="0" />
  <parameter name="enable_ecrc_gen" value="false" />
  <parameter name="p_pcie_test_out_width" value="None" />
  <parameter name="dll_active_report_support" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_qsys_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_hip_pipen1b_qsys.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_altgx_hw.tcl" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_qsys_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_reset_controller.v" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_qsys_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_pipe_interface.v" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de2i_150_qsys" as="pcie_ip" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 13 starting:altera_pcie_hard_ip "submodules/de2i_150_qsys_pcie_ip"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>66</b> connections]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_hard_ip_qsys</b> "<b>submodules/altpcie_hip_pipen1b_qsys</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_altgx</b> "<b>submodules/de2i_150_qsys_pcie_ip_altgx_internal</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_reset_controller_qsys</b> "<b>submodules/altera_pcie_hard_ip_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>submodules/altpcie_pipe_interface</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="pcie_ip"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_pcie_hard_ip</b> "<b>pcie_ip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 161 starting:altera_pcie_internal_hard_ip_qsys "submodules/altpcie_hip_pipen1b_qsys"</message>
   <message level="Info" culprit="pcie_internal_hip"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_hard_ip_qsys</b> "<b>pcie_internal_hip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 160 starting:altera_pcie_internal_altgx "submodules/de2i_150_qsys_pcie_ip_altgx_internal"</message>
   <message level="Info" culprit="altgx_internal">Family: Cyclone IV GX</message>
   <message level="Info" culprit="altgx_internal">Subprotocol: Gen 1-x1</message>
   <message level="Info" culprit="altgx_internal">qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0025_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --source=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0025_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0026_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.215s</message>
   <message level="Info" culprit="altgx_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_altgx</b> "<b>altgx_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 159 starting:altera_pcie_internal_reset_controller_qsys "submodules/altera_pcie_hard_ip_reset_controller"</message>
   <message level="Info" culprit="reset_controller_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_reset_controller_qsys</b> "<b>reset_controller_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 158 starting:altera_pcie_internal_pipe_interface_qsys "submodules/altpcie_pipe_interface"</message>
   <message level="Info" culprit="pipe_interface_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>pipe_interface_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 164 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:17.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=150000000,columnWidth=10,componentName=de2i_150_qsys_sdram,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=custom,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=134217728"
   instancePathKey="de2i_150_qsys:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="17.1"
   name="de2i_150_qsys_sdram">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="150000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="de2i_150_qsys_sdram" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="134217728" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="25" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sdram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="sdram" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 17 starting:altera_avalon_new_sdram_controller "submodules/de2i_150_qsys_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'de2i_150_qsys_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de2i_150_qsys_sdram --dir=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0018_sdram_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0018_sdram_gen//de2i_150_qsys_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'de2i_150_qsys_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dma_controller:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,addr_mode=Consecutive,back_start_address=0,color_bits=8,color_planes=1,dma_enabled=true,height=480,mode=From Memory to Stream,start_address=0,width=640"
   instancePathKey="de2i_150_qsys:.:video_dma1_read"
   kind="altera_up_avalon_video_dma_controller"
   version="17.1"
   name="de2i_150_qsys_video_dma1_read">
  <parameter name="mode" value="From Memory to Stream" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="dma_enabled" value="true" />
  <parameter name="color_bits" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="start_address" value="0" />
  <parameter name="addr_mode" value="Consecutive" />
  <parameter name="width" value="640" />
  <parameter name="color_planes" value="1" />
  <parameter name="back_start_address" value="0" />
  <parameter name="height" value="480" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma1_read.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="video_dma1_read" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:altera_up_avalon_video_dma_controller "submodules/de2i_150_qsys_video_dma1_read"</message>
   <message level="Info" culprit="video_dma1_read">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="video_dma1_read"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>video_dma1_read</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dma_controller:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,addr_mode=Consecutive,back_start_address=33554432,color_bits=8,color_planes=1,dma_enabled=true,height=480,mode=From Memory to Stream,start_address=33554432,width=640"
   instancePathKey="de2i_150_qsys:.:video_dma2_read"
   kind="altera_up_avalon_video_dma_controller"
   version="17.1"
   name="de2i_150_qsys_video_dma2_read">
  <parameter name="mode" value="From Memory to Stream" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="dma_enabled" value="true" />
  <parameter name="color_bits" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="start_address" value="33554432" />
  <parameter name="addr_mode" value="Consecutive" />
  <parameter name="width" value="640" />
  <parameter name="color_planes" value="1" />
  <parameter name="back_start_address" value="33554432" />
  <parameter name="height" value="480" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma2_read.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="video_dma2_read" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 15 starting:altera_up_avalon_video_dma_controller "submodules/de2i_150_qsys_video_dma2_read"</message>
   <message level="Info" culprit="video_dma2_read">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="video_dma2_read"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>video_dma2_read</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dma_controller:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,addr_mode=Consecutive,back_start_address=67108864,color_bits=8,color_planes=3,dma_enabled=true,height=480,mode=From Stream to Memory,start_address=67108864,width=640"
   instancePathKey="de2i_150_qsys:.:video_dma_write"
   kind="altera_up_avalon_video_dma_controller"
   version="17.1"
   name="de2i_150_qsys_video_dma_write">
  <parameter name="mode" value="From Stream to Memory" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="dma_enabled" value="true" />
  <parameter name="color_bits" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="start_address" value="67108864" />
  <parameter name="addr_mode" value="Consecutive" />
  <parameter name="width" value="640" />
  <parameter name="color_planes" value="3" />
  <parameter name="back_start_address" value="67108864" />
  <parameter name="height" value="480" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_video_dma_write.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="video_dma_write" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 14 starting:altera_up_avalon_video_dma_controller "submodules/de2i_150_qsys_video_dma_write"</message>
   <message level="Info" culprit="video_dma_write">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="video_dma_write"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>video_dma_write</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_control_slave.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_memory.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_up_video_dma_to_stream.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {dma_read_master_Data_Read_Master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_READ} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {SYNC_RESET} {0};add_instance {dma_write_master_Data_Write_Master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_READ} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {SYNC_RESET} {0};add_instance {video_dma1_read_avalon_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {SYNC_RESET} {0};add_instance {video_dma_write_avalon_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_READDATA} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_READ} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {SYNC_RESET} {0};add_instance {video_dma2_read_avalon_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {SYNC_RESET} {0};add_instance {alt_vip_vfr_0_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {SYNC_RESET} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ip_txs_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {pcie_ip_txs_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_DATA_W} {64};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_txs_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {pcie_ip_txs_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_txs_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_read_master_Data_Read_Master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {ST_DATA_W} {113};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {ID} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_write_master_Data_Write_Master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {ST_DATA_W} {113};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {ID} {2};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {USE_WRITERESPONSE} {0};add_instance {video_dma1_read_avalon_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_QOS_H} {66};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_QOS_L} {66};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_H} {64};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_L} {64};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {63};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {63};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BURST_TYPE_H} {62};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BURST_TYPE_L} {61};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_CACHE_H} {80};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_CACHE_L} {77};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_THREAD_ID_H} {73};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_THREAD_ID_L} {73};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BURST_SIZE_H} {60};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BURST_SIZE_L} {58};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BEGIN_BURST} {65};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BURSTWRAP_H} {57};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BURSTWRAP_L} {57};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BYTE_CNT_H} {56};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_DATA_H} {7};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_SRC_ID_L} {67};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {ST_DATA_W} {86};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {ID} {3};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {video_dma_write_avalon_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {ST_DATA_W} {113};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {ID} {5};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {video_dma2_read_avalon_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_QOS_H} {66};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_QOS_L} {66};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_H} {64};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_L} {64};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {63};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {63};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BURST_TYPE_H} {62};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BURST_TYPE_L} {61};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_CACHE_H} {80};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_CACHE_L} {77};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_THREAD_ID_H} {73};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_THREAD_ID_L} {73};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BURST_SIZE_H} {60};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BURST_SIZE_L} {58};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BEGIN_BURST} {65};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BURSTWRAP_H} {57};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BURSTWRAP_L} {57};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BYTE_CNT_H} {56};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_DATA_H} {7};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_SRC_ID_L} {67};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {ST_DATA_W} {86};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {ID} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_vfr_0_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ST_DATA_W} {113};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ID} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {1};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ip_txs_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_PROTECTION_H} {139};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_PROTECTION_L} {137};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_SRC_ID_H} {132};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DEST_ID_H} {135};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DEST_ID_L} {133};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_ip_txs_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {pcie_ip_txs_agent} {ST_DATA_W} {149};set_instance_parameter_value {pcie_ip_txs_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_txs_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_txs_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_txs_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_txs_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_ip_txs_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_ip_txs_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {pcie_ip_txs_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_ip_txs_agent} {ID} {0};set_instance_parameter_value {pcie_ip_txs_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_agent} {ECC_ENABLE} {0};add_instance {pcie_ip_txs_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {BITS_PER_SYMBOL} {150};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ip_txs_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {FIFO_DEPTH} {256};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x80000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000000 0x88000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {113};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x80000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x80000000 0x88000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {113};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x80000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x88000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {40};set_instance_parameter_value {router_002} {PKT_ADDR_L} {9};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {44};set_instance_parameter_value {router_002} {ST_DATA_W} {86};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x80000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x88000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {113};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x80000000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x88000000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {40};set_instance_parameter_value {router_004} {PKT_ADDR_L} {9};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {44};set_instance_parameter_value {router_004} {ST_DATA_W} {86};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x80000000 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x88000000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {113};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {1 2 3 5 4 0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {000001 000010 000100 001000 010000 100000 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {read write read write read read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {113};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {103};set_instance_parameter_value {router_007} {PKT_ADDR_L} {72};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {139};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {137};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {135};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {133};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_007} {ST_DATA_W} {149};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {dma_read_master_Data_Read_Master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_DEST_ID_L} {97};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_SRC_ID_H} {96};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_SRC_ID_L} {94};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PIPELINED} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {ST_DATA_W} {113};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {VALID_WIDTH} {6};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {REORDER} {0};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {6};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {86};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {86};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {6};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 1 1 20 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {149};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {149};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {86};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {86};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_ST_DATA_W} {149};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_ST_DATA_W} {149};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {56};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {57};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {57};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {60};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {58};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {62};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {61};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {56};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {57};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {57};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {60};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {58};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {62};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {61};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {56};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {60};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {58};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {62};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {61};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {56};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {60};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {58};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {62};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {61};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_ST_DATA_W} {149};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_ST_DATA_W} {149};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {113};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {113};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {113};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {113};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {dma_read_master_Clock_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_read_master_Clock_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_read_master_Clock_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_read_master_Clock_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_read_master_Clock_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {video_dma1_read_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {video_dma1_read_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {video_dma1_read_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {video_dma1_read_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {video_dma1_read_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_pcie_core_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_qsys_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_qsys_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {150000000};set_instance_parameter_value {altpll_qsys_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_read_master_Data_Read_Master_translator.avalon_universal_master_0} {dma_read_master_Data_Read_Master_agent.av} {avalon};set_connection_parameter_value {dma_read_master_Data_Read_Master_translator.avalon_universal_master_0/dma_read_master_Data_Read_Master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_read_master_Data_Read_Master_translator.avalon_universal_master_0/dma_read_master_Data_Read_Master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_read_master_Data_Read_Master_translator.avalon_universal_master_0/dma_read_master_Data_Read_Master_agent.av} {defaultConnection} {false};add_connection {dma_write_master_Data_Write_Master_translator.avalon_universal_master_0} {dma_write_master_Data_Write_Master_agent.av} {avalon};set_connection_parameter_value {dma_write_master_Data_Write_Master_translator.avalon_universal_master_0/dma_write_master_Data_Write_Master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_write_master_Data_Write_Master_translator.avalon_universal_master_0/dma_write_master_Data_Write_Master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_write_master_Data_Write_Master_translator.avalon_universal_master_0/dma_write_master_Data_Write_Master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {dma_write_master_Data_Write_Master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/dma_write_master_Data_Write_Master_agent.rp} {qsys_mm.response};add_connection {video_dma1_read_avalon_dma_master_translator.avalon_universal_master_0} {video_dma1_read_avalon_dma_master_agent.av} {avalon};set_connection_parameter_value {video_dma1_read_avalon_dma_master_translator.avalon_universal_master_0/video_dma1_read_avalon_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {video_dma1_read_avalon_dma_master_translator.avalon_universal_master_0/video_dma1_read_avalon_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {video_dma1_read_avalon_dma_master_translator.avalon_universal_master_0/video_dma1_read_avalon_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {video_dma1_read_avalon_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/video_dma1_read_avalon_dma_master_agent.rp} {qsys_mm.response};add_connection {video_dma_write_avalon_dma_master_translator.avalon_universal_master_0} {video_dma_write_avalon_dma_master_agent.av} {avalon};set_connection_parameter_value {video_dma_write_avalon_dma_master_translator.avalon_universal_master_0/video_dma_write_avalon_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_write_avalon_dma_master_translator.avalon_universal_master_0/video_dma_write_avalon_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_write_avalon_dma_master_translator.avalon_universal_master_0/video_dma_write_avalon_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {video_dma_write_avalon_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/video_dma_write_avalon_dma_master_agent.rp} {qsys_mm.response};add_connection {video_dma2_read_avalon_dma_master_translator.avalon_universal_master_0} {video_dma2_read_avalon_dma_master_agent.av} {avalon};set_connection_parameter_value {video_dma2_read_avalon_dma_master_translator.avalon_universal_master_0/video_dma2_read_avalon_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {video_dma2_read_avalon_dma_master_translator.avalon_universal_master_0/video_dma2_read_avalon_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {video_dma2_read_avalon_dma_master_translator.avalon_universal_master_0/video_dma2_read_avalon_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_004.src} {video_dma2_read_avalon_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/video_dma2_read_avalon_dma_master_agent.rp} {qsys_mm.response};add_connection {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0} {alt_vip_vfr_0_avalon_master_agent.av} {avalon};set_connection_parameter_value {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0/alt_vip_vfr_0_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0/alt_vip_vfr_0_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0/alt_vip_vfr_0_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_005.src} {alt_vip_vfr_0_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/alt_vip_vfr_0_avalon_master_agent.rp} {qsys_mm.response};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ip_txs_agent.m0} {pcie_ip_txs_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_ip_txs_agent.m0/pcie_ip_txs_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_txs_agent.m0/pcie_ip_txs_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_txs_agent.m0/pcie_ip_txs_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_ip_txs_agent.rf_source} {pcie_ip_txs_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_ip_txs_agent_rsp_fifo.out} {pcie_ip_txs_agent.rf_sink} {avalon_streaming};add_connection {pcie_ip_txs_agent.rdata_fifo_src} {pcie_ip_txs_agent_rdata_fifo.in} {avalon_streaming};add_connection {pcie_ip_txs_agent_rdata_fifo.out} {pcie_ip_txs_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {pcie_ip_txs_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/pcie_ip_txs_agent.cp} {qsys_mm.command};add_connection {dma_read_master_Data_Read_Master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {dma_read_master_Data_Read_Master_agent.cp/router.sink} {qsys_mm.command};add_connection {dma_write_master_Data_Write_Master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_write_master_Data_Write_Master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {video_dma1_read_avalon_dma_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {video_dma1_read_avalon_dma_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {video_dma_write_avalon_dma_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {video_dma_write_avalon_dma_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {video_dma2_read_avalon_dma_master_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {video_dma2_read_avalon_dma_master_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {alt_vip_vfr_0_avalon_master_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_master_agent.cp/router_005.sink} {qsys_mm.command};add_connection {router_005.src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/cmd_demux_005.sink} {qsys_mm.command};add_connection {sdram_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux.sink} {qsys_mm.response};add_connection {pcie_ip_txs_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_txs_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {dma_read_master_Data_Read_Master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/dma_read_master_Data_Read_Master_limiter.cmd_sink} {qsys_mm.command};add_connection {dma_read_master_Data_Read_Master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {dma_read_master_Data_Read_Master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {dma_read_master_Data_Read_Master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/dma_read_master_Data_Read_Master_limiter.rsp_sink} {qsys_mm.response};add_connection {dma_read_master_Data_Read_Master_limiter.rsp_src} {dma_read_master_Data_Read_Master_agent.rp} {avalon_streaming};preview_set_connection_tag {dma_read_master_Data_Read_Master_limiter.rsp_src/dma_read_master_Data_Read_Master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux.sink5} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.command};add_connection {rsp_demux.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux.src5} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.response};add_connection {cmd_demux.src1} {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter.src} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter.src/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter.src} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.src} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.src/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src0} {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.src} {cmd_mux.sink4} {avalon_streaming};preview_set_connection_tag {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.src/cmd_mux.sink4} {qsys_mm.command};add_connection {rsp_demux.src2} {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter.src} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter.src/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux.src4} {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src4/sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter.src} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter.src/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter.src} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter.src/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter.src} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {dma_read_master_Data_Read_Master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_read_master_Data_Read_Master_translator.reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_write_master_Data_Write_Master_translator.reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {pcie_ip_txs_translator.reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_read_master_Data_Read_Master_agent.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_write_master_Data_Write_Master_agent.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {pcie_ip_txs_agent.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {pcie_ip_txs_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {pcie_ip_txs_agent_rdata_fifo.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_read_master_Data_Read_Master_limiter.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_master_translator.reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_master_translator.reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_master_translator.reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_master_translator.reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_master_agent.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_master_agent.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_master_agent.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_master_agent.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_read_master_Data_Read_Master_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_write_master_Data_Write_Master_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_read_master_Data_Read_Master_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_write_master_Data_Write_Master_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_agent_rdata_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_read_master_Data_Read_Master_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_read_master_Clock_reset_reset_bridge.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_master_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_master_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_master_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_master_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_master_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_master_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_master_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_master_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_reset_reset_bridge.clk} {clock};add_interface {altpll_qsys_c0} {clock} {slave};set_interface_property {altpll_qsys_c0} {EXPORT_OF} {altpll_qsys_c0_clock_bridge.in_clk};add_interface {pcie_ip_pcie_core_clk} {clock} {slave};set_interface_property {pcie_ip_pcie_core_clk} {EXPORT_OF} {pcie_ip_pcie_core_clk_clock_bridge.in_clk};add_interface {dma_read_master_Clock_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_read_master_Clock_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_read_master_Clock_reset_reset_bridge.in_reset};add_interface {video_dma1_read_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {video_dma1_read_reset_reset_bridge_in_reset} {EXPORT_OF} {video_dma1_read_reset_reset_bridge.in_reset};add_interface {alt_vip_vfr_0_avalon_master} {avalon} {slave};set_interface_property {alt_vip_vfr_0_avalon_master} {EXPORT_OF} {alt_vip_vfr_0_avalon_master_translator.avalon_anti_master_0};add_interface {dma_read_master_Data_Read_Master} {avalon} {slave};set_interface_property {dma_read_master_Data_Read_Master} {EXPORT_OF} {dma_read_master_Data_Read_Master_translator.avalon_anti_master_0};add_interface {dma_write_master_Data_Write_Master} {avalon} {slave};set_interface_property {dma_write_master_Data_Write_Master} {EXPORT_OF} {dma_write_master_Data_Write_Master_translator.avalon_anti_master_0};add_interface {video_dma1_read_avalon_dma_master} {avalon} {slave};set_interface_property {video_dma1_read_avalon_dma_master} {EXPORT_OF} {video_dma1_read_avalon_dma_master_translator.avalon_anti_master_0};add_interface {video_dma2_read_avalon_dma_master} {avalon} {slave};set_interface_property {video_dma2_read_avalon_dma_master} {EXPORT_OF} {video_dma2_read_avalon_dma_master_translator.avalon_anti_master_0};add_interface {video_dma_write_avalon_dma_master} {avalon} {slave};set_interface_property {video_dma_write_avalon_dma_master} {EXPORT_OF} {video_dma_write_avalon_dma_master_translator.avalon_anti_master_0};add_interface {pcie_ip_txs} {avalon} {master};set_interface_property {pcie_ip_txs} {EXPORT_OF} {pcie_ip_txs_translator.avalon_anti_slave_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_vfr_0.avalon_master} {0};set_module_assignment {interconnect_id.dma_read_master.Data_Read_Master} {1};set_module_assignment {interconnect_id.dma_write_master.Data_Write_Master} {2};set_module_assignment {interconnect_id.pcie_ip.txs} {0};set_module_assignment {interconnect_id.sdram.s1} {1};set_module_assignment {interconnect_id.video_dma1_read.avalon_dma_master} {3};set_module_assignment {interconnect_id.video_dma2_read.avalon_dma_master} {4};set_module_assignment {interconnect_id.video_dma_write.avalon_dma_master} {5};(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=5,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=7,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=5,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=7,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=1,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=1,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=6,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=150000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=8,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=7,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=90,PKT_ADDR_SIDEBAND_L=90,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_CACHE_H=107,PKT_CACHE_L=104,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=91,PKT_DATA_SIDEBAND_L=91,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_QOS_H=93,PKT_QOS_L=93,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=113,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=7,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=90,PKT_ADDR_SIDEBAND_L=90,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_CACHE_H=107,PKT_CACHE_L=104,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=91,PKT_DATA_SIDEBAND_L=91,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_QOS_H=93,PKT_QOS_L=93,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=113,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_ADDR_SIDEBAND_H=63,PKT_ADDR_SIDEBAND_L=63,PKT_BEGIN_BURST=65,PKT_BURSTWRAP_H=57,PKT_BURSTWRAP_L=57,PKT_BURST_SIZE_H=60,PKT_BURST_SIZE_L=58,PKT_BURST_TYPE_H=62,PKT_BURST_TYPE_L=61,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=56,PKT_BYTE_CNT_L=47,PKT_CACHE_H=80,PKT_CACHE_L=77,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=64,PKT_DATA_SIDEBAND_L=64,PKT_DEST_ID_H=72,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=85,PKT_ORI_BURST_SIZE_L=83,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_QOS_H=66,PKT_QOS_L=66,PKT_RESPONSE_STATUS_H=82,PKT_RESPONSE_STATUS_L=81,PKT_SRC_ID_H=69,PKT_SRC_ID_L=67,PKT_THREAD_ID_H=73,PKT_THREAD_ID_L=73,PKT_TRANS_COMPRESSED_READ=41,PKT_TRANS_EXCLUSIVE=46,PKT_TRANS_LOCK=45,PKT_TRANS_POSTED=42,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=86,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=5,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=90,PKT_ADDR_SIDEBAND_L=90,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_CACHE_H=107,PKT_CACHE_L=104,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=91,PKT_DATA_SIDEBAND_L=91,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_QOS_H=93,PKT_QOS_L=93,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=113,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=4,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_ADDR_SIDEBAND_H=63,PKT_ADDR_SIDEBAND_L=63,PKT_BEGIN_BURST=65,PKT_BURSTWRAP_H=57,PKT_BURSTWRAP_L=57,PKT_BURST_SIZE_H=60,PKT_BURST_SIZE_L=58,PKT_BURST_TYPE_H=62,PKT_BURST_TYPE_L=61,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=56,PKT_BYTE_CNT_L=47,PKT_CACHE_H=80,PKT_CACHE_L=77,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=64,PKT_DATA_SIDEBAND_L=64,PKT_DEST_ID_H=72,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=85,PKT_ORI_BURST_SIZE_L=83,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_QOS_H=66,PKT_QOS_L=66,PKT_RESPONSE_STATUS_H=82,PKT_RESPONSE_STATUS_L=81,PKT_SRC_ID_H=69,PKT_SRC_ID_L=67,PKT_THREAD_ID_H=73,PKT_THREAD_ID_L=73,PKT_TRANS_COMPRESSED_READ=41,PKT_TRANS_EXCLUSIVE=46,PKT_TRANS_LOCK=45,PKT_TRANS_POSTED=42,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=86,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=8,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=90,PKT_ADDR_SIDEBAND_L=90,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_CACHE_H=107,PKT_CACHE_L=104,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=91,PKT_DATA_SIDEBAND_L=91,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_QOS_H=93,PKT_QOS_L=93,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=113,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=512,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_ORI_BURST_SIZE_H=148,PKT_ORI_BURST_SIZE_L=146,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_RESPONSE_STATUS_H=145,PKT_RESPONSE_STATUS_L=144,PKT_SRC_ID_H=132,PKT_SRC_ID_L=130,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=149,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=150,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=9,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=66,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=256,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:17.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x80000000,0x88000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:10:0x0:0x80000000:both:1:0:0:1,1:01:0x80000000:0x88000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x80000000,ST_CHANNEL_W=6,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:17.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x80000000,0x88000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:10:0x0:0x80000000:both:1:0:0:1,1:01:0x80000000:0x88000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x80000000,ST_CHANNEL_W=6,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x88000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=72,PKT_DEST_ID_L=70,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x80000000:0x88000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000000,ST_CHANNEL_W=6,ST_DATA_W=86,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x88000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x80000000:0x88000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000000,ST_CHANNEL_W=6,ST_DATA_W=113,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x88000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=72,PKT_DEST_ID_L=70,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x80000000:0x88000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000000,ST_CHANNEL_W=6,ST_DATA_W=86,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x88000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x80000000:0x88000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000000,ST_CHANNEL_W=6,ST_DATA_W=113,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=000001,000010,000100,001000,010000,100000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,3,5,4,0,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=1:000001:0x0:0x0:read:1:0:0:1,2:000010:0x0:0x0:write:1:0:0:1,3:000100:0x0:0x0:read:1:0:0:1,5:001000:0x0:0x0:write:1:0:0:1,4:010000:0x0:0x0:read:1:0:0:1,0:100000:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=113,TYPE_OF_TRANSACTION=read,write,read,write,read,read)(altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:read:1:0:0:1,2:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=149,TYPE_OF_TRANSACTION=read,write)(altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=16,MAX_OUTSTANDING_RESPONSES=13,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=6,ST_DATA_W=113,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=6)(altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=6,ST_DATA_W=113)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=113,VALID_WIDTH=6)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=86,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=86,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,20,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=6,ST_DATA_W=149,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=6,ST_DATA_W=113,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=149,VALID_WIDTH=1)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=45,ST_CHANNEL_W=6,ST_DATA_W=86,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=45,ST_CHANNEL_W=6,ST_DATA_W=86,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=113,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=148,OUT_PKT_ORI_BURST_SIZE_L=146,OUT_PKT_RESPONSE_STATUS_H=145,OUT_PKT_RESPONSE_STATUS_L=144,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=149,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=6)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=148,OUT_PKT_ORI_BURST_SIZE_L=146,OUT_PKT_RESPONSE_STATUS_H=145,OUT_PKT_RESPONSE_STATUS_L=144,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=149,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=6)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),IN_PKT_ADDR_H=40,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=57,IN_PKT_BURSTWRAP_L=57,IN_PKT_BURST_SIZE_H=60,IN_PKT_BURST_SIZE_L=58,IN_PKT_BURST_TYPE_H=62,IN_PKT_BURST_TYPE_L=61,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=56,IN_PKT_BYTE_CNT_L=47,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=85,IN_PKT_ORI_BURST_SIZE_L=83,IN_PKT_RESPONSE_STATUS_H=82,IN_PKT_RESPONSE_STATUS_L=81,IN_PKT_TRANS_COMPRESSED_READ=41,IN_PKT_TRANS_EXCLUSIVE=46,IN_PKT_TRANS_WRITE=43,IN_ST_DATA_W=86,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=6)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),IN_PKT_ADDR_H=40,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=57,IN_PKT_BURSTWRAP_L=57,IN_PKT_BURST_SIZE_H=60,IN_PKT_BURST_SIZE_L=58,IN_PKT_BURST_TYPE_H=62,IN_PKT_BURST_TYPE_L=61,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=56,IN_PKT_BYTE_CNT_L=47,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=85,IN_PKT_ORI_BURST_SIZE_L=83,IN_PKT_RESPONSE_STATUS_H=82,IN_PKT_RESPONSE_STATUS_L=81,IN_PKT_TRANS_COMPRESSED_READ=41,IN_PKT_TRANS_EXCLUSIVE=46,IN_PKT_TRANS_WRITE=43,IN_ST_DATA_W=86,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=6)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=40,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=60,OUT_PKT_BURST_SIZE_L=58,OUT_PKT_BURST_TYPE_H=62,OUT_PKT_BURST_TYPE_L=61,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=56,OUT_PKT_BYTE_CNT_L=47,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=85,OUT_PKT_ORI_BURST_SIZE_L=83,OUT_PKT_RESPONSE_STATUS_H=82,OUT_PKT_RESPONSE_STATUS_L=81,OUT_PKT_TRANS_COMPRESSED_READ=41,OUT_PKT_TRANS_EXCLUSIVE=46,OUT_ST_DATA_W=86,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=6)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=40,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=60,OUT_PKT_BURST_SIZE_L=58,OUT_PKT_BURST_TYPE_H=62,OUT_PKT_BURST_TYPE_L=61,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=56,OUT_PKT_BYTE_CNT_L=47,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=85,OUT_PKT_ORI_BURST_SIZE_L=83,OUT_PKT_RESPONSE_STATUS_H=82,OUT_PKT_RESPONSE_STATUS_L=81,OUT_PKT_TRANS_COMPRESSED_READ=41,OUT_PKT_TRANS_EXCLUSIVE=46,OUT_ST_DATA_W=86,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=6)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=148,IN_PKT_ORI_BURST_SIZE_L=146,IN_PKT_RESPONSE_STATUS_H=145,IN_PKT_RESPONSE_STATUS_L=144,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=149,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=6)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=148,IN_PKT_ORI_BURST_SIZE_L=146,IN_PKT_RESPONSE_STATUS_H=145,IN_PKT_RESPONSE_STATUS_L=144,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=149,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=6)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=113,CHANNEL_WIDTH=6,DATA_WIDTH=113,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=113,CHANNEL_WIDTH=6,DATA_WIDTH=113,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=150000000,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=113,CHANNEL_WIDTH=6,DATA_WIDTH=113,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=150000000,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=113,CHANNEL_WIDTH=6,DATA_WIDTH=113,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=150000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=150000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dma_read_master_Data_Read_Master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_READ} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_translator} {SYNC_RESET} {0};add_instance {dma_write_master_Data_Write_Master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_READ} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_translator} {SYNC_RESET} {0};add_instance {video_dma1_read_avalon_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_translator} {SYNC_RESET} {0};add_instance {video_dma_write_avalon_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_READDATA} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_READ} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_translator} {SYNC_RESET} {0};add_instance {video_dma2_read_avalon_dma_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_READ} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_WRITE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_LOCK} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_translator} {SYNC_RESET} {0};add_instance {alt_vip_vfr_0_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_translator} {SYNC_RESET} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ip_txs_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {pcie_ip_txs_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_DATA_W} {64};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_txs_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {pcie_ip_txs_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_txs_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_txs_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_txs_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_read_master_Data_Read_Master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {ST_DATA_W} {113};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {ID} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_write_master_Data_Write_Master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {ST_DATA_W} {113};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {ID} {2};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_agent} {USE_WRITERESPONSE} {0};add_instance {video_dma1_read_avalon_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_QOS_H} {66};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_QOS_L} {66};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_H} {64};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_L} {64};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {63};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {63};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BURST_TYPE_H} {62};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BURST_TYPE_L} {61};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_CACHE_H} {80};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_CACHE_L} {77};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_THREAD_ID_H} {73};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_THREAD_ID_L} {73};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BURST_SIZE_H} {60};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BURST_SIZE_L} {58};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BEGIN_BURST} {65};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BURSTWRAP_H} {57};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BURSTWRAP_L} {57};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BYTE_CNT_H} {56};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_DATA_H} {7};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_SRC_ID_L} {67};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {ST_DATA_W} {86};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {ID} {3};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {video_dma_write_avalon_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {ST_DATA_W} {113};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {ID} {5};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {video_dma2_read_avalon_dma_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_QOS_H} {66};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_QOS_L} {66};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_H} {64};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_DATA_SIDEBAND_L} {64};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_H} {63};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_ADDR_SIDEBAND_L} {63};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BURST_TYPE_H} {62};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BURST_TYPE_L} {61};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_CACHE_H} {80};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_CACHE_L} {77};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_THREAD_ID_H} {73};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_THREAD_ID_L} {73};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BURST_SIZE_H} {60};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BURST_SIZE_L} {58};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BEGIN_BURST} {65};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BURSTWRAP_H} {57};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BURSTWRAP_L} {57};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BYTE_CNT_H} {56};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_DATA_H} {7};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_SRC_ID_L} {67};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {ST_DATA_W} {86};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {ID} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_vfr_0_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ST_DATA_W} {113};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {ID} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {1};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ip_txs_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_PROTECTION_H} {139};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_PROTECTION_L} {137};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_SRC_ID_H} {132};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DEST_ID_H} {135};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_DEST_ID_L} {133};set_instance_parameter_value {pcie_ip_txs_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_ip_txs_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {pcie_ip_txs_agent} {ST_DATA_W} {149};set_instance_parameter_value {pcie_ip_txs_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_txs_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_txs_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_txs_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_txs_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_ip_txs_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_ip_txs_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {pcie_ip_txs_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_ip_txs_agent} {ID} {0};set_instance_parameter_value {pcie_ip_txs_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_txs_agent} {ECC_ENABLE} {0};add_instance {pcie_ip_txs_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {BITS_PER_SYMBOL} {150};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ip_txs_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ip_txs_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {FIFO_DEPTH} {256};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ip_txs_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x80000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000000 0x88000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {113};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x80000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x80000000 0x88000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {113};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x80000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x88000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {40};set_instance_parameter_value {router_002} {PKT_ADDR_L} {9};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {44};set_instance_parameter_value {router_002} {ST_DATA_W} {86};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x80000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x88000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {113};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x80000000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x88000000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {40};set_instance_parameter_value {router_004} {PKT_ADDR_L} {9};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {44};set_instance_parameter_value {router_004} {ST_DATA_W} {86};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x80000000 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x88000000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {113};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {1 2 3 5 4 0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {000001 000010 000100 001000 010000 100000 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {read write read write read read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {113};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {103};set_instance_parameter_value {router_007} {PKT_ADDR_L} {72};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {139};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {137};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {135};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {133};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_007} {ST_DATA_W} {149};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {dma_read_master_Data_Read_Master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_DEST_ID_L} {97};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_SRC_ID_H} {96};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_SRC_ID_L} {94};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {MAX_OUTSTANDING_RESPONSES} {13};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PIPELINED} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {ST_DATA_W} {113};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {VALID_WIDTH} {6};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_read_master_Data_Read_Master_limiter} {REORDER} {0};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {6};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {86};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {86};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {113};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {113};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {6};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 1 1 20 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {149};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {113};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {149};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {86};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {86};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {113};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_ST_DATA_W} {149};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_ST_DATA_W} {149};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {56};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {57};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {57};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {60};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {58};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {62};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {61};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {56};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {43};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {57};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {57};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {60};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {58};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {62};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {61};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {56};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {60};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {58};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {62};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {61};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {56};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {60};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {58};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {62};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {61};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_ST_DATA_W} {149};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_ST_DATA_W} {149};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {113};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {113};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {113};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {113};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {113};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {6};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {dma_read_master_Clock_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_read_master_Clock_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_read_master_Clock_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_read_master_Clock_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_read_master_Clock_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {video_dma1_read_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {video_dma1_read_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {video_dma1_read_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {video_dma1_read_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {video_dma1_read_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_pcie_core_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_qsys_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_qsys_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {150000000};set_instance_parameter_value {altpll_qsys_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_read_master_Data_Read_Master_translator.avalon_universal_master_0} {dma_read_master_Data_Read_Master_agent.av} {avalon};set_connection_parameter_value {dma_read_master_Data_Read_Master_translator.avalon_universal_master_0/dma_read_master_Data_Read_Master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_read_master_Data_Read_Master_translator.avalon_universal_master_0/dma_read_master_Data_Read_Master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_read_master_Data_Read_Master_translator.avalon_universal_master_0/dma_read_master_Data_Read_Master_agent.av} {defaultConnection} {false};add_connection {dma_write_master_Data_Write_Master_translator.avalon_universal_master_0} {dma_write_master_Data_Write_Master_agent.av} {avalon};set_connection_parameter_value {dma_write_master_Data_Write_Master_translator.avalon_universal_master_0/dma_write_master_Data_Write_Master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_write_master_Data_Write_Master_translator.avalon_universal_master_0/dma_write_master_Data_Write_Master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_write_master_Data_Write_Master_translator.avalon_universal_master_0/dma_write_master_Data_Write_Master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {dma_write_master_Data_Write_Master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/dma_write_master_Data_Write_Master_agent.rp} {qsys_mm.response};add_connection {video_dma1_read_avalon_dma_master_translator.avalon_universal_master_0} {video_dma1_read_avalon_dma_master_agent.av} {avalon};set_connection_parameter_value {video_dma1_read_avalon_dma_master_translator.avalon_universal_master_0/video_dma1_read_avalon_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {video_dma1_read_avalon_dma_master_translator.avalon_universal_master_0/video_dma1_read_avalon_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {video_dma1_read_avalon_dma_master_translator.avalon_universal_master_0/video_dma1_read_avalon_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {video_dma1_read_avalon_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/video_dma1_read_avalon_dma_master_agent.rp} {qsys_mm.response};add_connection {video_dma_write_avalon_dma_master_translator.avalon_universal_master_0} {video_dma_write_avalon_dma_master_agent.av} {avalon};set_connection_parameter_value {video_dma_write_avalon_dma_master_translator.avalon_universal_master_0/video_dma_write_avalon_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_write_avalon_dma_master_translator.avalon_universal_master_0/video_dma_write_avalon_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_write_avalon_dma_master_translator.avalon_universal_master_0/video_dma_write_avalon_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {video_dma_write_avalon_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/video_dma_write_avalon_dma_master_agent.rp} {qsys_mm.response};add_connection {video_dma2_read_avalon_dma_master_translator.avalon_universal_master_0} {video_dma2_read_avalon_dma_master_agent.av} {avalon};set_connection_parameter_value {video_dma2_read_avalon_dma_master_translator.avalon_universal_master_0/video_dma2_read_avalon_dma_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {video_dma2_read_avalon_dma_master_translator.avalon_universal_master_0/video_dma2_read_avalon_dma_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {video_dma2_read_avalon_dma_master_translator.avalon_universal_master_0/video_dma2_read_avalon_dma_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_004.src} {video_dma2_read_avalon_dma_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/video_dma2_read_avalon_dma_master_agent.rp} {qsys_mm.response};add_connection {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0} {alt_vip_vfr_0_avalon_master_agent.av} {avalon};set_connection_parameter_value {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0/alt_vip_vfr_0_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0/alt_vip_vfr_0_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_vfr_0_avalon_master_translator.avalon_universal_master_0/alt_vip_vfr_0_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_005.src} {alt_vip_vfr_0_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/alt_vip_vfr_0_avalon_master_agent.rp} {qsys_mm.response};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ip_txs_agent.m0} {pcie_ip_txs_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_ip_txs_agent.m0/pcie_ip_txs_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_txs_agent.m0/pcie_ip_txs_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_txs_agent.m0/pcie_ip_txs_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_ip_txs_agent.rf_source} {pcie_ip_txs_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_ip_txs_agent_rsp_fifo.out} {pcie_ip_txs_agent.rf_sink} {avalon_streaming};add_connection {pcie_ip_txs_agent.rdata_fifo_src} {pcie_ip_txs_agent_rdata_fifo.in} {avalon_streaming};add_connection {pcie_ip_txs_agent_rdata_fifo.out} {pcie_ip_txs_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {pcie_ip_txs_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/pcie_ip_txs_agent.cp} {qsys_mm.command};add_connection {dma_read_master_Data_Read_Master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {dma_read_master_Data_Read_Master_agent.cp/router.sink} {qsys_mm.command};add_connection {dma_write_master_Data_Write_Master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_write_master_Data_Write_Master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {video_dma1_read_avalon_dma_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {video_dma1_read_avalon_dma_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {video_dma_write_avalon_dma_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {video_dma_write_avalon_dma_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {video_dma2_read_avalon_dma_master_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {video_dma2_read_avalon_dma_master_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {alt_vip_vfr_0_avalon_master_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_master_agent.cp/router_005.sink} {qsys_mm.command};add_connection {router_005.src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/cmd_demux_005.sink} {qsys_mm.command};add_connection {sdram_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux.sink} {qsys_mm.response};add_connection {pcie_ip_txs_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_txs_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {dma_read_master_Data_Read_Master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/dma_read_master_Data_Read_Master_limiter.cmd_sink} {qsys_mm.command};add_connection {dma_read_master_Data_Read_Master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {dma_read_master_Data_Read_Master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {dma_read_master_Data_Read_Master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/dma_read_master_Data_Read_Master_limiter.rsp_sink} {qsys_mm.response};add_connection {dma_read_master_Data_Read_Master_limiter.rsp_src} {dma_read_master_Data_Read_Master_agent.rp} {avalon_streaming};preview_set_connection_tag {dma_read_master_Data_Read_Master_limiter.rsp_src/dma_read_master_Data_Read_Master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux.sink5} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux.sink5} {qsys_mm.command};add_connection {rsp_demux.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux.src5} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src5/rsp_mux_005.sink0} {qsys_mm.response};add_connection {cmd_demux.src1} {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter.src} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter.src/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter.sink} {qsys_mm.command};add_connection {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter.src} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter.src/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.src} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.src/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src0} {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.src} {cmd_mux.sink4} {avalon_streaming};preview_set_connection_tag {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.src/cmd_mux.sink4} {qsys_mm.command};add_connection {rsp_demux.src2} {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter.src} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter.src/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux.src4} {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src4/sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter.src} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter.src/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter.src} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter.src/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter.src} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter.src/rsp_mux_001.sink1} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {dma_read_master_Data_Read_Master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_read_master_Data_Read_Master_translator.reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_write_master_Data_Write_Master_translator.reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {pcie_ip_txs_translator.reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_read_master_Data_Read_Master_agent.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_write_master_Data_Write_Master_agent.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {pcie_ip_txs_agent.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {pcie_ip_txs_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {pcie_ip_txs_agent_rdata_fifo.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_read_master_Data_Read_Master_limiter.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter.clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {dma_read_master_Clock_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_master_translator.reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_master_translator.reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_master_translator.reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_master_translator.reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_master_agent.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_master_agent.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_master_agent.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_master_agent.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {video_dma1_read_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_read_master_Data_Read_Master_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_write_master_Data_Write_Master_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_read_master_Data_Read_Master_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_write_master_Data_Write_Master_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_agent_rdata_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_read_master_Data_Read_Master_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {dma_read_master_Clock_reset_reset_bridge.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_master_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_master_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_master_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_master_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_master_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_master_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_master_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_master_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_reset_reset_bridge.clk} {clock};add_interface {altpll_qsys_c0} {clock} {slave};set_interface_property {altpll_qsys_c0} {EXPORT_OF} {altpll_qsys_c0_clock_bridge.in_clk};add_interface {pcie_ip_pcie_core_clk} {clock} {slave};set_interface_property {pcie_ip_pcie_core_clk} {EXPORT_OF} {pcie_ip_pcie_core_clk_clock_bridge.in_clk};add_interface {dma_read_master_Clock_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_read_master_Clock_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_read_master_Clock_reset_reset_bridge.in_reset};add_interface {video_dma1_read_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {video_dma1_read_reset_reset_bridge_in_reset} {EXPORT_OF} {video_dma1_read_reset_reset_bridge.in_reset};add_interface {alt_vip_vfr_0_avalon_master} {avalon} {slave};set_interface_property {alt_vip_vfr_0_avalon_master} {EXPORT_OF} {alt_vip_vfr_0_avalon_master_translator.avalon_anti_master_0};add_interface {dma_read_master_Data_Read_Master} {avalon} {slave};set_interface_property {dma_read_master_Data_Read_Master} {EXPORT_OF} {dma_read_master_Data_Read_Master_translator.avalon_anti_master_0};add_interface {dma_write_master_Data_Write_Master} {avalon} {slave};set_interface_property {dma_write_master_Data_Write_Master} {EXPORT_OF} {dma_write_master_Data_Write_Master_translator.avalon_anti_master_0};add_interface {video_dma1_read_avalon_dma_master} {avalon} {slave};set_interface_property {video_dma1_read_avalon_dma_master} {EXPORT_OF} {video_dma1_read_avalon_dma_master_translator.avalon_anti_master_0};add_interface {video_dma2_read_avalon_dma_master} {avalon} {slave};set_interface_property {video_dma2_read_avalon_dma_master} {EXPORT_OF} {video_dma2_read_avalon_dma_master_translator.avalon_anti_master_0};add_interface {video_dma_write_avalon_dma_master} {avalon} {slave};set_interface_property {video_dma_write_avalon_dma_master} {EXPORT_OF} {video_dma_write_avalon_dma_master_translator.avalon_anti_master_0};add_interface {pcie_ip_txs} {avalon} {master};set_interface_property {pcie_ip_txs} {EXPORT_OF} {pcie_ip_txs_translator.avalon_anti_slave_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_vfr_0.avalon_master} {0};set_module_assignment {interconnect_id.dma_read_master.Data_Read_Master} {1};set_module_assignment {interconnect_id.dma_write_master.Data_Write_Master} {2};set_module_assignment {interconnect_id.pcie_ip.txs} {0};set_module_assignment {interconnect_id.sdram.s1} {1};set_module_assignment {interconnect_id.video_dma1_read.avalon_dma_master} {3};set_module_assignment {interconnect_id.video_dma2_read.avalon_dma_master} {4};set_module_assignment {interconnect_id.video_dma_write.avalon_dma_master} {5};" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de2i_150_qsys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 13 starting:altera_mm_interconnect "submodules/de2i_150_qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>62</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.033s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>64</b> modules, <b>204</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 156 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>dma_read_master_Data_Read_Master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 150 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 148 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>dma_read_master_Data_Read_Master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="buffer1_read"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>buffer1_read</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 136 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 134 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 133 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 130 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 129 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 128 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>dma_read_master_Data_Read_Master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 127 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 126 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 125 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 124 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 123 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 120 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 119 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 118 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 117 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 116 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 114 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 113 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 110 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 102 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 98 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 2 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 98 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 1 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {pcie_ip_bar1_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {SYNC_RESET} {0};add_instance {video_dma_write_avalon_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma1_read_avalon_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma2_read_avalon_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_vfr_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ip_bar1_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_CACHE_H} {141};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_CACHE_L} {138};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_THREAD_ID_H} {134};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_THREAD_ID_L} {134};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_PROTECTION_H} {137};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_PROTECTION_L} {135};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_SRC_ID_H} {131};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DEST_ID_H} {133};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DEST_ID_L} {132};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ST_DATA_W} {147};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {pcie_ip_bar1_0_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar1_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;video_dma_write_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000000a0&quot;
   end=&quot;0x000000000000000b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;video_dma1_read_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000080&quot;
   end=&quot;0x00000000000000090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;video_dma2_read_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000090&quot;
   end=&quot;0x000000000000000a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_ip_bar1_0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ID} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_ip_bar1_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_ip_bar1_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {USE_WRITERESPONSE} {0};add_instance {video_dma_write_avalon_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_SRC_ID_H} {95};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_DEST_ID_L} {96};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {ID} {3};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma1_read_avalon_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_SRC_ID_H} {95};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_DEST_ID_L} {96};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {ID} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma2_read_avalon_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_SRC_ID_H} {95};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_DEST_ID_L} {96};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {ID} {2};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_vfr_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_SRC_ID_H} {95};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DEST_ID_L} {96};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 2 3 };set_instance_parameter_value {router} {CHANNEL_ID} {1000 0010 0100 0001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x80 0x90 0xa0 };set_instance_parameter_value {router} {END_ADDRESS} {0x80 0x90 0xa0 0xb0 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {137};set_instance_parameter_value {router} {PKT_PROTECTION_L} {135};set_instance_parameter_value {router} {PKT_DEST_ID_H} {133};set_instance_parameter_value {router} {PKT_DEST_ID_L} {132};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {147};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {96};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {111};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {96};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {111};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {96};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {111};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {96};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {111};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {pcie_ip_bar1_0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_DEST_ID_H} {133};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_DEST_ID_L} {132};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_SRC_ID_H} {131};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_THREAD_ID_H} {134};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_THREAD_ID_L} {134};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {MAX_BURST_LENGTH} {64};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {ST_DATA_W} {147};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {ST_CHANNEL_W} {4};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {VALID_WIDTH} {4};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {REORDER} {0};add_instance {video_dma_write_avalon_dma_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {ST_DATA_W} {111};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {video_dma1_read_avalon_dma_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {ST_DATA_W} {111};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {video_dma2_read_avalon_dma_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {ST_DATA_W} {111};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {alt_vip_vfr_0_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {ST_DATA_W} {111};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {147};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {4};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {147};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {147};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_006} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_006} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_006} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_006} {USE_PACKETS} {1};set_instance_parameter_value {crosser_006} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_006} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_006} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_006} {USE_ERROR} {0};set_instance_parameter_value {crosser_006} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_006} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_007} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_007} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_007} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_007} {USE_PACKETS} {1};set_instance_parameter_value {crosser_007} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_007} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_007} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_007} {USE_ERROR} {0};set_instance_parameter_value {crosser_007} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_007} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {USE_OUTPUT_PIPELINE} {0};add_instance {video_dma_write_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {video_dma_write_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {video_dma_write_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {video_dma_write_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {video_dma_write_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_bar1_0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_pcie_core_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_qsys_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_qsys_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {150000000};set_instance_parameter_value {altpll_qsys_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_ip_bar1_0_translator.avalon_universal_master_0} {pcie_ip_bar1_0_agent.av} {avalon};set_connection_parameter_value {pcie_ip_bar1_0_translator.avalon_universal_master_0/pcie_ip_bar1_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_bar1_0_translator.avalon_universal_master_0/pcie_ip_bar1_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_bar1_0_translator.avalon_universal_master_0/pcie_ip_bar1_0_agent.av} {defaultConnection} {false};add_connection {video_dma_write_avalon_dma_control_slave_agent.m0} {video_dma_write_avalon_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_dma_write_avalon_dma_control_slave_agent.m0/video_dma_write_avalon_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_write_avalon_dma_control_slave_agent.m0/video_dma_write_avalon_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_write_avalon_dma_control_slave_agent.m0/video_dma_write_avalon_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_dma_write_avalon_dma_control_slave_agent.rf_source} {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo.out} {video_dma_write_avalon_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {video_dma_write_avalon_dma_control_slave_agent.rdata_fifo_src} {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo.out} {video_dma_write_avalon_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {video_dma1_read_avalon_dma_control_slave_agent.m0} {video_dma1_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_dma1_read_avalon_dma_control_slave_agent.m0/video_dma1_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_dma1_read_avalon_dma_control_slave_agent.m0/video_dma1_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_dma1_read_avalon_dma_control_slave_agent.m0/video_dma1_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_dma1_read_avalon_dma_control_slave_agent.rf_source} {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo.out} {video_dma1_read_avalon_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {video_dma1_read_avalon_dma_control_slave_agent.rdata_fifo_src} {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo.out} {video_dma1_read_avalon_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {video_dma2_read_avalon_dma_control_slave_agent.m0} {video_dma2_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_dma2_read_avalon_dma_control_slave_agent.m0/video_dma2_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_dma2_read_avalon_dma_control_slave_agent.m0/video_dma2_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_dma2_read_avalon_dma_control_slave_agent.m0/video_dma2_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_dma2_read_avalon_dma_control_slave_agent.rf_source} {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo.out} {video_dma2_read_avalon_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {video_dma2_read_avalon_dma_control_slave_agent.rdata_fifo_src} {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo.out} {video_dma2_read_avalon_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {alt_vip_vfr_0_avalon_slave_agent.m0} {alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_vfr_0_avalon_slave_agent.m0/alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_vfr_0_avalon_slave_agent.m0/alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_vfr_0_avalon_slave_agent.m0/alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_vfr_0_avalon_slave_agent.rf_source} {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.out} {alt_vip_vfr_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_vfr_0_avalon_slave_agent.rdata_fifo_src} {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo.out} {alt_vip_vfr_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ip_bar1_0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_agent.cp/router.sink} {qsys_mm.command};add_connection {video_dma_write_avalon_dma_control_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {video_dma_write_avalon_dma_control_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {video_dma1_read_avalon_dma_control_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {video_dma1_read_avalon_dma_control_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {video_dma2_read_avalon_dma_control_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {video_dma2_read_avalon_dma_control_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {alt_vip_vfr_0_avalon_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router.src} {pcie_ip_bar1_0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/pcie_ip_bar1_0_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {pcie_ip_bar1_0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_ip_bar1_0_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_ip_bar1_0_limiter.rsp_src} {pcie_ip_bar1_0_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_limiter.rsp_src/pcie_ip_bar1_0_agent.rp} {qsys_mm.response};add_connection {video_dma_write_avalon_dma_control_slave_burst_adapter.source0} {video_dma_write_avalon_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {video_dma_write_avalon_dma_control_slave_burst_adapter.source0/video_dma_write_avalon_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {video_dma1_read_avalon_dma_control_slave_burst_adapter.source0} {video_dma1_read_avalon_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {video_dma1_read_avalon_dma_control_slave_burst_adapter.source0/video_dma1_read_avalon_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {video_dma2_read_avalon_dma_control_slave_burst_adapter.source0} {video_dma2_read_avalon_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {video_dma2_read_avalon_dma_control_slave_burst_adapter.source0/video_dma2_read_avalon_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {alt_vip_vfr_0_avalon_slave_burst_adapter.source0} {alt_vip_vfr_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_slave_burst_adapter.source0/alt_vip_vfr_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {router_001.src} {video_dma_write_avalon_dma_control_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/video_dma_write_avalon_dma_control_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {video_dma_write_avalon_dma_control_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {video_dma_write_avalon_dma_control_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/video_dma1_read_avalon_dma_control_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_003.src} {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/video_dma2_read_avalon_dma_control_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_004.src} {alt_vip_vfr_0_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/alt_vip_vfr_0_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {alt_vip_vfr_0_avalon_slave_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cmd_mux.src} {video_dma_write_avalon_dma_control_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/video_dma_write_avalon_dma_control_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {video_dma_write_avalon_dma_control_slave_cmd_width_adapter.src} {video_dma_write_avalon_dma_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {video_dma_write_avalon_dma_control_slave_cmd_width_adapter.src/video_dma_write_avalon_dma_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/video_dma1_read_avalon_dma_control_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter.src} {video_dma1_read_avalon_dma_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter.src/video_dma1_read_avalon_dma_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/video_dma2_read_avalon_dma_control_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter.src} {video_dma2_read_avalon_dma_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter.src/video_dma2_read_avalon_dma_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {alt_vip_vfr_0_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/alt_vip_vfr_0_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {alt_vip_vfr_0_avalon_slave_cmd_width_adapter.src} {alt_vip_vfr_0_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_slave_cmd_width_adapter.src/alt_vip_vfr_0_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/crosser_003.in} {qsys_mm.command};add_connection {crosser_003.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_004.in} {qsys_mm.response};add_connection {crosser_004.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_004.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_005.in} {qsys_mm.response};add_connection {crosser_005.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_005.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {crosser_006.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/crosser_006.in} {qsys_mm.response};add_connection {crosser_006.out} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {crosser_006.out/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {crosser_007.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_007.in} {qsys_mm.response};add_connection {crosser_007.out} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {crosser_007.out/rsp_mux.sink3} {qsys_mm.response};add_connection {pcie_ip_bar1_0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_translator.reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_translator.reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_translator.reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_translator.reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_agent.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_agent.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_agent.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_agent.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_burst_adapter.cr0_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_burst_adapter.cr0_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_burst_adapter.cr0_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_006.in_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_007.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_translator.reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_agent.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_limiter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_006.out_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_007.out_clk_reset} {reset};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_006.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_007.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_translator_reset_reset_bridge.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_burst_adapter.cr0} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_burst_adapter.cr0} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_burst_adapter.cr0} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_burst_adapter.cr0} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_rsp_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_cmd_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_006.in_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_007.in_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_reset_reset_bridge.clk} {clock};add_interface {altpll_qsys_c0} {clock} {slave};set_interface_property {altpll_qsys_c0} {EXPORT_OF} {altpll_qsys_c0_clock_bridge.in_clk};add_interface {pcie_ip_pcie_core_clk} {clock} {slave};set_interface_property {pcie_ip_pcie_core_clk} {EXPORT_OF} {pcie_ip_pcie_core_clk_clock_bridge.in_clk};add_interface {pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_ip_bar1_0_translator_reset_reset_bridge.in_reset};add_interface {video_dma_write_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {video_dma_write_reset_reset_bridge_in_reset} {EXPORT_OF} {video_dma_write_reset_reset_bridge.in_reset};add_interface {pcie_ip_bar1_0} {avalon} {slave};set_interface_property {pcie_ip_bar1_0} {EXPORT_OF} {pcie_ip_bar1_0_translator.avalon_anti_master_0};add_interface {alt_vip_vfr_0_avalon_slave} {avalon} {master};set_interface_property {alt_vip_vfr_0_avalon_slave} {EXPORT_OF} {alt_vip_vfr_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {video_dma1_read_avalon_dma_control_slave} {avalon} {master};set_interface_property {video_dma1_read_avalon_dma_control_slave} {EXPORT_OF} {video_dma1_read_avalon_dma_control_slave_translator.avalon_anti_slave_0};add_interface {video_dma2_read_avalon_dma_control_slave} {avalon} {master};set_interface_property {video_dma2_read_avalon_dma_control_slave} {EXPORT_OF} {video_dma2_read_avalon_dma_control_slave_translator.avalon_anti_slave_0};add_interface {video_dma_write_avalon_dma_control_slave} {avalon} {master};set_interface_property {video_dma_write_avalon_dma_control_slave} {EXPORT_OF} {video_dma_write_avalon_dma_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_vfr_0.avalon_slave} {0};set_module_assignment {interconnect_id.pcie_ip.bar1_0} {0};set_module_assignment {interconnect_id.video_dma1_read.avalon_dma_control_slave} {1};set_module_assignment {interconnect_id.video_dma2_read.avalon_dma_control_slave} {2};set_module_assignment {interconnect_id.video_dma_write.avalon_dma_control_slave} {3};(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=150000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=150000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=150000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=150000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;video_dma_write_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000000a0&quot;
   end=&quot;0x000000000000000b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;video_dma1_read_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000080&quot;
   end=&quot;0x00000000000000090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;video_dma2_read_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000090&quot;
   end=&quot;0x000000000000000a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=141,PKT_CACHE_L=138,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=133,PKT_DEST_ID_L=132,PKT_ORI_BURST_SIZE_H=146,PKT_ORI_BURST_SIZE_L=144,PKT_PROTECTION_H=137,PKT_PROTECTION_L=135,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=143,PKT_RESPONSE_STATUS_L=142,PKT_SRC_ID_H=131,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=134,PKT_THREAD_ID_L=134,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=4,ST_DATA_W=147,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=95,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=95,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=95,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=95,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=4,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:17.1:CHANNEL_ID=1000,0010,0100,0001,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,2,3,END_ADDRESS=0x80,0x90,0xa0,0xb0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=133,PKT_DEST_ID_L=132,PKT_PROTECTION_H=137,PKT_PROTECTION_L=135,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:1000:0x0:0x80:both:1:0:0:1,1:0010:0x80:0x90:both:1:0:0:1,2:0100:0x90:0xa0:both:1:0:0:1,3:0001:0xa0:0xb0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x80,0x90,0xa0,ST_CHANNEL_W=4,ST_DATA_W=147,TYPE_OF_TRANSACTION=both,both,both,both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=64,MAX_OUTSTANDING_RESPONSES=7,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DEST_ID_H=133,PKT_DEST_ID_L=132,PKT_SRC_ID_H=131,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=134,PKT_THREAD_ID_L=134,PKT_TRANS_POSTED=105,PKT_TRANS_WRITE=106,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=4,ST_DATA_W=147,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=4)(altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=4,ST_DATA_W=111)(altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=4,ST_DATA_W=111)(altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=4,ST_DATA_W=111)(altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=4,ST_DATA_W=111)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=4,ST_CHANNEL_W=4,ST_DATA_W=147,VALID_WIDTH=4)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=4,ST_DATA_W=147,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=4,ST_DATA_W=147,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=4,ST_DATA_W=147,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=4,ST_DATA_W=147,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=147,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=147,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=147,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=147,VALID_WIDTH=1)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=4,ST_DATA_W=147,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=146,OUT_PKT_ORI_BURST_SIZE_L=144,OUT_PKT_RESPONSE_STATUS_H=143,OUT_PKT_RESPONSE_STATUS_L=142,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=147,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=4)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=146,OUT_PKT_ORI_BURST_SIZE_L=144,OUT_PKT_RESPONSE_STATUS_H=143,OUT_PKT_RESPONSE_STATUS_L=142,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=147,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=4)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=146,OUT_PKT_ORI_BURST_SIZE_L=144,OUT_PKT_RESPONSE_STATUS_H=143,OUT_PKT_RESPONSE_STATUS_L=142,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=147,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=4)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=146,OUT_PKT_ORI_BURST_SIZE_L=144,OUT_PKT_RESPONSE_STATUS_H=143,OUT_PKT_RESPONSE_STATUS_L=142,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=147,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=4)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=146,IN_PKT_ORI_BURST_SIZE_L=144,IN_PKT_RESPONSE_STATUS_H=143,IN_PKT_RESPONSE_STATUS_L=142,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=147,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=4)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=146,IN_PKT_ORI_BURST_SIZE_L=144,IN_PKT_RESPONSE_STATUS_H=143,IN_PKT_RESPONSE_STATUS_L=142,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=147,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=4)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=146,IN_PKT_ORI_BURST_SIZE_L=144,IN_PKT_RESPONSE_STATUS_H=143,IN_PKT_RESPONSE_STATUS_L=142,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=147,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=4)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=146,IN_PKT_ORI_BURST_SIZE_L=144,IN_PKT_RESPONSE_STATUS_H=143,IN_PKT_RESPONSE_STATUS_L=142,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=147,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=4)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=147,CHANNEL_WIDTH=4,DATA_WIDTH=147,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=147,CHANNEL_WIDTH=4,DATA_WIDTH=147,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=147,CHANNEL_WIDTH=4,DATA_WIDTH=147,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=147,CHANNEL_WIDTH=4,DATA_WIDTH=147,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=150000000,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=147,CHANNEL_WIDTH=4,DATA_WIDTH=147,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=150000000,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=147,CHANNEL_WIDTH=4,DATA_WIDTH=147,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=150000000,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=147,CHANNEL_WIDTH=4,DATA_WIDTH=147,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=150000000,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=147,CHANNEL_WIDTH=4,DATA_WIDTH=147,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=150000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=150000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {pcie_ip_bar1_0_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator} {SYNC_RESET} {0};add_instance {video_dma_write_avalon_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma1_read_avalon_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma2_read_avalon_dma_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_READ} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_vfr_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ip_bar1_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_CACHE_H} {141};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_CACHE_L} {138};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_THREAD_ID_H} {134};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_THREAD_ID_L} {134};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_PROTECTION_H} {137};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_PROTECTION_L} {135};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_SRC_ID_H} {131};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DEST_ID_H} {133};set_instance_parameter_value {pcie_ip_bar1_0_agent} {PKT_DEST_ID_L} {132};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ST_DATA_W} {147};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {pcie_ip_bar1_0_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar1_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;video_dma_write_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000000a0&quot;
   end=&quot;0x000000000000000b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;video_dma1_read_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000080&quot;
   end=&quot;0x00000000000000090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;video_dma2_read_avalon_dma_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000090&quot;
   end=&quot;0x000000000000000a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_ip_bar1_0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {ID} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_ip_bar1_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_ip_bar1_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar1_0_agent} {USE_WRITERESPONSE} {0};add_instance {video_dma_write_avalon_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_SRC_ID_H} {95};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_DEST_ID_L} {96};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {ID} {3};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma1_read_avalon_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_SRC_ID_H} {95};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_DEST_ID_L} {96};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {ID} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma2_read_avalon_dma_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_SRC_ID_H} {95};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_DEST_ID_L} {96};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {ID} {2};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent} {ECC_ENABLE} {0};add_instance {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_vfr_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_SRC_ID_H} {95};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_DEST_ID_L} {96};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ST_CHANNEL_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ST_DATA_W} {111};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 2 3 };set_instance_parameter_value {router} {CHANNEL_ID} {1000 0010 0100 0001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x80 0x90 0xa0 };set_instance_parameter_value {router} {END_ADDRESS} {0x80 0x90 0xa0 0xb0 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {137};set_instance_parameter_value {router} {PKT_PROTECTION_L} {135};set_instance_parameter_value {router} {PKT_DEST_ID_H} {133};set_instance_parameter_value {router} {PKT_DEST_ID_L} {132};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {147};set_instance_parameter_value {router} {ST_CHANNEL_W} {4};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {96};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {111};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {96};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {111};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {96};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {111};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {96};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {111};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {4};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {pcie_ip_bar1_0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_DEST_ID_H} {133};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_DEST_ID_L} {132};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_SRC_ID_H} {131};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_THREAD_ID_H} {134};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PKT_THREAD_ID_L} {134};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {MAX_BURST_LENGTH} {64};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {ST_DATA_W} {147};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {ST_CHANNEL_W} {4};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {VALID_WIDTH} {4};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar1_0_limiter} {REORDER} {0};add_instance {video_dma_write_avalon_dma_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {ST_DATA_W} {111};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {video_dma1_read_avalon_dma_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {ST_DATA_W} {111};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {video_dma2_read_avalon_dma_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {ST_DATA_W} {111};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {alt_vip_vfr_0_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {ST_DATA_W} {111};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {147};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {4};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {147};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {4};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma_write_avalon_dma_control_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {4};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {alt_vip_vfr_0_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {147};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_006} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_006} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_006} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_006} {USE_PACKETS} {1};set_instance_parameter_value {crosser_006} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_006} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_006} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_006} {USE_ERROR} {0};set_instance_parameter_value {crosser_006} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_006} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_007} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_007} {DATA_WIDTH} {147};set_instance_parameter_value {crosser_007} {BITS_PER_SYMBOL} {147};set_instance_parameter_value {crosser_007} {USE_PACKETS} {1};set_instance_parameter_value {crosser_007} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_007} {CHANNEL_WIDTH} {4};set_instance_parameter_value {crosser_007} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_007} {USE_ERROR} {0};set_instance_parameter_value {crosser_007} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_007} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {USE_OUTPUT_PIPELINE} {0};add_instance {video_dma_write_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {video_dma_write_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {video_dma_write_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {video_dma_write_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {video_dma_write_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_bar1_0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_ip_bar1_0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_pcie_core_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_qsys_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_qsys_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {150000000};set_instance_parameter_value {altpll_qsys_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_ip_bar1_0_translator.avalon_universal_master_0} {pcie_ip_bar1_0_agent.av} {avalon};set_connection_parameter_value {pcie_ip_bar1_0_translator.avalon_universal_master_0/pcie_ip_bar1_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_bar1_0_translator.avalon_universal_master_0/pcie_ip_bar1_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_bar1_0_translator.avalon_universal_master_0/pcie_ip_bar1_0_agent.av} {defaultConnection} {false};add_connection {video_dma_write_avalon_dma_control_slave_agent.m0} {video_dma_write_avalon_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_dma_write_avalon_dma_control_slave_agent.m0/video_dma_write_avalon_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_write_avalon_dma_control_slave_agent.m0/video_dma_write_avalon_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_write_avalon_dma_control_slave_agent.m0/video_dma_write_avalon_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_dma_write_avalon_dma_control_slave_agent.rf_source} {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo.out} {video_dma_write_avalon_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {video_dma_write_avalon_dma_control_slave_agent.rdata_fifo_src} {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo.out} {video_dma_write_avalon_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {video_dma1_read_avalon_dma_control_slave_agent.m0} {video_dma1_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_dma1_read_avalon_dma_control_slave_agent.m0/video_dma1_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_dma1_read_avalon_dma_control_slave_agent.m0/video_dma1_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_dma1_read_avalon_dma_control_slave_agent.m0/video_dma1_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_dma1_read_avalon_dma_control_slave_agent.rf_source} {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo.out} {video_dma1_read_avalon_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {video_dma1_read_avalon_dma_control_slave_agent.rdata_fifo_src} {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo.out} {video_dma1_read_avalon_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {video_dma2_read_avalon_dma_control_slave_agent.m0} {video_dma2_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_dma2_read_avalon_dma_control_slave_agent.m0/video_dma2_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_dma2_read_avalon_dma_control_slave_agent.m0/video_dma2_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_dma2_read_avalon_dma_control_slave_agent.m0/video_dma2_read_avalon_dma_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_dma2_read_avalon_dma_control_slave_agent.rf_source} {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo.out} {video_dma2_read_avalon_dma_control_slave_agent.rf_sink} {avalon_streaming};add_connection {video_dma2_read_avalon_dma_control_slave_agent.rdata_fifo_src} {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo.out} {video_dma2_read_avalon_dma_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {alt_vip_vfr_0_avalon_slave_agent.m0} {alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_vfr_0_avalon_slave_agent.m0/alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_vfr_0_avalon_slave_agent.m0/alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_vfr_0_avalon_slave_agent.m0/alt_vip_vfr_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_vfr_0_avalon_slave_agent.rf_source} {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.out} {alt_vip_vfr_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_vfr_0_avalon_slave_agent.rdata_fifo_src} {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo.out} {alt_vip_vfr_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ip_bar1_0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_agent.cp/router.sink} {qsys_mm.command};add_connection {video_dma_write_avalon_dma_control_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {video_dma_write_avalon_dma_control_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {video_dma1_read_avalon_dma_control_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {video_dma1_read_avalon_dma_control_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {video_dma2_read_avalon_dma_control_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {video_dma2_read_avalon_dma_control_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {alt_vip_vfr_0_avalon_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router.src} {pcie_ip_bar1_0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/pcie_ip_bar1_0_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_ip_bar1_0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {pcie_ip_bar1_0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_ip_bar1_0_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_ip_bar1_0_limiter.rsp_src} {pcie_ip_bar1_0_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar1_0_limiter.rsp_src/pcie_ip_bar1_0_agent.rp} {qsys_mm.response};add_connection {video_dma_write_avalon_dma_control_slave_burst_adapter.source0} {video_dma_write_avalon_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {video_dma_write_avalon_dma_control_slave_burst_adapter.source0/video_dma_write_avalon_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {video_dma1_read_avalon_dma_control_slave_burst_adapter.source0} {video_dma1_read_avalon_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {video_dma1_read_avalon_dma_control_slave_burst_adapter.source0/video_dma1_read_avalon_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {video_dma2_read_avalon_dma_control_slave_burst_adapter.source0} {video_dma2_read_avalon_dma_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {video_dma2_read_avalon_dma_control_slave_burst_adapter.source0/video_dma2_read_avalon_dma_control_slave_agent.cp} {qsys_mm.command};add_connection {alt_vip_vfr_0_avalon_slave_burst_adapter.source0} {alt_vip_vfr_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_slave_burst_adapter.source0/alt_vip_vfr_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {router_001.src} {video_dma_write_avalon_dma_control_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/video_dma_write_avalon_dma_control_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {video_dma_write_avalon_dma_control_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {video_dma_write_avalon_dma_control_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/video_dma1_read_avalon_dma_control_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_003.src} {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/video_dma2_read_avalon_dma_control_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_004.src} {alt_vip_vfr_0_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/alt_vip_vfr_0_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {alt_vip_vfr_0_avalon_slave_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cmd_mux.src} {video_dma_write_avalon_dma_control_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/video_dma_write_avalon_dma_control_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {video_dma_write_avalon_dma_control_slave_cmd_width_adapter.src} {video_dma_write_avalon_dma_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {video_dma_write_avalon_dma_control_slave_cmd_width_adapter.src/video_dma_write_avalon_dma_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/video_dma1_read_avalon_dma_control_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter.src} {video_dma1_read_avalon_dma_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter.src/video_dma1_read_avalon_dma_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/video_dma2_read_avalon_dma_control_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter.src} {video_dma2_read_avalon_dma_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter.src/video_dma2_read_avalon_dma_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {alt_vip_vfr_0_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/alt_vip_vfr_0_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {alt_vip_vfr_0_avalon_slave_cmd_width_adapter.src} {alt_vip_vfr_0_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {alt_vip_vfr_0_avalon_slave_cmd_width_adapter.src/alt_vip_vfr_0_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/crosser_003.in} {qsys_mm.command};add_connection {crosser_003.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_004.in} {qsys_mm.response};add_connection {crosser_004.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_004.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_005.in} {qsys_mm.response};add_connection {crosser_005.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_005.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {crosser_006.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/crosser_006.in} {qsys_mm.response};add_connection {crosser_006.out} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {crosser_006.out/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {crosser_007.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_007.in} {qsys_mm.response};add_connection {crosser_007.out} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {crosser_007.out/rsp_mux.sink3} {qsys_mm.response};add_connection {pcie_ip_bar1_0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_translator.reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_translator.reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_translator.reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_translator.reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_agent.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_agent.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_agent.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_agent.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_burst_adapter.cr0_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_burst_adapter.cr0_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_burst_adapter.cr0_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma_write_avalon_dma_control_slave_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {alt_vip_vfr_0_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_006.in_clk_reset} {reset};add_connection {video_dma_write_reset_reset_bridge.out_reset} {crosser_007.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_translator.reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_agent.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {pcie_ip_bar1_0_limiter.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_006.out_clk_reset} {reset};add_connection {pcie_ip_bar1_0_translator_reset_reset_bridge.out_reset} {crosser_007.out_clk_reset} {reset};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_006.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {crosser_007.out_clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar1_0_translator_reset_reset_bridge.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_translator.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_agent_rdata_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_agent_rdata_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_agent_rdata_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_agent.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_agent_rdata_fifo.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_burst_adapter.cr0} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_burst_adapter.cr0} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_burst_adapter.cr0} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_burst_adapter.cr0} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_rsp_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_rsp_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_rsp_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_avalon_dma_control_slave_cmd_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma1_read_avalon_dma_control_slave_cmd_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma2_read_avalon_dma_control_slave_cmd_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {alt_vip_vfr_0_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_006.in_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {crosser_007.in_clk} {clock};add_connection {altpll_qsys_c0_clock_bridge.out_clk} {video_dma_write_reset_reset_bridge.clk} {clock};add_interface {altpll_qsys_c0} {clock} {slave};set_interface_property {altpll_qsys_c0} {EXPORT_OF} {altpll_qsys_c0_clock_bridge.in_clk};add_interface {pcie_ip_pcie_core_clk} {clock} {slave};set_interface_property {pcie_ip_pcie_core_clk} {EXPORT_OF} {pcie_ip_pcie_core_clk_clock_bridge.in_clk};add_interface {pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_ip_bar1_0_translator_reset_reset_bridge.in_reset};add_interface {video_dma_write_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {video_dma_write_reset_reset_bridge_in_reset} {EXPORT_OF} {video_dma_write_reset_reset_bridge.in_reset};add_interface {pcie_ip_bar1_0} {avalon} {slave};set_interface_property {pcie_ip_bar1_0} {EXPORT_OF} {pcie_ip_bar1_0_translator.avalon_anti_master_0};add_interface {alt_vip_vfr_0_avalon_slave} {avalon} {master};set_interface_property {alt_vip_vfr_0_avalon_slave} {EXPORT_OF} {alt_vip_vfr_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {video_dma1_read_avalon_dma_control_slave} {avalon} {master};set_interface_property {video_dma1_read_avalon_dma_control_slave} {EXPORT_OF} {video_dma1_read_avalon_dma_control_slave_translator.avalon_anti_slave_0};add_interface {video_dma2_read_avalon_dma_control_slave} {avalon} {master};set_interface_property {video_dma2_read_avalon_dma_control_slave} {EXPORT_OF} {video_dma2_read_avalon_dma_control_slave_translator.avalon_anti_slave_0};add_interface {video_dma_write_avalon_dma_control_slave} {avalon} {master};set_interface_property {video_dma_write_avalon_dma_control_slave} {EXPORT_OF} {video_dma_write_avalon_dma_control_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_vfr_0.avalon_slave} {0};set_module_assignment {interconnect_id.pcie_ip.bar1_0} {0};set_module_assignment {interconnect_id.video_dma1_read.avalon_dma_control_slave} {1};set_module_assignment {interconnect_id.video_dma2_read.avalon_dma_control_slave} {2};set_module_assignment {interconnect_id.video_dma_write.avalon_dma_control_slave} {3};" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de2i_150_qsys" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 72 starting:altera_mm_interconnect "submodules/de2i_150_qsys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>58</b> modules, <b>193</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>193</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>193</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>193</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>193</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>193</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.019s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.017s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.016s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.019s/0.022s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>62</b> modules, <b>205</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 156 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>dma_read_master_Data_Read_Master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 150 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 148 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>dma_read_master_Data_Read_Master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="buffer1_read"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>buffer1_read</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 80 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 79 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 128 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>dma_read_master_Data_Read_Master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 127 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 70 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 69 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 65 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 61 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 110 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 102 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 98 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 2 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {pcie_ip_bar2_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {SYNC_RESET} {0};add_instance {modular_sgdma_dispatcher_CSR_translator} {altera_merlin_slave_translator};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_DATA_W} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {UAV_DATA_W} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_READLATENCY} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_READDATA} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_READ} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_WRITE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_ADDRESS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_LOCK} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_READDATA} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_READ} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_WRITE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_LOCK} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ip_cra_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {pcie_ip_cra_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_ip_cra_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_cra_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ip_bar2_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_CACHE_H} {141};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_CACHE_L} {138};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_THREAD_ID_H} {134};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_THREAD_ID_L} {134};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_PROTECTION_H} {137};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_PROTECTION_L} {135};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_SRC_ID_H} {131};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DEST_ID_H} {133};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DEST_ID_L} {132};set_instance_parameter_value {pcie_ip_bar2_agent} {ST_DATA_W} {147};set_instance_parameter_value {pcie_ip_bar2_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {pcie_ip_bar2_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar2_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;modular_sgdma_dispatcher_CSR_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000002000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000020&quot;
   end=&quot;0x00000000002000030&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;pcie_ip_cra_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_ip_bar2_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {pcie_ip_bar2_agent} {ID} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_ip_bar2_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_ip_bar2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {USE_WRITERESPONSE} {0};add_instance {modular_sgdma_dispatcher_CSR_agent} {altera_merlin_slave_agent};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_DATA_H} {31};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_SRC_ID_H} {95};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_DEST_ID_L} {96};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {ST_DATA_W} {111};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {ID} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {ECC_ENABLE} {0};add_instance {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_SRC_ID_H} {203};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_SRC_ID_L} {202};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_DEST_ID_L} {204};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {ST_DATA_W} {219};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {ID} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {ECC_ENABLE} {0};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ip_cra_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_SRC_ID_H} {95};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DEST_ID_L} {96};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_ip_cra_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {pcie_ip_cra_agent} {ST_DATA_W} {111};set_instance_parameter_value {pcie_ip_cra_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_cra_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_ip_cra_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_cra_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pcie_ip_cra_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_ip_cra_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pcie_ip_cra_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_ip_cra_agent} {ID} {2};set_instance_parameter_value {pcie_ip_cra_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_agent} {ECC_ENABLE} {0};add_instance {pcie_ip_cra_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {100 001 010 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x2000000 0x2000020 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000 0x2000020 0x2000030 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {137};set_instance_parameter_value {router} {PKT_PROTECTION_L} {135};set_instance_parameter_value {router} {PKT_DEST_ID_H} {133};set_instance_parameter_value {router} {PKT_DEST_ID_L} {132};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {147};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {96};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {111};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {175};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {204};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_002} {ST_DATA_W} {219};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {96};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {111};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {pcie_ip_bar2_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_DEST_ID_H} {133};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_DEST_ID_L} {132};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_SRC_ID_H} {131};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_THREAD_ID_H} {134};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_THREAD_ID_L} {134};set_instance_parameter_value {pcie_ip_bar2_limiter} {MAX_BURST_LENGTH} {64};set_instance_parameter_value {pcie_ip_bar2_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {pcie_ip_bar2_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_ip_bar2_limiter} {ST_DATA_W} {147};set_instance_parameter_value {pcie_ip_bar2_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {pcie_ip_bar2_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {pcie_ip_bar2_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_ip_bar2_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_ip_bar2_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_ip_bar2_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_ip_bar2_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar2_limiter} {REORDER} {0};add_instance {modular_sgdma_dispatcher_CSR_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {ST_DATA_W} {111};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BURST_TYPE_H} {197};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BURST_TYPE_L} {196};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {ST_DATA_W} {219};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {OUT_BURSTWRAP_H} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {pcie_ip_cra_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {ST_DATA_W} {111};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {147};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {147};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {195};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {193};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {197};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {196};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_cra_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {195};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {193};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {197};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {196};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_cra_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {modular_sgdma_dispatcher_clock_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {modular_sgdma_dispatcher_clock_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {modular_sgdma_dispatcher_clock_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {modular_sgdma_dispatcher_clock_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_clock_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_pcie_core_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_ip_bar2_translator.avalon_universal_master_0} {pcie_ip_bar2_agent.av} {avalon};set_connection_parameter_value {pcie_ip_bar2_translator.avalon_universal_master_0/pcie_ip_bar2_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_bar2_translator.avalon_universal_master_0/pcie_ip_bar2_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_bar2_translator.avalon_universal_master_0/pcie_ip_bar2_agent.av} {defaultConnection} {false};add_connection {modular_sgdma_dispatcher_CSR_agent.m0} {modular_sgdma_dispatcher_CSR_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {modular_sgdma_dispatcher_CSR_agent.m0/modular_sgdma_dispatcher_CSR_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {modular_sgdma_dispatcher_CSR_agent.m0/modular_sgdma_dispatcher_CSR_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {modular_sgdma_dispatcher_CSR_agent.m0/modular_sgdma_dispatcher_CSR_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {modular_sgdma_dispatcher_CSR_agent.rf_source} {modular_sgdma_dispatcher_CSR_agent_rsp_fifo.in} {avalon_streaming};add_connection {modular_sgdma_dispatcher_CSR_agent_rsp_fifo.out} {modular_sgdma_dispatcher_CSR_agent.rf_sink} {avalon_streaming};add_connection {modular_sgdma_dispatcher_CSR_agent.rdata_fifo_src} {modular_sgdma_dispatcher_CSR_agent.rdata_fifo_sink} {avalon_streaming};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_agent.m0} {modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent.m0/modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent.m0/modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent.m0/modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_agent.rf_source} {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo.out} {modular_sgdma_dispatcher_Descriptor_Slave_agent.rf_sink} {avalon_streaming};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_agent.rdata_fifo_src} {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo.out} {modular_sgdma_dispatcher_Descriptor_Slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ip_cra_agent.m0} {pcie_ip_cra_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_ip_cra_agent.m0/pcie_ip_cra_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_cra_agent.m0/pcie_ip_cra_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_cra_agent.m0/pcie_ip_cra_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_ip_cra_agent.rf_source} {pcie_ip_cra_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_ip_cra_agent_rsp_fifo.out} {pcie_ip_cra_agent.rf_sink} {avalon_streaming};add_connection {pcie_ip_cra_agent.rdata_fifo_src} {pcie_ip_cra_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ip_bar2_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar2_agent.cp/router.sink} {qsys_mm.command};add_connection {modular_sgdma_dispatcher_CSR_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_CSR_agent.rp/router_001.sink} {qsys_mm.response};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_Descriptor_Slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {pcie_ip_cra_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router.src} {pcie_ip_bar2_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/pcie_ip_bar2_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_ip_bar2_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar2_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {pcie_ip_bar2_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_ip_bar2_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_ip_bar2_limiter.rsp_src} {pcie_ip_bar2_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar2_limiter.rsp_src/pcie_ip_bar2_agent.rp} {qsys_mm.response};add_connection {modular_sgdma_dispatcher_CSR_burst_adapter.source0} {modular_sgdma_dispatcher_CSR_agent.cp} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_CSR_burst_adapter.source0/modular_sgdma_dispatcher_CSR_agent.cp} {qsys_mm.command};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter.source0} {modular_sgdma_dispatcher_Descriptor_Slave_agent.cp} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter.source0/modular_sgdma_dispatcher_Descriptor_Slave_agent.cp} {qsys_mm.command};add_connection {pcie_ip_cra_burst_adapter.source0} {pcie_ip_cra_agent.cp} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_burst_adapter.source0/pcie_ip_cra_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {router_001.src} {modular_sgdma_dispatcher_CSR_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/modular_sgdma_dispatcher_CSR_rsp_width_adapter.sink} {qsys_mm.response};add_connection {modular_sgdma_dispatcher_CSR_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_CSR_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_003.src} {pcie_ip_cra_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/pcie_ip_cra_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ip_cra_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cmd_mux.src} {modular_sgdma_dispatcher_CSR_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/modular_sgdma_dispatcher_CSR_cmd_width_adapter.sink} {qsys_mm.command};add_connection {modular_sgdma_dispatcher_CSR_cmd_width_adapter.src} {modular_sgdma_dispatcher_CSR_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_CSR_cmd_width_adapter.src/modular_sgdma_dispatcher_CSR_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter.src} {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter.src/modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {pcie_ip_cra_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/pcie_ip_cra_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_cra_cmd_width_adapter.src} {pcie_ip_cra_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_cmd_width_adapter.src/pcie_ip_cra_burst_adapter.sink0} {qsys_mm.command};add_connection {pcie_ip_bar2_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_bar2_translator.reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_CSR_translator.reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_translator.reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_cra_translator.reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_bar2_agent.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_CSR_agent.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_CSR_agent_rsp_fifo.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_agent.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_cra_agent.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_cra_agent_rsp_fifo.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_bar2_limiter.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_CSR_burst_adapter.cr0_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter.cr0_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_cra_burst_adapter.cr0_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_CSR_rsp_width_adapter.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_cra_rsp_width_adapter.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_CSR_cmd_width_adapter.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_cra_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_CSR_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_CSR_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_CSR_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_CSR_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_CSR_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_CSR_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_clock_reset_reset_bridge.clk} {clock};add_interface {pcie_ip_pcie_core_clk} {clock} {slave};set_interface_property {pcie_ip_pcie_core_clk} {EXPORT_OF} {pcie_ip_pcie_core_clk_clock_bridge.in_clk};add_interface {modular_sgdma_dispatcher_clock_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {modular_sgdma_dispatcher_clock_reset_reset_bridge_in_reset} {EXPORT_OF} {modular_sgdma_dispatcher_clock_reset_reset_bridge.in_reset};add_interface {pcie_ip_bar2} {avalon} {slave};set_interface_property {pcie_ip_bar2} {EXPORT_OF} {pcie_ip_bar2_translator.avalon_anti_master_0};add_interface {modular_sgdma_dispatcher_CSR} {avalon} {master};set_interface_property {modular_sgdma_dispatcher_CSR} {EXPORT_OF} {modular_sgdma_dispatcher_CSR_translator.avalon_anti_slave_0};add_interface {modular_sgdma_dispatcher_Descriptor_Slave} {avalon} {master};set_interface_property {modular_sgdma_dispatcher_Descriptor_Slave} {EXPORT_OF} {modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_anti_slave_0};add_interface {pcie_ip_cra} {avalon} {master};set_interface_property {pcie_ip_cra} {EXPORT_OF} {pcie_ip_cra_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.modular_sgdma_dispatcher.CSR} {0};set_module_assignment {interconnect_id.modular_sgdma_dispatcher.Descriptor_Slave} {1};set_module_assignment {interconnect_id.pcie_ip.bar2} {0};set_module_assignment {interconnect_id.pcie_ip.cra} {2};(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=12,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;modular_sgdma_dispatcher_CSR_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000002000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000020&quot;
   end=&quot;0x00000000002000030&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;pcie_ip_cra_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=141,PKT_CACHE_L=138,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=133,PKT_DEST_ID_L=132,PKT_ORI_BURST_SIZE_H=146,PKT_ORI_BURST_SIZE_L=144,PKT_PROTECTION_H=137,PKT_PROTECTION_L=135,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=143,PKT_RESPONSE_STATUS_L=142,PKT_SRC_ID_H=131,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=134,PKT_THREAD_ID_L=134,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=147,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=95,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=200,PKT_BURSTWRAP_H=192,PKT_BURSTWRAP_L=192,PKT_BURST_SIZE_H=195,PKT_BURST_SIZE_L=193,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=191,PKT_BYTE_CNT_L=182,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=205,PKT_DEST_ID_L=204,PKT_ORI_BURST_SIZE_H=218,PKT_ORI_BURST_SIZE_L=216,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_RESPONSE_STATUS_H=215,PKT_RESPONSE_STATUS_L=214,PKT_SRC_ID_H=203,PKT_SRC_ID_L=202,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=219,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=220,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=130,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_ORI_BURST_SIZE_H=110,PKT_ORI_BURST_SIZE_L=108,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_RESPONSE_STATUS_H=107,PKT_RESPONSE_STATUS_L=106,PKT_SRC_ID_H=95,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=111,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=112,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:17.1:CHANNEL_ID=100,001,010,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,END_ADDRESS=0x4000,0x2000020,0x2000030,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=133,PKT_DEST_ID_L=132,PKT_PROTECTION_H=137,PKT_PROTECTION_L=135,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:100:0x0:0x4000:both:1:0:0:1,0:001:0x2000000:0x2000020:both:1:0:0:1,1:010:0x2000020:0x2000030:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x2000000,0x2000020,ST_CHANNEL_W=3,ST_DATA_W=147,TYPE_OF_TRANSACTION=both,both,write)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=204,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=219,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=111,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=64,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DEST_ID_H=133,PKT_DEST_ID_L=132,PKT_SRC_ID_H=131,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=134,PKT_THREAD_ID_L=134,PKT_TRANS_POSTED=105,PKT_TRANS_WRITE=106,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=147,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3)(altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=3,ST_DATA_W=111)(altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=192,OUT_BYTE_CNT_H=186,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=200,PKT_BURSTWRAP_H=192,PKT_BURSTWRAP_L=192,PKT_BURST_SIZE_H=195,PKT_BURST_SIZE_L=193,PKT_BURST_TYPE_H=197,PKT_BURST_TYPE_L=196,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=191,PKT_BYTE_CNT_L=182,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,ST_CHANNEL_W=3,ST_DATA_W=219)(altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=3,ST_DATA_W=111)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=147,VALID_WIDTH=3)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=3,ST_DATA_W=147,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=3,ST_DATA_W=147,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=3,ST_DATA_W=147,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=147,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=147,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=147,VALID_WIDTH=1)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=3,ST_DATA_W=147,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=146,OUT_PKT_ORI_BURST_SIZE_L=144,OUT_PKT_RESPONSE_STATUS_H=143,OUT_PKT_RESPONSE_STATUS_L=142,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=147,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=3)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=175,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=192,IN_PKT_BURSTWRAP_L=192,IN_PKT_BURST_SIZE_H=195,IN_PKT_BURST_SIZE_L=193,IN_PKT_BURST_TYPE_H=197,IN_PKT_BURST_TYPE_L=196,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=191,IN_PKT_BYTE_CNT_L=182,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=218,IN_PKT_ORI_BURST_SIZE_L=216,IN_PKT_RESPONSE_STATUS_H=215,IN_PKT_RESPONSE_STATUS_L=214,IN_PKT_TRANS_COMPRESSED_READ=176,IN_PKT_TRANS_EXCLUSIVE=181,IN_PKT_TRANS_WRITE=178,IN_ST_DATA_W=219,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=146,OUT_PKT_ORI_BURST_SIZE_L=144,OUT_PKT_RESPONSE_STATUS_H=143,OUT_PKT_RESPONSE_STATUS_L=142,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=147,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=3)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=110,IN_PKT_ORI_BURST_SIZE_L=108,IN_PKT_RESPONSE_STATUS_H=107,IN_PKT_RESPONSE_STATUS_L=106,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=111,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=146,OUT_PKT_ORI_BURST_SIZE_L=144,OUT_PKT_RESPONSE_STATUS_H=143,OUT_PKT_RESPONSE_STATUS_L=142,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=147,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=3)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=146,IN_PKT_ORI_BURST_SIZE_L=144,IN_PKT_RESPONSE_STATUS_H=143,IN_PKT_RESPONSE_STATUS_L=142,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=147,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=3)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=146,IN_PKT_ORI_BURST_SIZE_L=144,IN_PKT_RESPONSE_STATUS_H=143,IN_PKT_RESPONSE_STATUS_L=142,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=147,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=175,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=195,OUT_PKT_BURST_SIZE_L=193,OUT_PKT_BURST_TYPE_H=197,OUT_PKT_BURST_TYPE_L=196,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=191,OUT_PKT_BYTE_CNT_L=182,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=218,OUT_PKT_ORI_BURST_SIZE_L=216,OUT_PKT_RESPONSE_STATUS_H=215,OUT_PKT_RESPONSE_STATUS_L=214,OUT_PKT_TRANS_COMPRESSED_READ=176,OUT_PKT_TRANS_EXCLUSIVE=181,OUT_ST_DATA_W=219,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=3)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=146,IN_PKT_ORI_BURST_SIZE_L=144,IN_PKT_RESPONSE_STATUS_H=143,IN_PKT_RESPONSE_STATUS_L=142,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=147,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=110,OUT_PKT_ORI_BURST_SIZE_L=108,OUT_PKT_RESPONSE_STATUS_H=107,OUT_PKT_RESPONSE_STATUS_L=106,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=111,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=3)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {pcie_ip_bar2_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_bar2_translator} {SYNC_RESET} {0};add_instance {modular_sgdma_dispatcher_CSR_translator} {altera_merlin_slave_translator};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_DATA_W} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {UAV_DATA_W} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_READLATENCY} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_READDATA} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_READ} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_WRITE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_ADDRESS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_LOCK} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_READDATA} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_READ} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_WRITE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_LOCK} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ip_cra_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {pcie_ip_cra_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_ip_cra_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READ} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pcie_ip_cra_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_cra_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_ip_cra_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_ip_cra_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_ip_bar2_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_CACHE_H} {141};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_CACHE_L} {138};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_THREAD_ID_H} {134};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_THREAD_ID_L} {134};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_PROTECTION_H} {137};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_PROTECTION_L} {135};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_SRC_ID_H} {131};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DEST_ID_H} {133};set_instance_parameter_value {pcie_ip_bar2_agent} {PKT_DEST_ID_L} {132};set_instance_parameter_value {pcie_ip_bar2_agent} {ST_DATA_W} {147};set_instance_parameter_value {pcie_ip_bar2_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {pcie_ip_bar2_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_ip_bar2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar2_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;modular_sgdma_dispatcher_CSR_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000002000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000020&quot;
   end=&quot;0x00000000002000030&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;pcie_ip_cra_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_ip_bar2_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {pcie_ip_bar2_agent} {ID} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_ip_bar2_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_ip_bar2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_bar2_agent} {USE_WRITERESPONSE} {0};add_instance {modular_sgdma_dispatcher_CSR_agent} {altera_merlin_slave_agent};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_DATA_H} {31};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_SRC_ID_H} {95};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_DEST_ID_L} {96};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {ST_DATA_W} {111};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {ID} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent} {ECC_ENABLE} {0};add_instance {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_PROTECTION_H} {209};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_PROTECTION_L} {207};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_SRC_ID_H} {203};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_SRC_ID_L} {202};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_DEST_ID_H} {205};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_DEST_ID_L} {204};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {ST_DATA_W} {219};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {ID} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent} {ECC_ENABLE} {0};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {220};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_ip_cra_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_PROTECTION_H} {101};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_PROTECTION_L} {99};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_SRC_ID_H} {95};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DEST_ID_H} {97};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_DEST_ID_L} {96};set_instance_parameter_value {pcie_ip_cra_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_ip_cra_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {pcie_ip_cra_agent} {ST_DATA_W} {111};set_instance_parameter_value {pcie_ip_cra_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_ip_cra_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_ip_cra_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_ip_cra_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pcie_ip_cra_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_ip_cra_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pcie_ip_cra_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_ip_cra_agent} {ID} {2};set_instance_parameter_value {pcie_ip_cra_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_ip_cra_agent} {ECC_ENABLE} {0};add_instance {pcie_ip_cra_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {BITS_PER_SYMBOL} {112};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_ip_cra_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {100 001 010 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x2000000 0x2000020 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000 0x2000020 0x2000030 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {137};set_instance_parameter_value {router} {PKT_PROTECTION_L} {135};set_instance_parameter_value {router} {PKT_DEST_ID_H} {133};set_instance_parameter_value {router} {PKT_DEST_ID_L} {132};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {147};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {96};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {111};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {175};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {209};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {207};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {205};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {204};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_002} {ST_DATA_W} {219};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {101};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {97};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {96};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {111};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {pcie_ip_bar2_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_DEST_ID_H} {133};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_DEST_ID_L} {132};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_SRC_ID_H} {131};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_THREAD_ID_H} {134};set_instance_parameter_value {pcie_ip_bar2_limiter} {PKT_THREAD_ID_L} {134};set_instance_parameter_value {pcie_ip_bar2_limiter} {MAX_BURST_LENGTH} {64};set_instance_parameter_value {pcie_ip_bar2_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {pcie_ip_bar2_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_ip_bar2_limiter} {ST_DATA_W} {147};set_instance_parameter_value {pcie_ip_bar2_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {pcie_ip_bar2_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {pcie_ip_bar2_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_ip_bar2_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_ip_bar2_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_ip_bar2_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_ip_bar2_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_bar2_limiter} {REORDER} {0};add_instance {modular_sgdma_dispatcher_CSR_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {ST_DATA_W} {111};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BURST_TYPE_H} {197};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BURST_TYPE_L} {196};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {ST_DATA_W} {219};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {OUT_BURSTWRAP_H} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {pcie_ip_cra_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {ST_DATA_W} {111};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {pcie_ip_cra_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {147};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {147};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {147};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {147};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {192};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {195};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {193};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {197};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {196};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_ST_DATA_W} {219};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_cra_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_ST_DATA_W} {111};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_ST_DATA_W} {147};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_cra_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_CSR_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {195};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {193};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {215};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {214};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {197};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {196};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {216};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {218};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_ST_DATA_W} {219};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_ip_cra_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {143};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {142};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {144};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {146};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_ST_DATA_W} {147};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {107};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {106};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {108};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {110};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_ST_DATA_W} {111};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_ip_cra_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {modular_sgdma_dispatcher_clock_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {modular_sgdma_dispatcher_clock_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {modular_sgdma_dispatcher_clock_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {modular_sgdma_dispatcher_clock_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {modular_sgdma_dispatcher_clock_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_ip_pcie_core_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_ip_pcie_core_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_ip_bar2_translator.avalon_universal_master_0} {pcie_ip_bar2_agent.av} {avalon};set_connection_parameter_value {pcie_ip_bar2_translator.avalon_universal_master_0/pcie_ip_bar2_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_bar2_translator.avalon_universal_master_0/pcie_ip_bar2_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_bar2_translator.avalon_universal_master_0/pcie_ip_bar2_agent.av} {defaultConnection} {false};add_connection {modular_sgdma_dispatcher_CSR_agent.m0} {modular_sgdma_dispatcher_CSR_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {modular_sgdma_dispatcher_CSR_agent.m0/modular_sgdma_dispatcher_CSR_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {modular_sgdma_dispatcher_CSR_agent.m0/modular_sgdma_dispatcher_CSR_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {modular_sgdma_dispatcher_CSR_agent.m0/modular_sgdma_dispatcher_CSR_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {modular_sgdma_dispatcher_CSR_agent.rf_source} {modular_sgdma_dispatcher_CSR_agent_rsp_fifo.in} {avalon_streaming};add_connection {modular_sgdma_dispatcher_CSR_agent_rsp_fifo.out} {modular_sgdma_dispatcher_CSR_agent.rf_sink} {avalon_streaming};add_connection {modular_sgdma_dispatcher_CSR_agent.rdata_fifo_src} {modular_sgdma_dispatcher_CSR_agent.rdata_fifo_sink} {avalon_streaming};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_agent.m0} {modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent.m0/modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent.m0/modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {modular_sgdma_dispatcher_Descriptor_Slave_agent.m0/modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_agent.rf_source} {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo.out} {modular_sgdma_dispatcher_Descriptor_Slave_agent.rf_sink} {avalon_streaming};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_agent.rdata_fifo_src} {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo.out} {modular_sgdma_dispatcher_Descriptor_Slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ip_cra_agent.m0} {pcie_ip_cra_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_ip_cra_agent.m0/pcie_ip_cra_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_ip_cra_agent.m0/pcie_ip_cra_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_ip_cra_agent.m0/pcie_ip_cra_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_ip_cra_agent.rf_source} {pcie_ip_cra_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_ip_cra_agent_rsp_fifo.out} {pcie_ip_cra_agent.rf_sink} {avalon_streaming};add_connection {pcie_ip_cra_agent.rdata_fifo_src} {pcie_ip_cra_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_ip_bar2_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar2_agent.cp/router.sink} {qsys_mm.command};add_connection {modular_sgdma_dispatcher_CSR_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_CSR_agent.rp/router_001.sink} {qsys_mm.response};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_Descriptor_Slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {pcie_ip_cra_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router.src} {pcie_ip_bar2_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/pcie_ip_bar2_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_ip_bar2_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar2_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {pcie_ip_bar2_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_ip_bar2_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_ip_bar2_limiter.rsp_src} {pcie_ip_bar2_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_ip_bar2_limiter.rsp_src/pcie_ip_bar2_agent.rp} {qsys_mm.response};add_connection {modular_sgdma_dispatcher_CSR_burst_adapter.source0} {modular_sgdma_dispatcher_CSR_agent.cp} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_CSR_burst_adapter.source0/modular_sgdma_dispatcher_CSR_agent.cp} {qsys_mm.command};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter.source0} {modular_sgdma_dispatcher_Descriptor_Slave_agent.cp} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter.source0/modular_sgdma_dispatcher_Descriptor_Slave_agent.cp} {qsys_mm.command};add_connection {pcie_ip_cra_burst_adapter.source0} {pcie_ip_cra_agent.cp} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_burst_adapter.source0/pcie_ip_cra_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {router_001.src} {modular_sgdma_dispatcher_CSR_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/modular_sgdma_dispatcher_CSR_rsp_width_adapter.sink} {qsys_mm.response};add_connection {modular_sgdma_dispatcher_CSR_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_CSR_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_003.src} {pcie_ip_cra_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/pcie_ip_cra_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_ip_cra_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cmd_mux.src} {modular_sgdma_dispatcher_CSR_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/modular_sgdma_dispatcher_CSR_cmd_width_adapter.sink} {qsys_mm.command};add_connection {modular_sgdma_dispatcher_CSR_cmd_width_adapter.src} {modular_sgdma_dispatcher_CSR_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_CSR_cmd_width_adapter.src/modular_sgdma_dispatcher_CSR_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter.src} {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter.src/modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {pcie_ip_cra_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/pcie_ip_cra_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_ip_cra_cmd_width_adapter.src} {pcie_ip_cra_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {pcie_ip_cra_cmd_width_adapter.src/pcie_ip_cra_burst_adapter.sink0} {qsys_mm.command};add_connection {pcie_ip_bar2_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_bar2_translator.reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_CSR_translator.reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_translator.reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_cra_translator.reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_bar2_agent.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_CSR_agent.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_CSR_agent_rsp_fifo.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_agent.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_cra_agent.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_cra_agent_rsp_fifo.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_bar2_limiter.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_CSR_burst_adapter.cr0_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter.cr0_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_cra_burst_adapter.cr0_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_CSR_rsp_width_adapter.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_cra_rsp_width_adapter.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_CSR_cmd_width_adapter.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter.clk_reset} {reset};add_connection {modular_sgdma_dispatcher_clock_reset_reset_bridge.out_reset} {pcie_ip_cra_cmd_width_adapter.clk_reset} {reset};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_CSR_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_translator.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_CSR_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_CSR_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_agent.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_agent_rsp_fifo.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_bar2_limiter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_CSR_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_burst_adapter.cr0} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_CSR_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_rsp_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_CSR_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {pcie_ip_cra_cmd_width_adapter.clk} {clock};add_connection {pcie_ip_pcie_core_clk_clock_bridge.out_clk} {modular_sgdma_dispatcher_clock_reset_reset_bridge.clk} {clock};add_interface {pcie_ip_pcie_core_clk} {clock} {slave};set_interface_property {pcie_ip_pcie_core_clk} {EXPORT_OF} {pcie_ip_pcie_core_clk_clock_bridge.in_clk};add_interface {modular_sgdma_dispatcher_clock_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {modular_sgdma_dispatcher_clock_reset_reset_bridge_in_reset} {EXPORT_OF} {modular_sgdma_dispatcher_clock_reset_reset_bridge.in_reset};add_interface {pcie_ip_bar2} {avalon} {slave};set_interface_property {pcie_ip_bar2} {EXPORT_OF} {pcie_ip_bar2_translator.avalon_anti_master_0};add_interface {modular_sgdma_dispatcher_CSR} {avalon} {master};set_interface_property {modular_sgdma_dispatcher_CSR} {EXPORT_OF} {modular_sgdma_dispatcher_CSR_translator.avalon_anti_slave_0};add_interface {modular_sgdma_dispatcher_Descriptor_Slave} {avalon} {master};set_interface_property {modular_sgdma_dispatcher_Descriptor_Slave} {EXPORT_OF} {modular_sgdma_dispatcher_Descriptor_Slave_translator.avalon_anti_slave_0};add_interface {pcie_ip_cra} {avalon} {master};set_interface_property {pcie_ip_cra} {EXPORT_OF} {pcie_ip_cra_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.modular_sgdma_dispatcher.CSR} {0};set_module_assignment {interconnect_id.modular_sgdma_dispatcher.Descriptor_Slave} {1};set_module_assignment {interconnect_id.pcie_ip.bar2} {0};set_module_assignment {interconnect_id.pcie_ip.cra} {2};" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de2i_150_qsys" as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 129 starting:altera_mm_interconnect "submodules/de2i_150_qsys_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>36</b> modules, <b>113</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>36</b> modules, <b>113</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>36</b> modules, <b>113</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>36</b> modules, <b>113</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>36</b> modules, <b>113</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.017s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.017s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.014s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>39</b> modules, <b>122</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 156 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>dma_read_master_Data_Read_Master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 150 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 148 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>dma_read_master_Data_Read_Master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 21 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="buffer1_read"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>buffer1_read</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 28 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 27 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 26 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_2_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 128 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>dma_read_master_Data_Read_Master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 127 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 20 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 19 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 13 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 110 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 98 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 2 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 5 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 0 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:17.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,IRQ_MAP=0:0,NUM_RCVRS=1,SENDER_IRQ_WIDTH=16"
   instancePathKey="de2i_150_qsys:.:irq_mapper"
   kind="altera_irq_mapper"
   version="17.1"
   name="de2i_150_qsys_irq_mapper">
  <parameter name="NUM_RCVRS" value="1" />
  <parameter name="IRQ_MAP" value="0:0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="SENDER_IRQ_WIDTH" value="16" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 165 starting:altera_irq_mapper "submodules/de2i_150_qsys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=24,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=1,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=24,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:17.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,outSymbolsPerBeat=3,outUseEmpty=false,outUseEmptyPort=NO)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="de2i_150_qsys:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="17.1"
   name="de2i_150_qsys_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="outDataWidth" value="24" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="inDataWidth" value="24" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de2i_150_qsys" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 164 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 4 starting:data_format_adapter "submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=24,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=24,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:17.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=3,outUseEmpty=false,outUseEmptyPort=YES)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="de2i_150_qsys:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="17.1"
   name="de2i_150_qsys_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="outDataWidth" value="24" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="inDataWidth" value="24" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de2i_150_qsys" as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 164 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>data_format_adapter</b> "<b>submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 3 starting:data_format_adapter "submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:17.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="de2i_150_qsys:.:rst_controller"
   kind="altera_reset_controller"
   version="17.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 164 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_hard_ip_qsys:17.1:AST_LITE=0,AUTO_AVALON_CLK_CLOCK_RATE=125000000,AUTO_PLD_CLK_CLOCK_RATE=125000000,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=8,0,26,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=31,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=10,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=8,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=26,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=BALANCED,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466"
   instancePathKey="de2i_150_qsys:.:pcie_ip:.:pcie_internal_hip"
   kind="altera_pcie_internal_hard_ip_qsys"
   version="17.1"
   name="altpcie_hip_pipen1b_qsys">
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="hot_plug_support" value="0" />
  <parameter name="gen2_diffclock_nfts_count" value="255" />
  <parameter name="bar5_64bit_mem_space" value="false" />
  <parameter name="bar2_64bit_mem_space" value="false" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="core_clk_freq" value="1250" />
  <parameter name="msix_pba_bir" value="0" />
  <parameter name="core_clk_divider" value="2" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="bar1_prefetchable" value="false" />
  <parameter name="l01_entry_latency" value="31" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW" value="0" />
  <parameter name="no_command_completed" value="true" />
  <parameter name="vc0_rx_flow_ctrl_posted_data" value="198" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH" value="0" />
  <parameter
     name="PCIe Address 63:32"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="p_pcie_version" value="2.0" />
  <parameter name="enable_ecrc_check" value="false" />
  <parameter name="device_id" value="57345" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH" value="0" />
  <parameter name="TL_SELECTION" value="1" />
  <parameter name="RX_BUF" value="10" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH" value="0" />
  <parameter name="CB_TXS_ADDRESS_WIDTH" value="7" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="1" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="bar5_size_mask" value="0" />
  <parameter name="bar5_prefetchable" value="false" />
  <parameter name="vendor_id" value="4466" />
  <parameter name="diffclock_nfts_count" value="255" />
  <parameter
     name="BAR Type"
     value="64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used" />
  <parameter name="no_soft_reset" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW" value="0" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="1" />
  <parameter name="advanced_errors" value="false" />
  <parameter name="bar0_size_mask" value="8" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH" value="0" />
  <parameter name="p_pcie_txrx_clock" value="100 MHz" />
  <parameter name="enable_slot_register" value="false" />
  <parameter name="l1_exit_latency_sameclock" value="7" />
  <parameter name="CG_NO_CPL_REORDERING" value="0" />
  <parameter name="bar2_prefetchable" value="false" />
  <parameter name="bar4_64bit_mem_space" value="false" />
  <parameter name="single_rx_detect" value="1" />
  <parameter name="bar_prefetchable" value="32" />
  <parameter name="bar0_prefetchable" value="true" />
  <parameter name="endpoint_l1_latency" value="0" />
  <parameter
     name="PCIe Address 31:0"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="l0_exit_latency_diffclock" value="7" />
  <parameter name="revision_id" value="1" />
  <parameter name="bar0_io_space" value="false" />
  <parameter name="sameclock_nfts_count" value="255" />
  <parameter name="subsystem_device_id" value="4" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH" value="0" />
  <parameter name="retry_buffer_last_active_address" value="255" />
  <parameter name="bar_io_window_size" value="32BIT" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH" value="0" />
  <parameter name="l0_exit_latency_sameclock" value="7" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW" value="0" />
  <parameter name="link_common_clock" value="1" />
  <parameter name="msix_pba_offset" value="0" />
  <parameter name="BAR Size" value="8,0,26,0,0,0" />
  <parameter name="surprise_down_error_support" value="false" />
  <parameter name="bar5_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH" value="0" />
  <parameter
     name="Address Page"
     value="0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A" />
  <parameter name="CB_PCIE_MODE" value="0" />
  <parameter name="bar3_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH" value="0" />
  <parameter name="msi_function_count" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B0" value="0x00000000" />
  <parameter name="my_advanced_errors" value="false" />
  <parameter name="l1_exit_latency_diffclock" value="7" />
  <parameter name="CB_P2A_AVALON_ADDR_B1" value="0x00000000" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B2" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B3" value="0x00000000" />
  <parameter name="enable_coreclk_out_half_rate" value="false" />
  <parameter name="CB_P2A_AVALON_ADDR_B4" value="0x00000000" />
  <parameter name="p_pcie_target_performance_preset" value="Maximum" />
  <parameter name="CB_P2A_AVALON_ADDR_B5" value="0x00000000" />
  <parameter name="G_TAG_NUM0" value="32" />
  <parameter name="bar2_size_mask" value="26" />
  <parameter name="my_enable_ecrc_check" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW" value="0" />
  <parameter name="bar2_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW" value="0" />
  <parameter name="p_user_msi_enable" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW" value="0" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="vc0_rx_flow_ctrl_compl_header" value="48" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH" value="0" />
  <parameter name="port_link_number" value="1" />
  <parameter name="endpoint_l0_latency" value="0" />
  <parameter name="slot_power_limit" value="0" />
  <parameter name="slot_number" value="0" />
  <parameter name="bar1_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH" value="0" />
  <parameter name="bar3_io_space" value="false" />
  <parameter name="Avalon Base Address" value="0,0,0,0,0,0" />
  <parameter name="AUTO_AVALON_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="enable_adapter_half_rate_mode" value="false" />
  <parameter name="pcie_mode" value="SHARED_MODE" />
  <parameter name="enable_ch0_pclk_out" value="true" />
  <parameter name="bar1_64bit_mem_space" value="true" />
  <parameter name="enable_completion_timeout_disable" value="false" />
  <parameter name="msix_table_bir" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH" value="0" />
  <parameter name="bar3_prefetchable" value="false" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_header" value="30" />
  <parameter name="p_pcie_app_clk" value="0" />
  <parameter name="bar4_prefetchable" value="false" />
  <parameter name="max_payload_size" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW" value="0" />
  <parameter name="lane_mask" value="254" />
  <parameter name="p_pcie_hip_type" value="2" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="msix_table_size" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="msix_table_offset" value="0" />
  <parameter name="vc0_rx_flow_ctrl_compl_data" value="256" />
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="my_gen2_lane_rate_mode" value="false" />
  <parameter name="enable_function_msix_support" value="false" />
  <parameter name="completion_timeout" value="NONE" />
  <parameter name="core_clk_source" value="pclk" />
  <parameter name="RH_NUM" value="7" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH" value="0" />
  <parameter name="eie_before_nfts_count" value="4" />
  <parameter name="CG_AVALON_S_ADDR_WIDTH" value="31" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW" value="0" />
  <parameter name="subsystem_vendor_id" value="4466" />
  <parameter name="bar1_io_space" value="false" />
  <parameter name="enable_msi_64bit_addressing" value="true" />
  <parameter name="use_crc_forwarding" value="false" />
  <parameter name="bar4_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH" value="0" />
  <parameter name="bar4_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH" value="0" />
  <parameter name="AUTO_PLD_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="max_link_width" value="1" />
  <parameter name="gen2_sameclock_nfts_count" value="255" />
  <parameter name="gen2_lane_rate_mode" value="false" />
  <parameter name="my_enable_ecrc_gen" value="false" />
  <parameter name="millisecond_cycle_count" value="125000" />
  <parameter name="vc0_rx_flow_ctrl_posted_header" value="28" />
  <parameter name="low_priority_vc" value="0" />
  <parameter name="AST_LITE" value="0" />
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="credit_buffer_allocation_aux" value="BALANCED" />
  <parameter name="CG_IRQ_BIT_ENA" value="65535" />
  <parameter name="slot_power_scale" value="0" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_data" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="31" />
  <parameter name="BAR" value="0,1 - Occupied,2,3,4,5" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW" value="0" />
  <parameter name="enable_l1_aspm" value="false" />
  <parameter name="bar3_64bit_mem_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW" value="0" />
  <parameter name="enable_ecrc_gen" value="false" />
  <parameter name="bar0_64bit_mem_space" value="true" />
  <parameter name="p_pcie_test_out_width" value="None" />
  <parameter name="class_code" value="0" />
  <parameter name="dll_active_report_support" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_qsys_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_hip_pipen1b_qsys.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="pcie_internal_hip" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 161 starting:altera_pcie_internal_hard_ip_qsys "submodules/altpcie_hip_pipen1b_qsys"</message>
   <message level="Info" culprit="pcie_internal_hip"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_hard_ip_qsys</b> "<b>pcie_internal_hip</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_altgx:17.1:deviceFamily=Cyclone IV GX,wiz_subprotocol=Gen 1-x1"
   instancePathKey="de2i_150_qsys:.:pcie_ip:.:altgx_internal"
   kind="altera_pcie_internal_altgx"
   version="17.1"
   name="de2i_150_qsys_pcie_ip_altgx_internal">
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="wiz_subprotocol" value="Gen 1-x1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_altgx_hw.tcl" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="altgx_internal" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 160 starting:altera_pcie_internal_altgx "submodules/de2i_150_qsys_pcie_ip_altgx_internal"</message>
   <message level="Info" culprit="altgx_internal">Family: Cyclone IV GX</message>
   <message level="Info" culprit="altgx_internal">Subprotocol: Gen 1-x1</message>
   <message level="Info" culprit="altgx_internal">qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0025_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --source=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0025_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/TungLT/AppData/Local/Temp/alt8045_899626966166029469.dir/0026_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.215s</message>
   <message level="Info" culprit="altgx_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_altgx</b> "<b>altgx_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_reset_controller_qsys:17.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_PLD_CLK_CLOCK_RATE=125000000,INTENDED_DEVICE_FAMILY=Cyclone IV GX,cyclone4=1,enable_gen2_core=false,link_width=1"
   instancePathKey="de2i_150_qsys:.:pcie_ip:.:reset_controller_internal"
   kind="altera_pcie_internal_reset_controller_qsys"
   version="17.1"
   name="altera_pcie_hard_ip_reset_controller">
  <parameter name="cyclone4" value="1" />
  <parameter name="link_width" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_PLD_CLK_CLOCK_RATE" value="125000000" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_qsys_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_reset_controller.v" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="reset_controller_internal" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 159 starting:altera_pcie_internal_reset_controller_qsys "submodules/altera_pcie_hard_ip_reset_controller"</message>
   <message level="Info" culprit="reset_controller_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_reset_controller_qsys</b> "<b>reset_controller_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_pipe_interface_qsys:17.1:AUTO_CORE_CLK_OUT_CLOCK_RATE=125000000,enable_gen2_core=false,gen2_lane_rate_mode=false,link_width=1,max_link_width=1,p_pcie_hip_type=2"
   instancePathKey="de2i_150_qsys:.:pcie_ip:.:pipe_interface_internal"
   kind="altera_pcie_internal_pipe_interface_qsys"
   version="17.1"
   name="altpcie_pipe_interface">
  <parameter name="max_link_width" value="1" />
  <parameter name="link_width" value="1" />
  <parameter name="gen2_lane_rate_mode" value="false" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="AUTO_CORE_CLK_OUT_CLOCK_RATE" value="125000000" />
  <parameter name="p_pcie_hip_type" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_qsys_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_pipe_interface.v" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/17.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="pipe_interface_internal" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 158 starting:altera_pcie_internal_pipe_interface_qsys "submodules/altpcie_pipe_interface"</message>
   <message level="Info" culprit="pipe_interface_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>pipe_interface_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=5,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=7,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:dma_read_master_Data_Read_Master_translator"
   kind="altera_merlin_master_translator"
   version="17.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="dma_read_master_Data_Read_Master_translator,dma_write_master_Data_Write_Master_translator,video_dma1_read_avalon_dma_master_translator,video_dma_write_avalon_dma_master_translator,video_dma2_read_avalon_dma_master_translator,alt_vip_vfr_0_avalon_master_translator" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="pcie_ip_bar1_0_translator" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2"
     as="pcie_ip_bar2_translator" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 156 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>dma_read_master_Data_Read_Master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=150000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:sdram_s1_translator"
   kind="altera_merlin_slave_translator"
   version="17.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="sdram_s1_translator,pcie_ip_txs_translator" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="video_dma_write_avalon_dma_control_slave_translator,video_dma1_read_avalon_dma_control_slave_translator,video_dma2_read_avalon_dma_control_slave_translator,alt_vip_vfr_0_avalon_slave_translator" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2"
     as="modular_sgdma_dispatcher_CSR_translator,modular_sgdma_dispatcher_Descriptor_Slave_translator,pcie_ip_cra_translator" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 150 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000088000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_ip_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=7,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=90,PKT_ADDR_SIDEBAND_L=90,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_CACHE_H=107,PKT_CACHE_L=104,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=91,PKT_DATA_SIDEBAND_L=91,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_QOS_H=93,PKT_QOS_L=93,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=113,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:dma_read_master_Data_Read_Master_agent"
   kind="altera_merlin_master_agent"
   version="17.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="dma_read_master_Data_Read_Master_agent,dma_write_master_Data_Write_Master_agent,video_dma1_read_avalon_dma_master_agent,video_dma_write_avalon_dma_master_agent,video_dma2_read_avalon_dma_master_agent,alt_vip_vfr_0_avalon_master_agent" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="pcie_ip_bar1_0_agent" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2"
     as="pcie_ip_bar2_agent" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 148 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>dma_read_master_Data_Read_Master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:sdram_s1_agent"
   kind="altera_merlin_slave_agent"
   version="17.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="sdram_s1_agent,pcie_ip_txs_agent" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="video_dma_write_avalon_dma_control_slave_agent,video_dma1_read_avalon_dma_control_slave_agent,video_dma2_read_avalon_dma_control_slave_agent,alt_vip_vfr_0_avalon_slave_agent" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2"
     as="modular_sgdma_dispatcher_CSR_agent,modular_sgdma_dispatcher_Descriptor_Slave_agent,pcie_ip_cra_agent" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 142 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x80000000,0x88000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:10:0x0:0x80000000:both:1:0:0:1,1:01:0x80000000:0x88000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x80000000,ST_CHANNEL_W=6,ST_DATA_W=113,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x80000000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:10:0x0:0x80000000:both:1:0:0:1,1:01:0x80000000:0x88000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="97" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="103" />
  <parameter name="END_ADDRESS" value="0x80000000,0x88000000" />
  <parameter name="PKT_PROTECTION_L" value="101" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="router,router_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 136 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x88000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=72,PKT_DEST_ID_L=70,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x80000000:0x88000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000000,ST_CHANNEL_W=6,ST_DATA_W=86,TYPE_OF_TRANSACTION=both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="44" />
  <parameter name="START_ADDRESS" value="0x80000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="1:1:0x80000000:0x88000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="40" />
  <parameter name="PKT_DEST_ID_H" value="72" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="70" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="76" />
  <parameter name="END_ADDRESS" value="0x88000000" />
  <parameter name="PKT_PROTECTION_L" value="74" />
  <parameter name="PKT_TRANS_WRITE" value="43" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="router_002,router_004" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 134 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x88000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x80000000:0x88000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000000,ST_CHANNEL_W=6,ST_DATA_W=113,TYPE_OF_TRANSACTION=both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x80000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="1:1:0x80000000:0x88000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="97" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="103" />
  <parameter name="END_ADDRESS" value="0x88000000" />
  <parameter name="PKT_PROTECTION_L" value="101" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="router_003,router_005" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 133 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=000001,000010,000100,001000,010000,100000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,3,5,4,0,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=1:000001:0x0:0x0:read:1:0:0:1,2:000010:0x0:0x0:write:1:0:0:1,3:000100:0x0:0x0:read:1:0:0:1,5:001000:0x0:0x0:write:1:0:0:1,4:010000:0x0:0x0:read:1:0:0:1,0:100000:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=113,TYPE_OF_TRANSACTION=read,write,read,write,read,read"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:000001:0x0:0x0:read:1:0:0:1,2:000010:0x0:0x0:write:1:0:0:1,3:000100:0x0:0x0:read:1:0:0:1,5:001000:0x0:0x0:write:1:0:0:1,4:010000:0x0:0x0:read:1:0:0:1,0:100000:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="97" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="000001,000010,000100,001000,010000,100000" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,write,read,write,read,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="103" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="101" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2,3,5,4,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="router_006" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 130 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:read:1:0:0:1,2:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=149,TYPE_OF_TRANSACTION=read,write"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:router_007"
   kind="altera_merlin_router"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_router_007">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:read:1:0:0:1,2:10:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="135" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="133" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="149" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="139" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="137" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="router_007" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 129 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=16,MAX_OUTSTANDING_RESPONSES=13,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_THREAD_ID_H=100,PKT_THREAD_ID_L=100,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=6,ST_DATA_W=113,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=6"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:dma_read_master_Data_Read_Master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="17.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="dma_read_master_Data_Read_Master_limiter" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="pcie_ip_bar1_0_limiter" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2"
     as="pcie_ip_bar2_limiter" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 128 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="dma_read_master_Data_Read_Master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>dma_read_master_Data_Read_Master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=6,ST_DATA_W=113"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:sdram_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="17.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="sdram_s1_burst_adapter" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="video_dma_write_avalon_dma_control_slave_burst_adapter,video_dma1_read_avalon_dma_control_slave_burst_adapter,video_dma2_read_avalon_dma_control_slave_burst_adapter,alt_vip_vfr_0_avalon_slave_burst_adapter" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2"
     as="modular_sgdma_dispatcher_CSR_burst_adapter,modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter,pcie_ip_cra_burst_adapter" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 127 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=113,VALID_WIDTH=6"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 126 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=113,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 125 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=86,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="cmd_demux_002,cmd_demux_004" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 124 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=113,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_demux_003"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="cmd_demux_003,cmd_demux_005" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 123 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,20,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=113,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,20" />
  <parameter name="NUM_INPUTS" value="6" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 120 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=6,ST_DATA_W=149,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="149" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 119 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=6,ST_DATA_W=113,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="NUM_OUTPUTS" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 118 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=149,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="149" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 117 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=113,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 116 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=45,ST_CHANNEL_W=6,ST_DATA_W=86,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72:70) src_id(69:67) qos(66) begin_burst(65) data_sideband(64) addr_sideband(63) burst_type(62:61) burst_size(60:58) burstwrap(57) byte_cnt(56:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="45" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="rsp_mux_002,rsp_mux_004" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 114 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=113,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:rsp_mux_003"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_rsp_mux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="rsp_mux_003,rsp_mux_005" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 113 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=148,OUT_PKT_ORI_BURST_SIZE_L=146,OUT_PKT_RESPONSE_STATUS_H=145,OUT_PKT_RESPONSE_STATUS_L=144,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=149,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=6"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="17.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="148" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="146" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="112" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="110" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter,dma_write_master_Data_Write_Master_to_pcie_ip_txs_cmd_width_adapter,video_dma1_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter,video_dma2_read_avalon_dma_master_to_sdram_s1_cmd_width_adapter,sdram_s1_to_video_dma1_read_avalon_dma_master_rsp_width_adapter,sdram_s1_to_video_dma2_read_avalon_dma_master_rsp_width_adapter,pcie_ip_txs_to_dma_read_master_Data_Read_Master_rsp_width_adapter,pcie_ip_txs_to_dma_write_master_Data_Write_Master_rsp_width_adapter" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="video_dma_write_avalon_dma_control_slave_rsp_width_adapter,video_dma1_read_avalon_dma_control_slave_rsp_width_adapter,video_dma2_read_avalon_dma_control_slave_rsp_width_adapter,alt_vip_vfr_0_avalon_slave_rsp_width_adapter,video_dma_write_avalon_dma_control_slave_cmd_width_adapter,video_dma1_read_avalon_dma_control_slave_cmd_width_adapter,video_dma2_read_avalon_dma_control_slave_cmd_width_adapter,alt_vip_vfr_0_avalon_slave_cmd_width_adapter" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2"
     as="modular_sgdma_dispatcher_CSR_rsp_width_adapter,modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter,pcie_ip_cra_rsp_width_adapter,modular_sgdma_dispatcher_CSR_cmd_width_adapter,modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter,pcie_ip_cra_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 110 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>dma_read_master_Data_Read_Master_to_pcie_ip_txs_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=113,CHANNEL_WIDTH=6,DATA_WIDTH=113,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="17.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="113" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="6" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="crosser,crosser_001,crosser_002,crosser_003,crosser_004,crosser_005,crosser_006,crosser_007" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 102 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:17.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_0" as="avalon_st_adapter" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003" />
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2"
     as="avalon_st_adapter,avalon_st_adapter_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 98 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 2 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=66,inChannelWidth=0,inDataWidth=66,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=66,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:17.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="outDataWidth" value="66" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="inDataWidth" value="66" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0"
     as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 98 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 1 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1000,0010,0100,0001,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,2,3,END_ADDRESS=0x80,0x90,0xa0,0xb0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=133,PKT_DEST_ID_L=132,PKT_PROTECTION_H=137,PKT_PROTECTION_L=135,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:1000:0x0:0x80:both:1:0:0:1,1:0010:0x80:0x90:both:1:0:0:1,2:0100:0x90:0xa0:both:1:0:0:1,3:0001:0xa0:0xb0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x80,0x90,0xa0,ST_CHANNEL_W=4,ST_DATA_W=147,TYPE_OF_TRANSACTION=both,both,both,both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0,0x80,0x90,0xa0" />
  <parameter name="DEFAULT_CHANNEL" value="3" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:1000:0x0:0x80:both:1:0:0:1,1:0010:0x80:0x90:both:1:0:0:1,2:0100:0x90:0xa0:both:1:0:0:1,3:0001:0xa0:0xb0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="133" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="132" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1000,0010,0100,0001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="137" />
  <parameter name="END_ADDRESS" value="0x80,0x90,0xa0,0xb0" />
  <parameter name="PKT_PROTECTION_L" value="135" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 80 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=4,ST_DATA_W=111,TYPE_OF_TRANSACTION=both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_1_router_001">
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="96" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="router_001,router_002,router_003,router_004" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 79 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=4,ST_CHANNEL_W=4,ST_DATA_W=147,VALID_WIDTH=4"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_1" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 70 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=4,ST_DATA_W=147,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 69 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=4,ST_DATA_W=147,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_1"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 65 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=4,ST_DATA_W=147,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="4" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_1" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 61 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=100,001,010,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,END_ADDRESS=0x4000,0x2000020,0x2000030,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=133,PKT_DEST_ID_L=132,PKT_PROTECTION_H=137,PKT_PROTECTION_L=135,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:100:0x0:0x4000:both:1:0:0:1,0:001:0x2000000:0x2000020:both:1:0:0:1,1:010:0x2000020:0x2000030:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x2000000,0x2000020,ST_CHANNEL_W=3,ST_DATA_W=147,TYPE_OF_TRANSACTION=both,both,write"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_2:.:router"
   kind="altera_merlin_router"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_2_router">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0,0x2000000,0x2000020" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:100:0x0:0x4000:both:1:0:0:1,0:001:0x2000000:0x2000020:both:1:0:0:1,1:010:0x2000020:0x2000030:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="133" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="132" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="100,001,010" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="137" />
  <parameter name="END_ADDRESS" value="0x4000,0x2000020,0x2000030" />
  <parameter name="PKT_PROTECTION_L" value="135" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_2" as="router" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 28 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=97,PKT_DEST_ID_L=96,PKT_PROTECTION_H=101,PKT_PROTECTION_L=99,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=111,TYPE_OF_TRANSACTION=both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_2:.:router_001"
   kind="altera_merlin_router"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_2_router_001">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="97" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="96" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(110:108) response_status(107:106) cache(105:102) protection(101:99) thread_id(98) dest_id(97:96) src_id(95:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="111" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="101" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="99" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2"
     as="router_001,router_003" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 27 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=205,PKT_DEST_ID_L=204,PKT_PROTECTION_H=209,PKT_PROTECTION_L=207,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=219,TYPE_OF_TRANSACTION=both"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_2:.:router_002"
   kind="altera_merlin_router"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_2_router_002">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="205" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="204" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(218:216) response_status(215:214) cache(213:210) protection(209:207) thread_id(206) dest_id(205:204) src_id(203:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="219" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="209" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="207" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_2" as="router_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 26 starting:altera_merlin_router "submodules/de2i_150_qsys_mm_interconnect_2_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=147,VALID_WIDTH=3"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_2:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_2_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_2" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 20 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=3,ST_DATA_W=147,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_2:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_2_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2"
     as="cmd_mux,cmd_mux_001,cmd_mux_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 19 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=147,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_2:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_2_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2"
     as="rsp_demux,rsp_demux_001,rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 16 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=3,ST_DATA_W=147,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_2:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_2_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(146:144) response_status(143:142) cache(141:138) protection(137:135) thread_id(134) dest_id(133:132) src_id(131:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="147" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_mm_interconnect_2" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 13 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=130,inChannelWidth=0,inDataWidth=130,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=130,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:17.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_2:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="outDataWidth" value="130" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="inDataWidth" value="130" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2"
     as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 5 starting:altera_avalon_st_adapter "submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 0 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:17.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,outSymbolsPerBeat=3,outUseEmpty=false,outUseEmptyPort=NO"
   instancePathKey="de2i_150_qsys:.:avalon_st_adapter:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="17.1"
   name="de2i_150_qsys_avalon_st_adapter_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="NO" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="3" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="3" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_avalon_st_adapter"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 4 starting:data_format_adapter "submodules/de2i_150_qsys_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:17.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=3,outUseEmpty=false,outUseEmptyPort=YES"
   instancePathKey="de2i_150_qsys:.:avalon_st_adapter_001:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="17.1"
   name="de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="YES" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="3" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="3" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_avalon_st_adapter_001"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 3 starting:data_format_adapter "submodules/de2i_150_qsys_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:17.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 2 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:17.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_0:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 1 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:17.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="de2i_150_qsys:.:mm_interconnect_2:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="17.1"
   name="de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/TungLT/Desktop/FINAL_PROJECT/A1/PCIE_Display/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 0 starting:error_adapter "submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
