/* generated HAL source file - do not edit */
#include "hal_data.h"
#if (BSP_IRQ_DISABLED) != BSP_IRQ_DISABLED
#if !defined(SSP_SUPPRESS_ISR_g_timer1) && !defined(SSP_SUPPRESS_ISR_GPT1)
SSP_VECTOR_DEFINE_CHAN(gpt_counter_overflow_isr, GPT, COUNTER_OVERFLOW, 1);
#endif
#endif
static gpt_instance_ctrl_t g_timer1_ctrl;
static const timer_on_gpt_cfg_t g_timer1_extend = { .gtioca = {
		.output_enabled = true, .stop_level = GPT_PIN_LEVEL_LOW }, .gtiocb = {
		.output_enabled = true, .stop_level = GPT_PIN_LEVEL_LOW } };
static const timer_cfg_t g_timer1_cfg = { .mode = TIMER_MODE_PWM,
		.period = 1000, .unit = TIMER_UNIT_FREQUENCY_HZ, .duty_cycle = 50,
		.duty_cycle_unit = TIMER_PWM_UNIT_PERCENT, .channel = 1, .autostart =
				true, .p_callback = NULL, .p_context = &g_timer1, .p_extend =
				&g_timer1_extend, .irq_ipl = (BSP_IRQ_DISABLED), };
/* Instance structure to use this module. */
const timer_instance_t g_timer1 = { .p_ctrl = &g_timer1_ctrl, .p_cfg =
		&g_timer1_cfg, .p_api = &g_timer_on_gpt };
#if (BSP_IRQ_DISABLED) != BSP_IRQ_DISABLED
#if !defined(SSP_SUPPRESS_ISR_g_adc0) && !defined(SSP_SUPPRESS_ISR_ADC0)
SSP_VECTOR_DEFINE_CHAN(adc_scan_end_isr, ADC, SCAN_END, 0);
#endif
#endif
#if (BSP_IRQ_DISABLED) != BSP_IRQ_DISABLED
#if !defined(SSP_SUPPRESS_ISR_g_adc0) && !defined(SSP_SUPPRESS_ISR_ADC0)
SSP_VECTOR_DEFINE_CHAN(adc_scan_end_b_isr, ADC, SCAN_END_B, 0);
#endif
#endif
adc_instance_ctrl_t g_adc0_ctrl;
const adc_cfg_t g_adc0_cfg = { .unit = 0, .mode = ADC_MODE_CONTINUOUS_SCAN,
		.resolution = ADC_RESOLUTION_8_BIT, .alignment = ADC_ALIGNMENT_RIGHT,
		.add_average_count = ADC_ADD_OFF, .clearing = ADC_CLEAR_AFTER_READ_ON,
		.trigger = ADC_TRIGGER_SOFTWARE,
		.trigger_group_b = ADC_TRIGGER_SYNC_ELC, .p_callback = NULL,
		.p_context = &g_adc0, .scan_end_ipl = (BSP_IRQ_DISABLED),
		.scan_end_b_ipl = (BSP_IRQ_DISABLED), .calib_adc_skip = false, };
const adc_channel_cfg_t g_adc0_channel_cfg = { .scan_mask = (uint32_t)(
		((uint64_t) ADC_MASK_CHANNEL_0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | (0)),
/** Group B channel mask is right shifted by 32 at the end to form the proper mask */
.scan_mask_group_b = (uint32_t)(
		(((uint64_t) ADC_MASK_CHANNEL_0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | ((uint64_t) 0)
				| ((uint64_t) 0) | ((uint64_t) 0) | (0)) >> 32),
		.priority_group_a = ADC_GROUP_A_PRIORITY_OFF, .add_mask = (uint32_t)(
				(0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0)
						| (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0)
						| (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0)
						| (0)), .sample_hold_mask = (uint32_t)((0) | (0) | (0)),
		.sample_hold_states = 24, };
/* Instance structure to use this module. */
const adc_instance_t g_adc0 = { .p_ctrl = &g_adc0_ctrl, .p_cfg = &g_adc0_cfg,
		.p_channel_cfg = &g_adc0_channel_cfg, .p_api = &g_adc_on_adc };
#if (1) != BSP_IRQ_DISABLED
#if !defined(SSP_SUPPRESS_ISR_g_timer0) && !defined(SSP_SUPPRESS_ISR_GPT0)
SSP_VECTOR_DEFINE_CHAN(gpt_counter_overflow_isr, GPT, COUNTER_OVERFLOW, 0);
#endif
#endif
static gpt_instance_ctrl_t g_timer0_ctrl;
static const timer_on_gpt_cfg_t g_timer0_extend = { .gtioca = {
		.output_enabled = false, .stop_level = GPT_PIN_LEVEL_LOW }, .gtiocb = {
		.output_enabled = false, .stop_level = GPT_PIN_LEVEL_LOW } };
static const timer_cfg_t g_timer0_cfg = { .mode = TIMER_MODE_PERIODIC, .period =
		10, .unit = TIMER_UNIT_PERIOD_MSEC, .duty_cycle = 50, .duty_cycle_unit =
		TIMER_PWM_UNIT_PERCENT, .channel = 0, .autostart = true, .p_callback =
		NULL, .p_context = &g_timer0, .p_extend = &g_timer0_extend, .irq_ipl =
		(1), };
/* Instance structure to use this module. */
const timer_instance_t g_timer0 = { .p_ctrl = &g_timer0_ctrl, .p_cfg =
		&g_timer0_cfg, .p_api = &g_timer_on_gpt };
void g_hal_init(void) {
	g_common_init();
}
