{
  "module_name": "soc15.h",
  "hash_id": "d85ed5af7cfddb49d83fa079d10cf10977b31cafc6cd1a7f51a85658dc9b23e1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/soc15.h",
  "human_readable_source": " \n\n#ifndef __SOC15_H__\n#define __SOC15_H__\n\n#include \"nbio_v6_1.h\"\n#include \"nbio_v7_0.h\"\n#include \"nbio_v7_4.h\"\n\nextern const struct amdgpu_ip_block_version vega10_common_ip_block;\n\n#define SOC15_FLUSH_GPU_TLB_NUM_WREG\t\t6\n#define SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT\t3\n\nstruct soc15_reg_golden {\n\tu32\thwip;\n\tu32\tinstance;\n\tu32\tsegment;\n\tu32\treg;\n\tu32\tand_mask;\n\tu32\tor_mask;\n};\n\nstruct soc15_reg_rlcg {\n\tu32\thwip;\n\tu32\tinstance;\n\tu32\tsegment;\n\tu32\treg;\n};\n\nstruct soc15_reg {\n\tuint32_t hwip;\n\tuint32_t inst;\n\tuint32_t seg;\n\tuint32_t reg_offset;\n};\n\nstruct soc15_reg_entry {\n\tuint32_t hwip;\n\tuint32_t inst;\n\tuint32_t seg;\n\tuint32_t reg_offset;\n\tuint32_t reg_value;\n\tuint32_t se_num;\n\tuint32_t instance;\n};\n\nstruct soc15_allowed_register_entry {\n\tuint32_t hwip;\n\tuint32_t inst;\n\tuint32_t seg;\n\tuint32_t reg_offset;\n\tbool grbm_indexed;\n};\n\nstruct soc15_ras_field_entry {\n\tconst char *name;\n\tuint32_t hwip;\n\tuint32_t inst;\n\tuint32_t seg;\n\tuint32_t reg_offset;\n\tuint32_t sec_count_mask;\n\tuint32_t sec_count_shift;\n\tuint32_t ded_count_mask;\n\tuint32_t ded_count_shift;\n};\n\n#define SOC15_REG_ENTRY(ip, inst, reg)\tip##_HWIP, inst, reg##_BASE_IDX, reg\n\n#define SOC15_REG_ENTRY_OFFSET(entry)\t(adev->reg_offset[entry.hwip][entry.inst][entry.seg] + entry.reg_offset)\n\n#define SOC15_REG_GOLDEN_VALUE(ip, inst, reg, and_mask, or_mask) \\\n\t{ ip##_HWIP, inst, reg##_BASE_IDX, reg, and_mask, or_mask }\n\n#define SOC15_REG_FIELD(reg, field) reg##__##field##_MASK, reg##__##field##__SHIFT\n\n#define SOC15_REG_FIELD_VAL(val, mask, shift)\t(((val) & mask) >> shift)\n\n#define SOC15_RAS_REG_FIELD_VAL(val, entry, field) SOC15_REG_FIELD_VAL((val), (entry).field##_count_mask, (entry).field##_count_shift)\n\nvoid soc15_grbm_select(struct amdgpu_device *adev,\n\t\t    u32 me, u32 pipe, u32 queue, u32 vmid, int xcc_id);\nvoid soc15_set_virt_ops(struct amdgpu_device *adev);\n\nvoid soc15_program_register_sequence(struct amdgpu_device *adev,\n\t\t\t\t\t     const struct soc15_reg_golden *registers,\n\t\t\t\t\t     const u32 array_size);\n\nint vega10_reg_base_init(struct amdgpu_device *adev);\nint vega20_reg_base_init(struct amdgpu_device *adev);\nint arct_reg_base_init(struct amdgpu_device *adev);\nint aldebaran_reg_base_init(struct amdgpu_device *adev);\nvoid aqua_vanjaram_ip_map_init(struct amdgpu_device *adev);\nu64 aqua_vanjaram_encode_ext_smn_addressing(int ext_id);\nint aqua_vanjaram_init_soc_config(struct amdgpu_device *adev);\n\nvoid vega10_doorbell_index_init(struct amdgpu_device *adev);\nvoid vega20_doorbell_index_init(struct amdgpu_device *adev);\nvoid aqua_vanjaram_doorbell_index_init(struct amdgpu_device *adev);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}