 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 19 01:44:30 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          763
Number of nets:                          2674
Number of cells:                         1880
Number of combinational cells:           1476
Number of sequential cells:               365
Number of macros/black boxes:               0
Number of buf/inv:                        375
Number of references:                      18

Combinational area:              15173.546671
Buf/Inv area:                     2023.924022
Noncombinational area:            9195.910418
Macro/Black Box area:                0.000000
Net Interconnect area:          696783.449005

Total cell area:                 24369.457089
Total area:                     721152.906094

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------------------------------
SYS_TOP                           24369.4571    100.0     35.3010     0.0000  0.0000  SYS_TOP
U0_ALU                             6994.3048     28.7   1292.0166   440.0858  0.0000  ALU
U0_ALU/add_34                       231.8099      1.0    231.8099     0.0000  0.0000  ALU_DW01_add_0
U0_ALU/div_37                      2615.8041     10.7   2615.8041     0.0000  0.0000  ALU_DW_div_uns_0
U0_ALU/mult_36                     2151.0076      8.8   1908.6074     0.0000  0.0000  ALU_DW02_mult_0
U0_ALU/mult_36/FS_1                 242.4002      1.0    242.4002     0.0000  0.0000  ALU_DW01_add_1
U0_ALU/sub_35                       263.5808      1.1    263.5808     0.0000  0.0000  ALU_DW01_sub_0
U0_CLKDIV_MUX                       162.3846      0.7    162.3846     0.0000  0.0000  CLKDIV_MUX
U0_CLK_GATE                          40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
U0_ClkDiv                           795.4492      3.3    469.5033   234.1633  0.0000  ClkDiv_RATIO_WD8_0
U0_ClkDiv/add_49                     91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_RATIO_WD8_0_DW01_inc_0
U0_FIFO                            4237.2967     17.4     20.0039     0.0000  0.0000  fifo_top_data_width8_FIFO_DEPTH8_pointer_width4
U0_FIFO/u0_FIFO_MEMORY             3005.2918     12.3   1348.4982  1656.7936  0.0000  fifo_mem_DATA8_DEPTH8_pointer_width4
U0_FIFO/u0_FIFO_RD                  398.9013      1.6    176.5050   222.3963  0.0000  fifo_rd_pointer_width4
U0_FIFO/u0_FIFO_WR                  382.4275      1.6    168.2681   214.1594  0.0000  fifo_wr_pointer_width4
U0_FIFO/u_r2w_sync                  215.3361      0.9      8.2369   207.0992  0.0000  BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1
U0_FIFO/u_w2r_sync                  215.3361      0.9      8.2369   207.0992  0.0000  BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0
U0_PULSE_GEN                         57.6583      0.2      5.8835    51.7748  0.0000  PULSE_GEN_1
U0_RST_SYNC                          77.6622      0.3      0.0000    77.6622  0.0000  RST_SYNC_stages2_0
U0_RegFile                         6627.1744     27.2   2985.2880  3641.8865  0.0000  REG_FILE
U0_SYS_CTRL                         950.7736      3.9    721.3171   229.4565  0.0000  sys_ctrl
U0_UART                            3072.3637     12.6      7.0602     0.0000  0.0000  UART
U0_UART/u0_UART_RX                 2120.4134      8.7     17.6505     0.0000  0.0000  UART_RX_DATAWIDTH8
U0_UART/u0_UART_RX/U0_fsm           374.1906      1.5    282.4080    91.7826  0.0000  RX_FSM
U0_UART/u0_UART_RX/U1_parity_check
                                    141.2040      0.6    110.6098    30.5942  0.0000  RX_parity_check_data_width8
U0_UART/u0_UART_RX/U2_str_check      42.3612      0.2     11.7670    30.5942  0.0000  RX_str_check
U0_UART/u0_UART_RX/U3_stp_chk        37.6544      0.2     11.7670    25.8874  0.0000  RX_stp_chk
U0_UART/u0_UART_RX/U4_deserializer
                                    384.7809      1.6    171.7982   212.9827  0.0000  RX_deserializer_data_width8
U0_UART/u0_UART_RX/U5_edge_bit_cnt
                                    646.0083      2.7    340.0663   305.9420  0.0000  RX_edge_bit_cnt
U0_UART/u0_UART_RX/U6_data_sampling
                                    476.5635      2.0    371.8372   104.7263  0.0000  RX_data_sampling
U0_UART/u0_UART_TX                  944.8901      3.9     17.6505     0.0000  0.0000  UART_TX_DATAWIDTH8
U0_UART/u0_UART_TX/u0_fsm           169.4448      0.7     82.3690    87.0758  0.0000  TX_fsm_datawidth8
U0_UART/u0_UART_TX/u0_mux            70.6020      0.3     44.7146    25.8874  0.0000  TX_mux
U0_UART/u0_UART_TX/u0_parity        112.9632      0.5     87.0758    25.8874  0.0000  TX_parity_datawidth8
U0_UART/u0_UART_TX/u0_serializer    574.2296      2.4    192.9788   381.2508  0.0000  TX_serializer_datawidth8
U0_ref_sync                         388.3110      1.6    101.1962   287.1148  0.0000  DATA_SYNC_BUS_WIDTH8_NUM_STAGES2
U1_ClkDiv                           795.4492      3.3    469.5033   234.1633  0.0000  ClkDiv_RATIO_WD8_1
U1_ClkDiv/add_49                     91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_RATIO_WD8_1_DW01_inc_0
U1_RST_SYNC                          77.6622      0.3      0.0000    77.6622  0.0000  RST_SYNC_stages2_1
U1_WrInc_PULSE_GEN                   57.6583      0.2      5.8835    51.7748  0.0000  PULSE_GEN_0
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------------------------------
Total                                                  15173.5467  9195.9104  0.0000

1
