// Seed: 3726104658
module module_0 ();
endmodule
module module_1 #(
    parameter id_0 = 32'd41
) (
    output tri _id_0
);
  wire id_2;
  ;
  module_0 modCall_1 ();
  logic [{  -1  ,  1  ,  -1  ,  -1  *  id_0  } : -1] id_3;
  ;
endmodule
module module_2 #(
    parameter id_3 = 32'd66
) (
    id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  logic [id_3  &&  1 : id_3] id_5 = 1;
  logic [id_3 : -1] id_6;
  ;
  module_0 modCall_1 ();
  id_7 :
  assert property (@(id_5) -1)
  else;
endmodule
