{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723622563856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723622563857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:02:43 2024 " "Processing started: Wed Aug 14 11:02:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723622563857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723622563857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=off --write_settings_files=off alarm -c alarm " "Command: quartus_map --read_settings_files=off --write_settings_files=off alarm -c alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723622563857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723622564182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723622564182 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alarm.v(37) " "Verilog HDL information at alarm.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "alarm.v" "" { Text "C:/progs/fpga/alarm/dse/dse1/dse1_base/alarm.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1723622572103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "C:/progs/fpga/alarm/dse/dse1/dse1_base/alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723622572104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723622572104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm " "Elaborating entity \"alarm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723622572140 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzz alarm.v(5) " "Output port \"buzz\" at alarm.v(5) has no driver" {  } { { "alarm.v" "" { Text "C:/progs/fpga/alarm/dse/dse1/dse1_base/alarm.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1723622572142 "|alarm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buzz GND " "Pin \"buzz\" is stuck at GND" {  } { { "alarm.v" "" { Text "C:/progs/fpga/alarm/dse/dse1/dse1_base/alarm.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723622572599 "|alarm|buzz"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] VCC " "Pin \"seg\[0\]\" is stuck at VCC" {  } { { "alarm.v" "" { Text "C:/progs/fpga/alarm/dse/dse1/dse1_base/alarm.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723622572599 "|alarm|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] VCC " "Pin \"dig\[0\]\" is stuck at VCC" {  } { { "alarm.v" "" { Text "C:/progs/fpga/alarm/dse/dse1/dse1_base/alarm.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723622572599 "|alarm|dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] VCC " "Pin \"dig\[1\]\" is stuck at VCC" {  } { { "alarm.v" "" { Text "C:/progs/fpga/alarm/dse/dse1/dse1_base/alarm.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723622572599 "|alarm|dig[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723622572599 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723622572649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/progs/fpga/alarm/dse/dse1/dse1_base/output_files/alarm.map.smsg " "Generated suppressed messages file C:/progs/fpga/alarm/dse/dse1/dse1_base/output_files/alarm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723622572926 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.map.json_files/ " "Generated JSON formatted report files in C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.map.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723622572938 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.flow.json_files/ " "Generated JSON formatted report files in C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.flow.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723622572949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723622573191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723622573191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723622573350 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723622573350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "146 " "Implemented 146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723622573350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723622573350 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.map.json_files/ " "Generated JSON formatted report files in C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.map.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723622573363 ""}
{ "Info" "IRDB_WROTE_JSON_REPORTS" "C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.flow.json_files/ " "Generated JSON formatted report files in C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.flow.json_files/" {  } {  } 0 14661 "Generated JSON formatted report files in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723622573369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723622573375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 11:02:53 2024 " "Processing ended: Wed Aug 14 11:02:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723622573375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723622573375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723622573375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723622573375 ""}
