Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 16:30:20 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_int_div6_timing_summary_routed.rpt -pb operator_int_div6_timing_summary_routed.pb -rpx operator_int_div6_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_int_div6
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.311        0.000                      0                  127        0.156        0.000                      0                  127        0.850        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.311        0.000                      0                  127        0.156        0.000                      0                  127        0.850        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_72/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.428ns (19.861%)  route 1.727ns (80.139%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.672     0.672    ap_clk
    SLICE_X21Y48         FDRE                                         r  ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[5]/Q
                         net (fo=8, routed)           0.742     1.683    grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/ap_CS_fsm_reg[15][2]
    SLICE_X19Y46         LUT5 (Prop_lut5_I3_O)        0.053     1.736 r  grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_12/O
                         net (fo=1, routed)           0.411     2.146    grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_12_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I4_O)        0.053     2.199 r  grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=4, routed)           0.575     2.774    grp_lut_div3_chunk_fu_72/r0_U/lut_div3_chunk_r0_rom_U/sel[1]
    SLICE_X19Y46         LUT6 (Prop_lut6_I1_O)        0.053     2.827 r  grp_lut_div3_chunk_fu_72/r0_U/lut_div3_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     2.827    grp_lut_div3_chunk_fu_72/r0_U/lut_div3_chunk_r0_rom_U/p_0_out
    SLICE_X19Y46         FDRE                                         r  grp_lut_div3_chunk_fu_72/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=90, unset)           0.638     3.138    grp_lut_div3_chunk_fu_72/r0_U/lut_div3_chunk_r0_rom_U/ap_clk
    SLICE_X19Y46         FDRE                                         r  grp_lut_div3_chunk_fu_72/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div3_chunk_fu_72/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_72/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.428ns (19.879%)  route 1.725ns (80.121%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.672     0.672    ap_clk
    SLICE_X21Y48         FDRE                                         r  ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[5]/Q
                         net (fo=8, routed)           0.742     1.683    grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/ap_CS_fsm_reg[15][2]
    SLICE_X19Y46         LUT5 (Prop_lut5_I3_O)        0.053     1.736 r  grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_12/O
                         net (fo=1, routed)           0.411     2.146    grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_12_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I4_O)        0.053     2.199 r  grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=4, routed)           0.573     2.772    grp_lut_div3_chunk_fu_72/r1_U/lut_div3_chunk_r1_rom_U/sel[1]
    SLICE_X19Y46         LUT6 (Prop_lut6_I1_O)        0.053     2.825 r  grp_lut_div3_chunk_fu_72/r1_U/lut_div3_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     2.825    grp_lut_div3_chunk_fu_72/r1_U/lut_div3_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X19Y46         FDRE                                         r  grp_lut_div3_chunk_fu_72/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=90, unset)           0.638     3.138    grp_lut_div3_chunk_fu_72/r1_U/lut_div3_chunk_r1_rom_U/ap_clk
    SLICE_X19Y46         FDRE                                         r  grp_lut_div3_chunk_fu_72/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div3_chunk_fu_72/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.428ns (19.929%)  route 1.720ns (80.071%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.672     0.672    ap_clk
    SLICE_X21Y48         FDRE                                         r  ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[5]/Q
                         net (fo=8, routed)           0.742     1.683    grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/ap_CS_fsm_reg[15][2]
    SLICE_X19Y46         LUT5 (Prop_lut5_I3_O)        0.053     1.736 r  grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_12/O
                         net (fo=1, routed)           0.411     2.146    grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_12_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I4_O)        0.053     2.199 r  grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=4, routed)           0.567     2.767    grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]_0[0]
    SLICE_X17Y45         LUT5 (Prop_lut5_I0_O)        0.053     2.820 r  grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     2.820    grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/g0_b0__2_n_0
    SLICE_X17Y45         FDRE                                         r  grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=90, unset)           0.638     3.138    grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/ap_clk
    SLICE_X17Y45         FDRE                                         r  grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_72/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.467ns (22.323%)  route 1.625ns (77.677%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.672     0.672    ap_clk
    SLICE_X20Y46         FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[3]/Q
                         net (fo=10, routed)          0.619     1.599    grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/ap_CS_fsm_reg[15][1]
    SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.053     1.652 r  grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_15/O
                         net (fo=1, routed)           0.425     2.076    grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_15_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.053     2.129 r  grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=5, routed)           0.582     2.711    grp_lut_div3_chunk_fu_72/q0_U/lut_div3_chunk_q0_rom_U/ap_CS_fsm_reg[15]_0[1]
    SLICE_X19Y46         LUT6 (Prop_lut6_I2_O)        0.053     2.764 r  grp_lut_div3_chunk_fu_72/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     2.764    grp_lut_div3_chunk_fu_72/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1_n_0
    SLICE_X19Y46         FDRE                                         r  grp_lut_div3_chunk_fu_72/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=90, unset)           0.638     3.138    grp_lut_div3_chunk_fu_72/q0_U/lut_div3_chunk_q0_rom_U/ap_clk
    SLICE_X19Y46         FDRE                                         r  grp_lut_div3_chunk_fu_72/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div3_chunk_fu_72/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_reg_255_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.361ns (21.289%)  route 1.335ns (78.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.672     0.672    grp_lut_div3_chunk_fu_72/ap_clk
    SLICE_X20Y50         FDRE                                         r  grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[1]/Q
                         net (fo=43, routed)          0.864     1.844    grp_lut_div3_chunk_fu_72/grp_lut_div3_chunk_fu_72_ap_ready
    SLICE_X22Y47         LUT4 (Prop_lut4_I2_O)        0.053     1.897 r  grp_lut_div3_chunk_fu_72/q_chunk_V_reg_255[3]_i_1/O
                         net (fo=4, routed)           0.471     2.368    ap_NS_fsm14_out
    SLICE_X23Y47         FDRE                                         r  q_chunk_V_reg_255_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=90, unset)           0.638     3.138    ap_clk
    SLICE_X23Y47         FDRE                                         r  q_chunk_V_reg_255_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y47         FDRE (Setup_fdre_C_CE)      -0.244     2.859    q_chunk_V_reg_255_reg[0]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_reg_255_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.361ns (21.289%)  route 1.335ns (78.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.672     0.672    grp_lut_div3_chunk_fu_72/ap_clk
    SLICE_X20Y50         FDRE                                         r  grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[1]/Q
                         net (fo=43, routed)          0.864     1.844    grp_lut_div3_chunk_fu_72/grp_lut_div3_chunk_fu_72_ap_ready
    SLICE_X22Y47         LUT4 (Prop_lut4_I2_O)        0.053     1.897 r  grp_lut_div3_chunk_fu_72/q_chunk_V_reg_255[3]_i_1/O
                         net (fo=4, routed)           0.471     2.368    ap_NS_fsm14_out
    SLICE_X23Y47         FDRE                                         r  q_chunk_V_reg_255_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=90, unset)           0.638     3.138    ap_clk
    SLICE_X23Y47         FDRE                                         r  q_chunk_V_reg_255_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y47         FDRE (Setup_fdre_C_CE)      -0.244     2.859    q_chunk_V_reg_255_reg[1]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_reg_255_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.361ns (21.289%)  route 1.335ns (78.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.672     0.672    grp_lut_div3_chunk_fu_72/ap_clk
    SLICE_X20Y50         FDRE                                         r  grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[1]/Q
                         net (fo=43, routed)          0.864     1.844    grp_lut_div3_chunk_fu_72/grp_lut_div3_chunk_fu_72_ap_ready
    SLICE_X22Y47         LUT4 (Prop_lut4_I2_O)        0.053     1.897 r  grp_lut_div3_chunk_fu_72/q_chunk_V_reg_255[3]_i_1/O
                         net (fo=4, routed)           0.471     2.368    ap_NS_fsm14_out
    SLICE_X23Y47         FDRE                                         r  q_chunk_V_reg_255_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=90, unset)           0.638     3.138    ap_clk
    SLICE_X23Y47         FDRE                                         r  q_chunk_V_reg_255_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y47         FDRE (Setup_fdre_C_CE)      -0.244     2.859    q_chunk_V_reg_255_reg[2]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_reg_255_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.361ns (21.289%)  route 1.335ns (78.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.672     0.672    grp_lut_div3_chunk_fu_72/ap_clk
    SLICE_X20Y50         FDRE                                         r  grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[1]/Q
                         net (fo=43, routed)          0.864     1.844    grp_lut_div3_chunk_fu_72/grp_lut_div3_chunk_fu_72_ap_ready
    SLICE_X22Y47         LUT4 (Prop_lut4_I2_O)        0.053     1.897 r  grp_lut_div3_chunk_fu_72/q_chunk_V_reg_255[3]_i_1/O
                         net (fo=4, routed)           0.471     2.368    ap_NS_fsm14_out
    SLICE_X23Y47         FDRE                                         r  q_chunk_V_reg_255_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=90, unset)           0.638     3.138    ap_clk
    SLICE_X23Y47         FDRE                                         r  q_chunk_V_reg_255_reg[3]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y47         FDRE (Setup_fdre_C_CE)      -0.244     2.859    q_chunk_V_reg_255_reg[3]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.368    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 d_chunk_V_3_reg_225_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.428ns (21.370%)  route 1.575ns (78.630%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.672     0.672    ap_clk
    SLICE_X19Y48         FDRE                                         r  d_chunk_V_3_reg_225_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  d_chunk_V_3_reg_225_reg[3]/Q
                         net (fo=1, routed)           0.543     1.484    grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/d_chunk_V_3_reg_225_reg[3][0]
    SLICE_X17Y48         LUT6 (Prop_lut6_I1_O)        0.053     1.537 r  grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.556     2.093    grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_17_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.053     2.146 r  grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.476     2.622    grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/ap_CS_fsm_reg[15]_0[0]
    SLICE_X18Y46         LUT4 (Prop_lut4_I1_O)        0.053     2.675 r  grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     2.675    grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/g0_b0__3_n_0
    SLICE_X18Y46         FDRE                                         r  grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=90, unset)           0.638     3.138    grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/ap_clk
    SLICE_X18Y46         FDRE                                         r  grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y46         FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 d_chunk_V_3_reg_225_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.428ns (21.510%)  route 1.562ns (78.490%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.672     0.672    ap_clk
    SLICE_X19Y48         FDRE                                         r  d_chunk_V_3_reg_225_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  d_chunk_V_3_reg_225_reg[3]/Q
                         net (fo=1, routed)           0.543     1.484    grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/d_chunk_V_3_reg_225_reg[3][0]
    SLICE_X17Y48         LUT6 (Prop_lut6_I1_O)        0.053     1.537 r  grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.556     2.093    grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_17_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.053     2.146 r  grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.463     2.609    grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]_0[0]
    SLICE_X18Y46         LUT3 (Prop_lut3_I0_O)        0.053     2.662 r  grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     2.662    grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/g0_b0__4_n_0
    SLICE_X18Y46         FDRE                                         r  grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=90, unset)           0.638     3.138    grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/ap_clk
    SLICE_X18Y46         FDRE                                         r  grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y46         FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                  0.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.516%)  route 0.112ns (43.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.283     0.283    ap_clk
    SLICE_X20Y49         FDRE                                         r  ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[12]/Q
                         net (fo=2, routed)           0.112     0.514    grp_lut_div3_chunk_fu_72/Q[12]
    SLICE_X20Y48         LUT5 (Prop_lut5_I0_O)        0.028     0.542 r  grp_lut_div3_chunk_fu_72/ap_CS_fsm[13]_i_1/O
                         net (fo=1, routed)           0.000     0.542    ap_NS_fsm[13]
    SLICE_X20Y48         FDRE                                         r  ap_CS_fsm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.298     0.298    ap_clk
    SLICE_X20Y48         FDRE                                         r  ap_CS_fsm_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y48         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.739%)  route 0.135ns (51.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.283     0.283    grp_lut_div3_chunk_fu_72/ap_clk
    SLICE_X21Y50         FDSE                                         r  grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDSE (Prop_fdse_C_Q)         0.100     0.383 r  grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[0]/Q
                         net (fo=29, routed)          0.135     0.518    grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y50         LUT4 (Prop_lut4_I3_O)        0.028     0.546 r  grp_lut_div3_chunk_fu_72/ap_CS_fsm[10]_i_1/O
                         net (fo=1, routed)           0.000     0.546    ap_NS_fsm[10]
    SLICE_X20Y50         FDRE                                         r  ap_CS_fsm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.298     0.298    ap_clk
    SLICE_X20Y50         FDRE                                         r  ap_CS_fsm_reg[10]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.370%)  route 0.137ns (51.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.283     0.283    grp_lut_div3_chunk_fu_72/ap_clk
    SLICE_X21Y50         FDSE                                         r  grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDSE (Prop_fdse_C_Q)         0.100     0.383 r  grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg[0]/Q
                         net (fo=29, routed)          0.137     0.520    grp_lut_div3_chunk_fu_72/ap_CS_fsm_reg_n_0_[0]
    SLICE_X20Y50         LUT4 (Prop_lut4_I3_O)        0.028     0.548 r  grp_lut_div3_chunk_fu_72/ap_CS_fsm[8]_i_1/O
                         net (fo=1, routed)           0.000     0.548    ap_NS_fsm[8]
    SLICE_X20Y50         FDRE                                         r  ap_CS_fsm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.298     0.298    ap_clk
    SLICE_X20Y50         FDRE                                         r  ap_CS_fsm_reg[8]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 grp_lut_div3_chunk_fu_72/ap_return_0_preg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_reg_250_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.146ns (52.296%)  route 0.133ns (47.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.283     0.283    grp_lut_div3_chunk_fu_72/ap_clk
    SLICE_X22Y45         FDRE                                         r  grp_lut_div3_chunk_fu_72/ap_return_0_preg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  grp_lut_div3_chunk_fu_72/ap_return_0_preg_reg[1]/Q
                         net (fo=2, routed)           0.133     0.534    grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/ap_return_0_preg[0]
    SLICE_X22Y46         LUT6 (Prop_lut6_I2_O)        0.028     0.562 r  grp_lut_div3_chunk_fu_72/q1_U/lut_div3_chunk_q1_rom_U/tmp_reg_250[1]_i_1/O
                         net (fo=1, routed)           0.000     0.562    grp_lut_div3_chunk_fu_72_n_1
    SLICE_X22Y46         FDRE                                         r  tmp_reg_250_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.298     0.298    ap_clk
    SLICE_X22Y46         FDRE                                         r  tmp_reg_250_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.087     0.385    tmp_reg_250_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tmp_reg_250_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_reg_250_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.283     0.283    ap_clk
    SLICE_X23Y46         FDRE                                         r  tmp_reg_250_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_reg_250_reg[0]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div3_chunk_fu_72/q0_U/lut_div3_chunk_q0_rom_U/ap_return[0]
    SLICE_X23Y46         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div3_chunk_fu_72/q0_U/lut_div3_chunk_q0_rom_U/tmp_reg_250[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div3_chunk_fu_72_n_2
    SLICE_X23Y46         FDRE                                         r  tmp_reg_250_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.298     0.298    ap_clk
    SLICE_X23Y46         FDRE                                         r  tmp_reg_250_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.060     0.358    tmp_reg_250_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tmp_reg_250_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_reg_250_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.283     0.283    ap_clk
    SLICE_X21Y47         FDRE                                         r  tmp_reg_250_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_reg_250_reg[2]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/ap_return[0]
    SLICE_X21Y47         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div3_chunk_fu_72/q2_U/lut_div3_chunk_q2_rom_U/tmp_reg_250[2]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div3_chunk_fu_72_n_0
    SLICE_X21Y47         FDRE                                         r  tmp_reg_250_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.298     0.298    ap_clk
    SLICE_X21Y47         FDRE                                         r  tmp_reg_250_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.060     0.358    tmp_reg_250_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 reg_99_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_99_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.650%)  route 0.148ns (50.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.283     0.283    ap_clk
    SLICE_X22Y46         FDRE                                         r  reg_99_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  reg_99_reg[1]/Q
                         net (fo=2, routed)           0.148     0.549    grp_lut_div3_chunk_fu_72/r1_U/lut_div3_chunk_r1_rom_U/reg_99[0]
    SLICE_X22Y46         LUT6 (Prop_lut6_I5_O)        0.028     0.577 r  grp_lut_div3_chunk_fu_72/r1_U/lut_div3_chunk_r1_rom_U/reg_99[1]_i_1/O
                         net (fo=1, routed)           0.000     0.577    grp_lut_div3_chunk_fu_72_n_3
    SLICE_X22Y46         FDRE                                         r  reg_99_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.298     0.298    ap_clk
    SLICE_X22Y46         FDRE                                         r  reg_99_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.087     0.385    reg_99_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.283     0.283    ap_clk
    SLICE_X20Y46         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDSE (Prop_fdse_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.151     0.552    grp_lut_div3_chunk_fu_72/Q[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.028     0.580 r  grp_lut_div3_chunk_fu_72/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.580    ap_NS_fsm[0]
    SLICE_X20Y46         FDSE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.298     0.298    ap_clk
    SLICE_X20Y46         FDSE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y46         FDSE (Hold_fdse_C_D)         0.087     0.385    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.271%)  route 0.143ns (52.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.283     0.283    ap_clk
    SLICE_X21Y48         FDRE                                         r  ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[14]/Q
                         net (fo=2, routed)           0.143     0.526    grp_lut_div3_chunk_fu_72/Q[14]
    SLICE_X21Y48         LUT5 (Prop_lut5_I0_O)        0.028     0.554 r  grp_lut_div3_chunk_fu_72/ap_CS_fsm[15]_i_1/O
                         net (fo=1, routed)           0.000     0.554    ap_NS_fsm[15]
    SLICE_X21Y48         FDRE                                         r  ap_CS_fsm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.298     0.298    ap_clk
    SLICE_X21Y48         FDRE                                         r  ap_CS_fsm_reg[15]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.060     0.358    ap_CS_fsm_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.754%)  route 0.179ns (58.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.283     0.283    ap_clk
    SLICE_X21Y48         FDRE                                         r  ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[5]/Q
                         net (fo=8, routed)           0.179     0.562    grp_lut_div3_chunk_fu_72/Q[5]
    SLICE_X20Y48         LUT4 (Prop_lut4_I0_O)        0.028     0.590 r  grp_lut_div3_chunk_fu_72/ap_CS_fsm[6]_i_1/O
                         net (fo=1, routed)           0.000     0.590    ap_NS_fsm[6]
    SLICE_X20Y48         FDRE                                         r  ap_CS_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=90, unset)           0.298     0.298    ap_clk
    SLICE_X20Y48         FDRE                                         r  ap_CS_fsm_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y48         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X20Y47  d_chunk_V_2_reg_220_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X20Y47  d_chunk_V_2_reg_220_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X16Y48  d_chunk_V_4_reg_230_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y47  d_chunk_V_5_reg_235_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y48  d_chunk_V_6_reg_240_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y48  d_chunk_V_6_reg_240_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X20Y47  d_chunk_V_7_reg_245_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X19Y47  d_chunk_V_7_reg_245_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y48  d_chunk_V_7_reg_245_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y48  d_chunk_V_7_reg_245_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X20Y47  d_chunk_V_2_reg_220_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X20Y47  d_chunk_V_2_reg_220_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y48  d_chunk_V_4_reg_230_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y47  d_chunk_V_5_reg_235_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y48  d_chunk_V_6_reg_240_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y48  d_chunk_V_6_reg_240_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X20Y47  d_chunk_V_7_reg_245_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X19Y47  d_chunk_V_7_reg_245_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y48  d_chunk_V_7_reg_245_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y48  d_chunk_V_7_reg_245_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X20Y46  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y50  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X15Y47  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y49  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y48  ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y48  ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y48  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X22Y48  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X22Y48  ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y46  ap_CS_fsm_reg[3]/C



