// Seed: 1670558415
module module_0 (
    input tri0  id_0
    , id_6,
    input tri   id_1,
    input uwire id_2,
    input tri0  id_3,
    input wire  id_4
);
  assign id_6 = id_2;
  always @(id_1 or negedge ~(-1)) begin : LABEL_0
    id_6 = 1;
  end
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input wor id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wire id_7,
    input wire id_8,
    input tri1 id_9,
    input tri1 id_10,
    output supply0 id_11,
    input tri1 id_12,
    input wor id_13,
    output supply0 id_14,
    output tri0 id_15,
    output supply0 id_16,
    output wor id_17
);
  logic [-1 'b0 : 1] id_19;
  ;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_5,
      id_0
  );
  assign modCall_1.id_6 = 0;
endmodule
