;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, @60
	SUB #12, @0
	SUB <12, @-100
	SUB 12, @10
	JMN -1, @-20
	SUB 12, @10
	SUB #12, @200
	SUB 12, @10
	SPL 200, -40
	JMP @12, #200
	JMP @12, #200
	JMP 0, #2
	SUB @12, @50
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB 300, 90
	JMP @300, 90
	SUB #12, @0
	SUB 380, 90
	JMZ 0, 906
	JMN @71, #300
	SUB 300, 90
	JMP 12, #50
	SUB #12, @100
	SPL 600, -40
	SUB #12, @100
	SPL 600, -40
	SUB #12, @100
	SPL 0, -40
	SUB #12, @100
	SPL 0, -40
	JMP 12, #10
	MOV 0, 406
	SPL <12, #60
	SUB 12, @10
	SPL -12, #10
	SUB 12, @10
	JMN 20, <12
	ADD 3, 20
	SPL 0, <402
	SUB 300, 90
	CMP -207, <-120
	SPL 0, <402
	SPL 0, <402
	ADD #270, <1
