# README
This is the third project of CSC 3050, Computer Architecture in LGU. A 5-stage pipelined CPU in verilog is implemented in this project. 
# Project introduction and structure
The project is constructed based on different modules.
# How to compile and run the testbench

# Dealing with hazard and forwarding
