# Tiny Tapeout project information
project:
  title:        "CORDIC Vetorial com Wrapper"      # Project title
  author:       "Leonardo Guimar√£es Braga"      # Your name
  discord:      ""    # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Calculates magnitude (|x,y|) and phase (atan2) with vector CORDIC; I/O via wrapper with byte-by-byte handshake."  # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     100000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "6x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_cordic_wrapper"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_cordic_wrapper.v"
    - "cordic_vec.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "DATA_IN0"
  ui[1]: "DATA_IN1"
  ui[2]: "DATA_IN2"
  ui[3]: "DATA_IN3"
  ui[4]: "DATA_IN4"
  ui[5]: "DATA_IN5"
  ui[6]: "DATA_IN6"
  ui[7]: "DATA_IN7"

  # Outputs
  uo[0]: "DATA_OUT0"
  uo[1]: "DATA_OUT1"
  uo[2]: "DATA_OUT2"
  uo[3]: "DATA_OUT3"
  uo[4]: "DATA_OUT4"
  uo[5]: "DATA_OUT5"
  uo[6]: "DATA_OUT6"
  uo[7]: "DATA_OUT7"

  # Bidirectional pins
  uio[0]: "IN_VALID"
  uio[1]: "IN_READY"
  uio[2]: "OUT_VALID"
  uio[3]: "OUT_READY"
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
