	component WiPhase_top_level is
		port (
			eth_mac_mdio_connection_mdc         : out std_logic;                                       -- mdc
			eth_mac_mdio_connection_mdio_in     : in  std_logic                    := 'X';             -- mdio_in
			eth_mac_mdio_connection_mdio_out    : out std_logic;                                       -- mdio_out
			eth_mac_mdio_connection_mdio_oen    : out std_logic;                                       -- mdio_oen
			eth_mac_rgmii_connection_rgmii_in   : in  std_logic_vector(3 downto 0) := (others => 'X'); -- rgmii_in
			eth_mac_rgmii_connection_rgmii_out  : out std_logic_vector(3 downto 0);                    -- rgmii_out
			eth_mac_rgmii_connection_rx_control : in  std_logic                    := 'X';             -- rx_control
			eth_mac_rgmii_connection_tx_control : out std_logic;                                       -- tx_control
			eth_mac_status_connection_set_10    : in  std_logic                    := 'X';             -- set_10
			eth_mac_status_connection_set_1000  : in  std_logic                    := 'X';             -- set_1000
			eth_mac_status_connection_eth_mode  : out std_logic;                                       -- eth_mode
			eth_mac_status_connection_ena_10    : out std_logic;                                       -- ena_10
			eth_rgmii_rx_clk_clk                : in  std_logic                    := 'X';             -- clk
			eth_rgmii_tx_clk_clk                : in  std_logic                    := 'X';             -- clk
			mclk_i_clk                          : in  std_logic                    := 'X';             -- clk
			mclk_reset_reset_n                  : in  std_logic                    := 'X';             -- reset_n
			pll_inclk_clk                       : in  std_logic                    := 'X';             -- clk
			pll_out_clk                         : out std_logic;                                       -- clk
			sample_pll_areset_conduit_export    : in  std_logic                    := 'X';             -- export
			sample_pll_locked_conduit_export    : out std_logic;                                       -- export
			spi_signals_o_MISO                  : in  std_logic                    := 'X';             -- MISO
			spi_signals_o_MOSI                  : out std_logic;                                       -- MOSI
			spi_signals_o_SCLK                  : out std_logic;                                       -- SCLK
			spi_signals_o_SS_n                  : out std_logic_vector(2 downto 0)                     -- SS_n
		);
	end component WiPhase_top_level;

