

================================================================
== Vitis HLS Report for 'Axi2Mat'
================================================================
* Date:           Wed Mar 20 05:12:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
    +---------+---------+----------+-----------+-----+---------+----------+
    |       20|  2073619|  0.200 us|  20.736 ms|   18|  2073609|  dataflow|
    +---------+---------+----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+----------+-----------+-----+---------+----------+
        |                  |               |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
        |     Instance     |     Module    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
        +------------------+---------------+---------+---------+----------+-----------+-----+---------+----------+
        |Axi2AxiStream_U0  |Axi2AxiStream  |       17|      106|  0.170 us|   1.060 us|   17|      106|        no|
        |AxiStream2Mat_U0  |AxiStream2Mat  |       10|  2073609|  0.100 us|  20.736 ms|   10|  2073609|  dataflow|
        +------------------+---------------+---------+---------+----------+-----------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|     297|    204|    -|
|Instance         |        -|    4|    4000|  13909|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    4297|  14115|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       4|     26|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+------+-------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------+---------------+---------+----+------+-------+-----+
    |Axi2AxiStream_U0  |Axi2AxiStream  |        0|   1|   674|    415|    0|
    |AxiStream2Mat_U0  |AxiStream2Mat  |        0|   3|  3326|  13494|    0|
    +------------------+---------------+---------+----+------+-------+-----+
    |Total             |               |        0|   4|  4000|  13909|    0|
    +------------------+---------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------+---------+----+----+-----+------+-----+---------+
    |   Name   | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------+---------+----+----+-----+------+-----+---------+
    |cols_c_U  |        0|  99|   0|    -|     2|   32|       64|
    |ldata_U   |        0|  99|   0|    -|     2|  512|     1024|
    |rows_c_U  |        0|  99|   0|    -|     2|   32|       64|
    +----------+---------+----+----+-----+------+-----+---------+
    |Total     |        0| 297|   0|    0|     6|  576|     1152|
    +----------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|   32|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|   32|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RFIFONUM   |   in|    9|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|           gmem1|       pointer|
|din                    |   in|   64|     ap_none|             din|        scalar|
|din_ap_vld             |   in|    1|     ap_none|             din|        scalar|
|imgInput0_data_din     |  out|   24|     ap_fifo|  imgInput0_data|       pointer|
|imgInput0_data_full_n  |   in|    1|     ap_fifo|  imgInput0_data|       pointer|
|imgInput0_data_write   |  out|    1|     ap_fifo|  imgInput0_data|       pointer|
|rows                   |   in|   32|     ap_none|            rows|        scalar|
|rows_ap_vld            |   in|    1|     ap_none|            rows|        scalar|
|cols                   |   in|   32|     ap_none|            cols|        scalar|
|cols_ap_vld            |   in|    1|     ap_none|            cols|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|         Axi2Mat|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 5 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 6 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%din_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %din"   --->   Operation 7 'read' 'din_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cols_c = alloca i64 1"   --->   Operation 8 'alloca' 'cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rows_c = alloca i64 1"   --->   Operation 9 'alloca' 'rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ldata = alloca i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143]   --->   Operation 10 'alloca' 'ldata' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 11 [2/2] (7.30ns)   --->   "%call_ln1155 = call void @Axi2AxiStream, i512 %gmem1, i64 %din_read, i512 %ldata, i32 %rows_read, i32 %cols_read, i32 %rows_c, i32 %cols_c" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 11 'call' 'call_ln1155' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln1155 = call void @Axi2AxiStream, i512 %gmem1, i64 %din_read, i512 %ldata, i32 %rows_read, i32 %cols_read, i32 %rows_c, i32 %cols_c" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 12 'call' 'call_ln1155' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln1156 = call void @AxiStream2Mat, i512 %ldata, i24 %imgInput0_data, i32 %rows_c, i32 %cols_c" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1156]   --->   Operation 13 'call' 'call_ln1156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %cols_c, i32 %cols_c"   --->   Operation 14 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %rows_c, i32 %rows_c"   --->   Operation 16 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12"   --->   Operation 18 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_data, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @ldata_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %ldata, i512 %ldata"   --->   Operation 21 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln1156 = call void @AxiStream2Mat, i512 %ldata, i24 %imgInput0_data, i32 %rows_c, i32 %cols_c" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1156]   --->   Operation 23 'call' 'call_ln1156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln1157 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1157]   --->   Operation 24 'ret' 'ret_ln1157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ din]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgInput0_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                (read                ) [ 00100]
rows_read                (read                ) [ 00100]
din_read                 (read                ) [ 00100]
cols_c                   (alloca              ) [ 01111]
rows_c                   (alloca              ) [ 01111]
ldata                    (alloca              ) [ 01111]
call_ln1155              (call                ) [ 00000]
empty                    (specchannel         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty_75                 (specchannel         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty_76                 (specchannel         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
call_ln1156              (call                ) [ 00000]
ret_ln1157               (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgInput0_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2AxiStream"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AxiStream2Mat"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="cols_c_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="rows_c_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="ldata_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ldata/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="cols_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="rows_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="din_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_Axi2AxiStream_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="512" slack="0"/>
<pin id="89" dir="0" index="2" bw="64" slack="0"/>
<pin id="90" dir="0" index="3" bw="512" slack="0"/>
<pin id="91" dir="0" index="4" bw="32" slack="0"/>
<pin id="92" dir="0" index="5" bw="32" slack="0"/>
<pin id="93" dir="0" index="6" bw="32" slack="0"/>
<pin id="94" dir="0" index="7" bw="32" slack="0"/>
<pin id="95" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1155/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_AxiStream2Mat_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="512" slack="2"/>
<pin id="104" dir="0" index="2" bw="24" slack="0"/>
<pin id="105" dir="0" index="3" bw="32" slack="2"/>
<pin id="106" dir="0" index="4" bw="32" slack="2"/>
<pin id="107" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1156/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="cols_read_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="115" class="1005" name="rows_read_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="120" class="1005" name="din_read_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="1"/>
<pin id="122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="din_read "/>
</bind>
</comp>

<comp id="125" class="1005" name="cols_c_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cols_c "/>
</bind>
</comp>

<comp id="131" class="1005" name="rows_c_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rows_c "/>
</bind>
</comp>

<comp id="137" class="1005" name="ldata_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="512" slack="0"/>
<pin id="139" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="ldata "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="80" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="74" pin="2"/><net_sink comp="86" pin=4"/></net>

<net id="100"><net_src comp="68" pin="2"/><net_sink comp="86" pin=5"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="68" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="86" pin=5"/></net>

<net id="118"><net_src comp="74" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="86" pin=4"/></net>

<net id="123"><net_src comp="80" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="128"><net_src comp="56" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="86" pin=7"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="101" pin=4"/></net>

<net id="134"><net_src comp="60" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="86" pin=6"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="101" pin=3"/></net>

<net id="140"><net_src comp="64" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="86" pin=3"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="101" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: imgInput0_data | {3 4 }
 - Input state : 
	Port: Axi2Mat : gmem1 | {1 2 }
	Port: Axi2Mat : din | {1 }
	Port: Axi2Mat : imgInput0_data | {}
	Port: Axi2Mat : rows | {1 }
	Port: Axi2Mat : cols | {1 }
  - Chain level:
	State 1
		call_ln1155 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|   call   |  grp_Axi2AxiStream_fu_86 |    1    |  6.352  |   1325  |   140   |
|          | grp_AxiStream2Mat_fu_101 |    3    |  4.764  |   3351  |   6219  |
|----------|--------------------------|---------|---------|---------|---------|
|          |   cols_read_read_fu_68   |    0    |    0    |    0    |    0    |
|   read   |   rows_read_read_fu_74   |    0    |    0    |    0    |    0    |
|          |    din_read_read_fu_80   |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    4    |  11.116 |   4676  |   6359  |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  cols_c_reg_125 |   32   |
|cols_read_reg_110|   32   |
| din_read_reg_120|   64   |
|  ldata_reg_137  |   512  |
|  rows_c_reg_131 |   32   |
|rows_read_reg_115|   32   |
+-----------------+--------+
|      Total      |   704  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_Axi2AxiStream_fu_86 |  p2  |   2  |  64  |   128  ||    9    |
| grp_Axi2AxiStream_fu_86 |  p4  |   2  |  32  |   64   ||    9    |
| grp_Axi2AxiStream_fu_86 |  p5  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   256  ||  4.764  ||    27   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |   11   |  4676  |  6359  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   704  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   15   |  5380  |  6386  |
+-----------+--------+--------+--------+--------+
