0.6
2018.3
Dec  7 2018
00:33:28
D:/NEW/TYUT/FPGA/Project/SilverDivision/pll_test/pll_test.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/NEW/TYUT/FPGA/Project/SilverDivision/pll_test/pll_test.srcs/sim_1/new/pll_test_tb.v,1710381753,verilog,,,,pll_test_tb,,,../../../../pll_test.srcs/sources_1/ip/pll,,,,,
D:/NEW/TYUT/FPGA/Project/SilverDivision/pll_test/pll_test.srcs/sources_1/ip/pll/pll.v,1710381294,verilog,,D:/NEW/TYUT/FPGA/Project/SilverDivision/pll_test/pll_test.srcs/sim_1/new/pll_test_tb.v,,pll,,,../../../../pll_test.srcs/sources_1/ip/pll,,,,,
D:/NEW/TYUT/FPGA/Project/SilverDivision/pll_test/pll_test.srcs/sources_1/ip/pll/pll_clk_wiz.v,1710381293,verilog,,D:/NEW/TYUT/FPGA/Project/SilverDivision/pll_test/pll_test.srcs/sources_1/ip/pll/pll.v,,pll_clk_wiz,,,../../../../pll_test.srcs/sources_1/ip/pll,,,,,
