
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1605843                       # Simulator instruction rate (inst/s)
host_mem_usage                              201535932                       # Number of bytes of host memory used
host_op_rate                                  1837147                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5305.95                       # Real time elapsed on the host
host_tick_rate                              201822691                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8520516817                       # Number of instructions simulated
sim_ops                                    9747808798                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   22                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   63                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                   41                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1216292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2432505                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                179416517                       # Number of branches fetched
system.switch_cpus0.committedInsts          906708750                       # Number of instructions committed
system.switch_cpus0.committedOps           1065066937                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2568011191                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles        2568011191                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    336946854                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    332905831                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts    130707844                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           41740063                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    921053841                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           921053841                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1444338820                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    806113772                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          188112104                       # Number of load instructions
system.switch_cpus0.num_mem_refs            310235184                       # number of memory refs
system.switch_cpus0.num_store_insts         122123080                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses     52475079                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts            52475079                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads     66648960                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes     39316095                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        666419761     62.57%     62.57% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        57404416      5.39%     67.96% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.96% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        6110428      0.57%     68.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        4041158      0.38%     68.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        1663328      0.16%     69.07% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult       5510628      0.52%     69.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc      6632044      0.62%     70.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         928188      0.09%     70.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc       5754464      0.54%     70.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     70.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     70.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     70.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu          367360      0.03%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       188112104     17.66%     88.53% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      122123080     11.47%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1065066959                       # Class of executed instruction
system.switch_cpus1.Branches                150071991                       # Number of branches fetched
system.switch_cpus1.committedInsts          870269791                       # Number of instructions committed
system.switch_cpus1.committedOps            991011518                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles        2568011241                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    244727931                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    236504215                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts    118283840                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           18574092                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    822882687                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           822882687                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1404435560                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    709719925                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          194839780                       # Number of load instructions
system.switch_cpus1.num_mem_refs            341803757                       # number of memory refs
system.switch_cpus1.num_store_insts         146963977                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses    152666543                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts           152666543                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads    190356974                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes    111974614                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        543893676     54.88%     54.88% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        18555624      1.87%     56.76% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     56.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       17096177      1.73%     58.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       11307602      1.14%     59.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        4654019      0.47%     60.09% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      15419315      1.56%     61.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc     18556490      1.87%     63.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        2596879      0.26%     63.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc      16100136      1.62%     65.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         1027906      0.10%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       194839780     19.66%     85.17% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      146963977     14.83%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         991011581                       # Class of executed instruction
system.switch_cpus2.Branches                135161842                       # Number of branches fetched
system.switch_cpus2.committedInsts          904788755                       # Number of instructions committed
system.switch_cpus2.committedOps           1007975583                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles        2568011241                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    260288643                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    254832550                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts    115376514                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls           10959006                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    862396987                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           862396987                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1367411881                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    796990875                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          213787076                       # Number of load instructions
system.switch_cpus2.num_mem_refs            300081978                       # number of memory refs
system.switch_cpus2.num_store_insts          86294902                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses     90318983                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts            90318983                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads    118092493                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes     71507531                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        612851459     60.80%     60.80% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        35469318      3.52%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv           681964      0.07%     64.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       11338091      1.12%     65.51% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        7502194      0.74%     66.26% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        3086749      0.31%     66.56% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      10230169      1.01%     67.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc     12309776      1.22%     68.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        1722011      0.17%     68.97% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc      12019931      1.19%     70.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     70.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     70.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu          681984      0.07%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       213787076     21.21%     91.44% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       86294902      8.56%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1007975624                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        10035                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           20                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8012242                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          343                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16024479                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            363                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1195597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       458835                       # Transaction distribution
system.membus.trans_dist::CleanEvict           757374                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20698                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1195598                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1825986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1822814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3648800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3648800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    107318144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    107098496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    214416640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               214416640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1216296                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1216296    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1216296                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3624930482                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3616606734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11559690677                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data     22339456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     24373888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data     31196416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          77909888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     29408256                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       29408256                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       174527                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       190421                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data       243722                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             608671                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       229752                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            229752                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst          120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     20861216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     22761026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data     29132096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             72754457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst          120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      27462261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            27462261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      27462261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst          120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     20861216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     22761026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data     29132096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           100216718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    459504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples    348959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples    380646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples    487314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000794324926                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        25782                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        25782                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2325701                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            434018                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     608671                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    229752                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1217342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  459504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   421                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            74380                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            76601                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            78929                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            82787                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            80953                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            79145                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            74844                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            69924                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            72764                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            76683                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           79781                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           80819                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           74336                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           77242                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           70513                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           67220                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            26396                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            28890                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            32038                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            33476                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            32490                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            31202                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            27638                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            23056                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            25104                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            27645                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           30776                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           32532                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           30582                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           30450                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           24714                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           22500                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 26395604548                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                6084605000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            49212873298                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21690.48                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40440.48                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  675683                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 209181                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                55.52                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.52                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1217342                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              459504                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 598747                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 599853                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   9657                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   8542                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     67                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     55                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 23177                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 23237                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 25792                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 25819                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 25829                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 25825                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 25819                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 25818                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 25815                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 25810                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 25816                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 25813                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 25826                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 25856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 25827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 25783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 25782                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 25782                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    62                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       791545                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   135.545183                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   127.910434                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    71.205270                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        49368      6.24%      6.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       713181     90.10%     96.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        11414      1.44%     97.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         5219      0.66%     98.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         4475      0.57%     99.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         3883      0.49%     99.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         3988      0.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       791545                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        25782                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     47.200334                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    44.763987                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    15.204929                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            49      0.19%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          774      3.00%      3.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         2626     10.19%     13.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         4796     18.60%     31.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         5593     21.69%     53.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         4811     18.66%     72.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         3305     12.82%     85.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         1948      7.56%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         1084      4.20%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          479      1.86%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          192      0.74%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103           74      0.29%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           30      0.12%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           15      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        25782                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        25782                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.822085                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.810068                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.638817                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2550      9.89%      9.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              52      0.20%     10.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           22871     88.71%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              56      0.22%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             251      0.97%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        25782                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              77882944                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  26944                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               29407296                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               77909888                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            29408256                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       72.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       27.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    72.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    27.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.78                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070859162111                       # Total gap between requests
system.mem_ctrls0.avgGap                   1277230.18                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     22333376                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     24361344                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data     31188096                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     29407296                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 119.530020540814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 20855538.218950971961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 22749312.099389359355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 29124326.214913137257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 27461364.804139059037                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data       349054                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data       380842                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data       487444                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       459504                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst        97500                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  14926262446                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  15897514328                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  18388999024                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24749850558565                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     48750.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     42762.04                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     41743.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     37725.36                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  53862100.35                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   52.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2783578980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1479507315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4279416120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1170861660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    282446926680                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    173357470560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      550050429795                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       513.652650                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 447840924271                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 587261443453                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2868059460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1524405960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4409399820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1227670920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    282433173720                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    173371636800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      550367015160                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       513.948286                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 447884768615                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 587217599109                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data     22295680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     24337792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data     31142272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          77775872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     29322624                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       29322624                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       174185                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       190139                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data       243299                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             607624                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       229083                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            229083                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst          120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     20820337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     22727319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data     29081534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             72629309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst          120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      27382296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            27382296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      27382296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst          120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     20820337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     22727319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data     29081534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           100011605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    458166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples    348303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples    380087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples    486409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000756441662                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        25695                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        25695                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2321913                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            432763                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     607625                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    229083                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1215250                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  458166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   449                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            74552                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            76611                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            78499                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            82597                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            80693                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            79464                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            74591                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            69814                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            73309                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            75793                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           79802                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           81022                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           74360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           76309                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           70613                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           66772                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            26058                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            28976                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            31950                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            33090                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            32532                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            31672                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            27508                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            23140                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            24947                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            27200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           30694                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           32040                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           30704                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           30076                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           24844                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           22706                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 26225274857                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                6074005000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            49002793607                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21588.12                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40338.12                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  674678                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 208812                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                55.54                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.58                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1215250                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              458166                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 598022                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 599129                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   9329                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   8216                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     58                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     47                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 23168                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 23228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 25721                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 25734                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 25733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 25739                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 25741                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 25741                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 25735                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 25730                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 25732                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 25735                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 25741                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 25775                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 25747                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 25695                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 25695                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 25695                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    63                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       789447                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   135.623929                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   127.962787                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    71.410236                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        48930      6.20%      6.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       711611     90.14%     96.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        11296      1.43%     97.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         5093      0.65%     98.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         4598      0.58%     99.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         3916      0.50%     99.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         3989      0.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       789447                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        25695                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     47.276630                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.829899                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    15.254189                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            54      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          736      2.86%      3.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         2616     10.18%     13.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         4760     18.53%     31.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         5563     21.65%     53.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         4823     18.77%     72.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         3348     13.03%     85.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         1907      7.42%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         1082      4.21%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          471      1.83%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          210      0.82%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103           80      0.31%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           28      0.11%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119            9      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        25695                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        25695                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.829811                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.817932                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.635622                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2470      9.61%      9.61% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              56      0.22%      9.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           22829     88.85%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              57      0.22%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             283      1.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        25695                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              77747264                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  28736                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               29320768                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               77776000                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            29322624                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       72.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       27.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    72.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    27.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.78                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070858451126                       # Total gap between requests
system.mem_ctrls1.avgGap                   1279847.27                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     22291392                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     24325568                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data     31130176                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     29320768                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 119.530020540814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 20816332.372213583440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 22715903.458648201078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 29070238.880618419498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 27380562.510253470391                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data       348372                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data       380278                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data       486598                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       458166                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst        97500                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  14817543367                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  15894450214                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  18290702526                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24723294058769                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     48750.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     42533.68                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     41796.92                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     37588.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  53961433.32                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   52.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2773989960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1474410630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4269577200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1165161420                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    281658667410                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    174023403360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      549897878460                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       513.510193                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 449570865757                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 585531501967                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2862668760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1521540735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4404087660                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1226313720                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    282278178750                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    173499632640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      550325090745                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       513.909136                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 448222700988                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 586879666736                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   2000204364                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    904788797                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2904993161                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   2000204364                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    904788797                       # number of overall hits
system.cpu2.icache.overall_hits::total     2904993161                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          874                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           874                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          874                       # number of overall misses
system.cpu2.icache.overall_misses::total          874                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu2.inst   2000205238                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    904788797                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2904994035                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   2000205238                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    904788797                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2904994035                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          250                       # number of writebacks
system.cpu2.icache.writebacks::total              250                       # number of writebacks
system.cpu2.icache.replacements                   250                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   2000204364                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    904788797                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2904993161                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          874                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          874                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    904788797                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2904994035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.933965                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2904994035                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              874                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         3323791.802059                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   623.933965                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999894                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses     113294768239                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses    113294768239                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    633374898                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    286636344                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       920011242                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    633374898                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    286636344                       # number of overall hits
system.cpu2.dcache.overall_hits::total      920011242                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      6166974                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      2651824                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       8818798                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      6166974                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      2651824                       # number of overall misses
system.cpu2.dcache.overall_misses::total      8818798                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  67591610481                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  67591610481                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  67591610481                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  67591610481                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    639541872                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    289288168                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    928830040                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    639541872                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    289288168                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    928830040                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.009643                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.009167                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009495                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.009643                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.009167                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009495                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 25488.724169                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7664.492426                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 25488.724169                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7664.492426                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2553576                       # number of writebacks
system.cpu2.dcache.writebacks::total          2553576                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2651824                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2651824                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2651824                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2651824                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  65379989265                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  65379989265                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  65379989265                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  65379989265                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.009167                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002855                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.009167                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002855                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 24654.724169                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24654.724169                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 24654.724169                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24654.724169                       # average overall mshr miss latency
system.cpu2.dcache.replacements               8818646                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    453489019                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    206487596                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      659976615                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5828617                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2604351                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8432968                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  65652290682                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  65652290682                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    209091947                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    668409583                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.012690                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.012456                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012616                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 25208.695250                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7785.193858                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2604351                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2604351                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  63480261948                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  63480261948                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.012456                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003896                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 24374.695250                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24374.695250                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    179885879                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     80148748                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     260034627                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       338357                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        47473                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       385830                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1939319799                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1939319799                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     80196221                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    260420457                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.001877                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000592                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001482                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 40851.005814                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5026.358238                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        47473                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        47473                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1899727317                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1899727317                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000592                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000182                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 40017.005814                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 40017.005814                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     13495618                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data      6138071                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     19633689                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           73                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data           31                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data       339438                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       339438                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data      6138102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     19633793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 10949.612903                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  3263.826923                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data           31                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data       313584                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       313584                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10115.612903                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10115.612903                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     13495691                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data      6138102                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     19633793                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data      6138102                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     19633793                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          968097626                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          8818902                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           109.775302                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   136.734383                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   119.264929                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.534119                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.465879                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      30987942934                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     30987942934                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1890151310                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    906708771                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2796860081                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1890151310                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    906708771                       # number of overall hits
system.cpu0.icache.overall_hits::total     2796860081                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          928                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           930                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          928                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::total          930                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst       204330                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       204330                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst       204330                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       204330                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1890152238                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    906708773                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2796861011                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1890152238                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    906708773                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2796861011                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst       102165                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   219.709677                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst       102165                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   219.709677                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          306                       # number of writebacks
system.cpu0.icache.writebacks::total              306                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst            2                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst       202662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       202662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst       202662                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       202662                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst       101331                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       101331                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst       101331                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       101331                       # average overall mshr miss latency
system.cpu0.icache.replacements                   306                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1890151310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    906708771                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2796860081                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          930                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst       204330                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       204330                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1890152238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    906708773                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2796861011                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst       102165                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   219.709677                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst            2                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst       202662                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       202662                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst       101331                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       101331                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.934715                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2796861011                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              930                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         3007377.431183                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   623.636195                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.298520                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999417                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000478                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     109077580359                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    109077580359                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    629575121                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    301875980                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       931451101                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    629575121                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    301875980                       # number of overall hits
system.cpu0.dcache.overall_hits::total      931451101                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5298483                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2616923                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7915406                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5298483                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      2616923                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7915406                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  58007320428                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  58007320428                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  58007320428                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  58007320428                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    634873604                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    304492903                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    939366507                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    634873604                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    304492903                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    939366507                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.008346                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.008594                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008426                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.008346                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.008594                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008426                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 22166.231268                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7328.407466                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 22166.231268                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7328.407466                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4642171                       # number of writebacks
system.cpu0.dcache.writebacks::total          4642171                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2616923                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2616923                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2616923                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2616923                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  55824807480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  55824807480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  55824807480                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  55824807480                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008594                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002786                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008594                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002786                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 21332.231586                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21332.231586                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 21332.231586                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21332.231586                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7921929                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    380044602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    183083330                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      563127932                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4939121                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2592415                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7531536                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  57471549237                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  57471549237                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    384983723                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    185675745                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    570659468                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012829                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.013962                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013198                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 22169.116147                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7630.787297                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2592415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2592415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  55309475961                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  55309475961                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013962                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004543                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 21335.116469                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21335.116469                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249530519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    118792650                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     368323169                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       359362                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        24508                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       383870                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    535771191                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    535771191                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    249889881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    118817158                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    368707039                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001438                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000206                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001041                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 21861.073568                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  1395.709983                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        24508                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        24508                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    515331519                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    515331519                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000206                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 21027.073568                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21027.073568                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      5561743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data      3304243                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      8865986                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4665                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data         2115                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6780                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data     22935000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     22935000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      5566408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data      3306358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      8872766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000838                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000640                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000764                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 10843.971631                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  3382.743363                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         2115                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2115                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     21171090                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     21171090                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000640                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10009.971631                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10009.971631                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      5566408                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data      3306358                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      8872766                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      5566408                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data      3306358                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      8872766                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          957112038                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7922185                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           120.814149                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   121.111809                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   134.887503                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.473093                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.526904                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      30635507433                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     30635507433                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1949091886                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    870269855                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2819361741                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1949091886                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    870269855                       # number of overall hits
system.cpu1.icache.overall_hits::total     2819361741                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           886                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          886                       # number of overall misses
system.cpu1.icache.overall_misses::total          886                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu1.inst   1949092772                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    870269855                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2819362627                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1949092772                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    870269855                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2819362627                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          262                       # number of writebacks
system.cpu1.icache.writebacks::total              262                       # number of writebacks
system.cpu1.icache.replacements                   262                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1949091886                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    870269855                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2819361741                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1949092772                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    870269855                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2819362627                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.952106                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2819362627                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              886                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         3182124.861174                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   623.952106                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999923                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     109955143339                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    109955143339                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    729843505                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    322711210                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1052554715                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    729843505                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    322711210                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1052554715                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6833277                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2741244                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9574521                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6833277                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2741244                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9574521                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  61726964181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  61726964181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  61726964181                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  61726964181                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    736676782                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    325452454                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1062129236                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    736676782                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    325452454                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1062129236                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009276                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.008423                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009014                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009276                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.008423                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009014                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 22517.865677                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  6447.002851                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 22517.865677                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6447.002851                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4204920                       # number of writebacks
system.cpu1.dcache.writebacks::total          4204920                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2741244                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2741244                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2741244                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2741244                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  59440766685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  59440766685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  59440766685                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  59440766685                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.008423                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002581                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.008423                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002581                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 21683.865677                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21683.865677                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 21683.865677                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21683.865677                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9576381                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    415604239                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    185000140                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      600604379                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6165495                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2739927                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8905422                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  61678765653                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  61678765653                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    421769734                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    187740067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    609509801                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.014618                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.014594                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014611                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 22511.098162                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6925.978988                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2739927                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2739927                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  59393666535                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  59393666535                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.014594                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004495                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 21677.098162                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21677.098162                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    314239266                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    137711070                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     451950336                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       667782                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         1317                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       669099                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     48198528                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     48198528                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    314907048                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    137712387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    452619435                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002121                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001478                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 36597.211845                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total    72.034972                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         1317                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1317                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     47100150                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     47100150                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 35763.211845                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35763.211845                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     19717861                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data      9251489                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     28969350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2015                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          101                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2116                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      3343089                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3343089                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     19719876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data      9251590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     28971466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000102                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000073                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 33099.891089                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  1579.909735                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          101                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      3258855                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3258855                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 32265.891089                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32265.891089                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     19719876                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data      9251590                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     28971466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     19719876                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data      9251590                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     28971466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1120072168                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9576637                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           116.958821                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   144.252628                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   111.746691                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.563487                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.436511                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      35851886013                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     35851886013                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      2270325                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      2360785                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      2164834                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6795944                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      2270325                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      2360785                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      2164834                       # number of overall hits
system.l2.overall_hits::total                 6795944                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data       348713                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       380560                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       487021                       # number of demand (read+write) misses
system.l2.demand_misses::total                1216296                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data       348713                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       380560                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       487021                       # number of overall misses
system.l2.overall_misses::total               1216296                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst       200160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  32628147069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  35265141645                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  43092234147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     110985723021                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst       200160                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  32628147069                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  35265141645                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  43092234147                       # number of overall miss cycles
system.l2.overall_miss_latency::total    110985723021                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      2619038                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      2741345                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      2651855                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8012240                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      2619038                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      2741345                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      2651855                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8012240                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.133145                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.138822                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.183653                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.151805                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.133145                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.138822                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.183653                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.151805                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst       100080                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 93567.337808                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 92666.443255                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 88481.264970                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91248.941887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst       100080                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 93567.337808                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 92666.443255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 88481.264970                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91248.941887                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              458835                       # number of writebacks
system.l2.writebacks::total                    458835                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data       348713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       380560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       487021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1216296                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       348713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       380560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       487021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1216296                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst       183163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  29645828611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  32007754923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  38925354694                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 100579121391                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst       183163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  29645828611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  32007754923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  38925354694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 100579121391                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.133145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.138822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.183653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.151805                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.133145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.138822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.183653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.151805                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91581.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 85014.979685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 84106.986869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 79925.413266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82692.964041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91581.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 85014.979685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 84106.986869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 79925.413266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82692.964041                       # average overall mshr miss latency
system.l2.replacements                        1216415                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3145470                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3145470                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3145470                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3145470                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          157                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           157                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data        21244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        30482                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52600                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         3264                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          443                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data        16991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    298559907                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     37796880                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   1572505749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1908862536                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        24508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         1317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        47473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             73298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.133181                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.336371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.357909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.282382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 91470.559743                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 85320.270880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 92549.334883                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92224.492028                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         3264                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          443                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data        16991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    270590661                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     34016007                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1427019124                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1731625792                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.133181                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.336371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.357909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.282382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 82901.550551                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 76785.568849                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 83986.764993                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83661.503140                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus0.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst       200160                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       200160                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst       100080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       100080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst       183163                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       183163                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 91581.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91581.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      2249081                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      2359911                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      2134352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6743344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       345449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       380117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       470030                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1195596                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  32329587162                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  35227344765                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  41519728398                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 109076660325                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      2594530                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      2740028                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      2604382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7938940                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.133145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.138727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.180477                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150599                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 93587.149368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 92675.004709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 88334.209302                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91232.038519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       345449                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       380117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       470030                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1195596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  29375237950                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  31973738916                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  37498335570                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  98847312436                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.133145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.138727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.180477                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 85034.948574                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 84115.519474                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 79778.600451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82676.181951                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    38066112                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1249183                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.472807                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.036141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1121.028320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1375.897245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     1149.437051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.032538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  8077.124088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  9712.189174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 11315.255444                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.034211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.035078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.246494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.296392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.345314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10519                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20821                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 257447519                       # Number of tag accesses
system.l2.tags.data_accesses                257447519                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7938941                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3604305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5624347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            73298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           73298                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7938940                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      7857112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8224035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      7955565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              24036718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    517493760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    485302912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    425389824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1428187008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1216415                       # Total snoops (count)
system.tol2bus.snoopTraffic                  58730880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9228655                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001129                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033649                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9218254     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10381      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9228655                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11928855039                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5461038673                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        5716025061                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        5529640586                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
