
---------- Begin Simulation Statistics ----------
final_tick                                25229961250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 388587                       # Simulator instruction rate (inst/s)
host_mem_usage                                 677340                       # Number of bytes of host memory used
host_op_rate                                   391180                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    86.05                       # Real time elapsed on the host
host_tick_rate                              293216699                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    33436079                       # Number of instructions simulated
sim_ops                                      33659259                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025230                       # Number of seconds simulated
sim_ticks                                 25229961250                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.049618                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2005757                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2110221                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 83                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31996                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1008380                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             100086                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          100354                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              268                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3214837                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1103514                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27174                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33436079                       # Number of instructions committed
system.cpu.committedOps                      33659259                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.207317                       # CPI: cycles per instruction
system.cpu.discardedOps                        146548                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           20548144                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           8525664                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          3811015                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1119966                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.828283                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         40367938                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                21389238     63.55%     63.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                    195      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                4      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.55% # Class of committed instruction
system.cpu.op_class_0::MemRead                8426875     25.04%     88.58% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3842947     11.42%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33659259                       # Class of committed instruction
system.cpu.tickCycles                        39247972                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2110                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        34757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        70496                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  25229961250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                974                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1136                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           974                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       135040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  135040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2110                       # Request fanout histogram
system.membus.respLayer1.occupancy           11170375                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3058000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25229961250                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             26505                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34159                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          490                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              88                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9254                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1000                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25505                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       103765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                106255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        95360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4410752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4506112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            35759                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001846                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042922                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  35693     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     66      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              35759                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           87371250                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65179989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1875000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  25229961250                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  160                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                33478                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33638                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 160                       # number of overall hits
system.l2.overall_hits::.cpu.data               33478                       # number of overall hits
system.l2.overall_hits::total                   33638                       # number of overall hits
system.l2.demand_misses::.cpu.inst                840                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1281                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2121                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               840                       # number of overall misses
system.l2.overall_misses::.cpu.data              1281                       # number of overall misses
system.l2.overall_misses::total                  2121                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68703750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    106991875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        175695625                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68703750                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    106991875                       # number of overall miss cycles
system.l2.overall_miss_latency::total       175695625                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1000                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34759                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                35759                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1000                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34759                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               35759                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.840000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.036854                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059314                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.840000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.036854                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059314                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81790.178571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83522.150664                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82836.221122                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81790.178571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83522.150664                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82836.221122                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2110                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2110                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     57976625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     89925125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    147901750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57976625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     89925125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    147901750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.840000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.036537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059006                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.840000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.036537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059006                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69019.791667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70807.185039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70095.616114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69019.791667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70807.185039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70095.616114                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        34159                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34159                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        34159                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34159                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          469                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              469                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          469                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          469                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              8118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8118                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1136                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     94730000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      94730000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.122758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.122758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83389.084507                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83389.084507                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     80228375                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     80228375                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.122758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.122758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70623.569542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70623.569542                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            160                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                160                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          840                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              840                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68703750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68703750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.840000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.840000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81790.178571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81790.178571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          840                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          840                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57976625                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57976625                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.840000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.840000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69019.791667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69019.791667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12261875                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12261875                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        25505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84564.655172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84564.655172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9696750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9696750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72363.805970                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72363.805970                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25229961250                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1749.721848                       # Cycle average of tags in use
system.l2.tags.total_refs                       70439                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2110                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.383412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       538.383482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1211.338366                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.032860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.073934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.106795                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1755                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.128784                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    565710                       # Number of tag accesses
system.l2.tags.data_accesses                   565710                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25229961250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          81280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             135040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2110                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2130800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3221567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5352367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2130800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2130800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2130800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3221567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5352367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10694                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2110                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2110                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15734125                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                55296625                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7456.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26206.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1774                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2110                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    404.302115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   285.514101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.740119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           66     19.94%     19.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           56     16.92%     36.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35     10.57%     47.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      5.74%     53.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           67     20.24%     73.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           62     18.73%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.51%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.81%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15      4.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          331                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 135040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  135040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25229746875                       # Total gap between requests
system.mem_ctrls.avgGap                   11957226.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        81280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2130799.943261902779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3221566.580884067342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21058500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34238125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25069.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26959.15                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    84.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               471240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2377620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1991433600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        414248070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9339464640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11748241845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.646448                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  24276678125                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    842400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    110883125                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1927800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1009470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12687780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1991433600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        462885030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9298507200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11768450880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.447442                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24169883125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    842400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    217678125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     25229961250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25229961250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     11047807                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11047807                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11047807                       # number of overall hits
system.cpu.icache.overall_hits::total        11047807                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1000                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1000                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1000                       # number of overall misses
system.cpu.icache.overall_misses::total          1000                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73961250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73961250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73961250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73961250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11048807                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11048807                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11048807                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11048807                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000091                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000091                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73961.250000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73961.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73961.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73961.250000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          490                       # number of writebacks
system.cpu.icache.writebacks::total               490                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1000                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1000                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1000                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1000                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72711250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72711250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72711250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72711250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72711.250000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72711.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72711.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72711.250000                       # average overall mshr miss latency
system.cpu.icache.replacements                    490                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11047807                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11047807                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1000                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1000                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73961250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73961250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11048807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11048807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73961.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73961.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1000                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1000                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72711250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72711250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72711.250000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72711.250000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25229961250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.419458                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11048807                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1000                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11048.807000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.419458                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.864101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.864101                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          44196228                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         44196228                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25229961250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25229961250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25229961250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     12139682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12139682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12139682                       # number of overall hits
system.cpu.dcache.overall_hits::total        12139682                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34880                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34880                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34880                       # number of overall misses
system.cpu.dcache.overall_misses::total         34880                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    663873125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    663873125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    663873125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    663873125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12174562                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12174562                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12174562                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12174562                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002865                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002865                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002865                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002865                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19033.059776                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19033.059776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19033.059776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19033.059776                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34159                       # number of writebacks
system.cpu.dcache.writebacks::total             34159                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          121                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34759                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34759                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    612074375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    612074375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    612074375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    612074375                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002855                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002855                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002855                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002855                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17609.090451                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17609.090451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17609.090451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17609.090451                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34247                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8401905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8401905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    425627500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    425627500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8427421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8427421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003028                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003028                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16680.808120                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16680.808120                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        25505                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25505                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    392983125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    392983125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15408.081749                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15408.081749                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3737777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3737777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    238245625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    238245625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3747141                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3747141                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002499                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002499                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25442.719457                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25442.719457                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9254                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9254                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    219091250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    219091250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002470                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23675.302572                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23675.302572                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           51                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25229961250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.404943                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12174543                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34759                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            350.255847                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            187500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.404943                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48733415                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48733415                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25229961250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25229961250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
