Dumping macros: __VERIWELL__
VeriLogger Pro simulation log created at Sat Apr 17 11:13:37 2021
Beginning Compile
Beginning Phase I
Compiling source file: C:\Users\Hp\Documents\DLD Lab Programs\Simplify Boolean Expression\2302HumairShoukat.v
Finished Phase I
Entering Phase II...
Compiling auto-generated top level module file: C:\Users\Hp\Documents\DLD Lab Programs\Simplify Boolean Expression\untitled0Tim.v
Finished Phase II
Entering Phase III...
Finished Phase III
Highest level modules:   syncad_top
Finding handle to syncad_top.test.a
Finding handle to syncad_top.test.b
Finding handle to syncad_top.test.c
Finding handle to syncad_top.test.lhs
Finding handle to syncad_top.test.rhs
Compile Complete
.
Running...
0 Errors, 0 Warnings
Compile time = 0.00800, Load time = 0.08000, Execution time = 0.00300

Normal exit
