%MSG-i configureMessageFacility:  CorePropertySupervisorBase  14-Nov-2018 11:08:36 CST pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 14-Nov-2018 11:08:36 CST  pre-events TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 14-Nov-2018 11:08:36 CST  pre-events TCPConnect.cc:241
Resolving ip mu2edaq05.fnal.gov
%MSG
%MSG-i configureMessageFacility:  RunControlStateMachine  14-Nov-2018 11:08:37 CST pre-events configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  CoreSupervisorBase 14-Nov-2018 11:08:37 CST  pre-events configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:09:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [73]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:09:35 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [422]	DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:09:51 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [436]	DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:10:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [475]	DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:10:43 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [600]	DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:10:43 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [604]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:11:02 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:11:25 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:11:25 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:11:25 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:11:25 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:11:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [73]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:11:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [422]	DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:11:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [436]	DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:12:05 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [475]	DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:12:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [600]	DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:12:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [604]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:12:53 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:26:40 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:32:13 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:33:40 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:33:40 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:33:40 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:33:40 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:33:43 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [73]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:33:43 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [422]	DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:33:59 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [436]	DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:34:19 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [475]	DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:34:50 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [600]	DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:34:50 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [604]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:40:05 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:40:05 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:40:05 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:40:05 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:40:08 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [73]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:40:08 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [422]	DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:40:25 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [436]	DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:40:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [475]	DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:41:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [600]	DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:41:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [604]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:41:32 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:41:38 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:41:52 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:41:52 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:41:52 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:41:52 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:41:55 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [73]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:41:55 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [422]	DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:42:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [436]	DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:42:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [475]	DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:43:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [600]	DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 14-Nov-2018 11:43:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [604]	DTC0 links OK 0xc3
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:58:48 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:58:51 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 14-Nov-2018 11:59:09 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-d ots:  Early 14-Nov-2018 12:00:32 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 14-Nov-2018 12:00:32 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0-SlowControls
%MSG
%MSG-d ots:  Early 14-Nov-2018 12:00:32 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC0
%MSG
%MSG-d ots:  Early 14-Nov-2018 12:00:32 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC0
%MSG
