
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000290                       # Number of seconds simulated
sim_ticks                                   289974069                       # Number of ticks simulated
final_tick                               4971213842967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40673                       # Simulator instruction rate (inst/s)
host_op_rate                                    73054                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21457167                       # Simulator tick rate (ticks/s)
host_mem_usage                                4490196                       # Number of bytes of host memory used
host_seconds                                    13.51                       # Real time elapsed on the host
sim_insts                                      549660                       # Number of instructions simulated
sim_ops                                        987252                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        60608                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.dtb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst              128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data               64                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         1920                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker          512                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       125056                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data        70144                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              258816                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       125056                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         125184                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks        58944                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total            58944                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          947                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.dtb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 1                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           30                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker            8                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1954                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data         1096                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 4044                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks            921                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total                 921                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide    209011793                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.dtb.walker        662128                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        662128                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              441419                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              220709                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      6621282                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      1765675                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    431266149                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    241897492                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              892548775                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         441419                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    431266149                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         431707568                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks        203273349                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total             203273349                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks        203273349                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide    209011793                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       662128                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       662128                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             441419                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             220709                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      6621282                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      1765675                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    431266149                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    241897492                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total            1095822123                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                      944                       # number of replacements
testsys.iocache.tagsinuse                    8.311868                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                      944                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                            0                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             4971063355000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     8.311868                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.519492                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.519492                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_misses::pc.south_bridge.ide           15                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total              15                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide          960                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total            960                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide          975                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total              975                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide          975                       # number of overall misses
testsys.iocache.overall_misses::total             975                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide       635000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total       635000                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide    163914880                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total    163914880                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide    164549880                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total    164549880                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide    164549880                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total    164549880                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide           15                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total            15                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide          960                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total          960                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide          975                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total            975                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide          975                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total           975                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total             1                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total            1                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 42333.333333                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 42333.333333                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 170744.666667                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 170744.666667                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 168769.107692                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 168769.107692                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 168769.107692                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 168769.107692                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs      1206200                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                 103                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 11710.679612                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks            929                       # number of writebacks
testsys.iocache.writebacks::total                 929                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           15                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide          960                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total          960                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide          975                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total          975                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide          975                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total          975                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide       451500                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total       451500                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide    152531192                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total    152531192                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    152982692                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total    152982692                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    152982692                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total    152982692                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide        30100                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total        30100                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 158886.658333                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 158886.658333                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 156905.325128                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 156905.325128                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 156905.325128                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 156905.325128                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages           15                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes        61440                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs           15                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                           169                       # number of replacements
testsys.l2.tagsinuse                      1663.039603                       # Cycle average of tags in use
testsys.l2.total_refs                              29                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                           169                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          0.171598                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks           43.442623                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        2.999955                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              1.601281                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.999985                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    20.913475                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     6.675878                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   1116.989234                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    466.417175                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.010606                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000732                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000732                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000391                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000244                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.005106                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.001630                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.272702                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.113871                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.406016                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         2478                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker          116                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst         1622                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data          270                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   4486                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks             294                       # number of Writeback hits
testsys.l2.Writeback_hits::total                  294                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total                   1                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data           43                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                   43                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         2478                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker          116                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst         1622                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data          313                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    4529                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         2478                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker          116                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst         1622                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data          313                       # number of overall hits
testsys.l2.overall_hits::total                   4529                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 1                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           30                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker            8                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         1974                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data          823                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 2844                       # number of ReadReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          279                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                279                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  1                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           30                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         1974                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data         1102                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  3123                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 1                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           30                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker            8                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         1974                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data         1102                       # number of overall misses
testsys.l2.overall_misses::total                 3123                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      3165741                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker       812038                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    203584348                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data     86710928                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      294273055                       # number of ReadReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     28667347                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     28667347                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      3165741                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker       812038                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    203584348                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data    115378275                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       322940402                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      3165741                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker       812038                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    203584348                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data    115378275                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      322940402                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               1                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         2508                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker          124                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         3596                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data         1093                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               7330                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks          294                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total              294                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total               1                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          322                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              322                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                1                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         2508                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker          124                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         3596                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data         1415                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                7652                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               1                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         2508                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker          124                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         3596                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data         1415                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               7652                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.011962                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.064516                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.548943                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.752973                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.387995                       # miss rate for ReadReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.866460                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.866460                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.011962                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.064516                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.548943                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.778799                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.408129                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.011962                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.064516                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.548943                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.778799                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.408129                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 105524.700000                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 101504.750000                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 103132.901722                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 105359.572296                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 103471.538326                       # average ReadReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 102750.347670                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 102750.347670                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 105524.700000                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 101504.750000                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 103132.901722                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 104698.979129                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 103407.109190                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 105524.700000                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 101504.750000                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 103132.901722                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 104698.979129                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 103407.109190                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks                   3                       # number of writebacks
testsys.l2.writebacks::total                        3                       # number of writebacks
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           30                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker            8                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         1974                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data          823                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            2835                       # number of ReadReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          279                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           279                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           30                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         1974                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data         1102                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             3114                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           30                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker            8                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         1974                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data         1102                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            3114                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      3002241                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       767538                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    192689709                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data     82208686                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    278668174                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     27117547                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     27117547                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      3002241                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker       767538                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    192689709                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data    109326233                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    305785721                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      3002241                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker       767538                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    192689709                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data    109326233                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    305785721                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data      3184660                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total      3184660                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data      7056884                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total      7056884                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data     10241544                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total     10241544                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.011962                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.064516                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.548943                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.752973                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.386767                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.866460                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.866460                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.011962                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.064516                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.548943                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.778799                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.406952                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.011962                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.064516                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.548943                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.778799                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.406952                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 100074.700000                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 95942.250000                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 97613.834347                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 99889.047388                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 98295.652205                       # average ReadReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 97195.508961                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 97195.508961                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 100074.700000                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 95942.250000                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 97613.834347                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 99207.107985                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 98197.084457                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 100074.700000                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 95942.250000                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 97613.834347                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 99207.107985                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 98197.084457                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      1666.891607                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks            0.287374                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        2.999955                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              1.999986                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.999985                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    21.633411                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     6.969806                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   1141.774970                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data    487.226122                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.000009                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000660                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000213                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.034844                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.014869                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.050869                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.inst           20                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data            4                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                     24                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks               3                       # number of Writeback hits
testsys.l3.Writeback_hits::total                    3                       # number of Writeback hits
testsys.l3.demand_hits::switch_cpus.inst           20                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data            4                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                      24                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.inst           20                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data            4                       # number of overall hits
testsys.l3.overall_hits::total                     24                       # number of overall hits
testsys.l3.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 1                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           30                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker            8                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1954                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data          819                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 2820                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total                 2                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          277                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                277                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  1                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           30                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1954                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data         1096                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  3097                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 1                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           30                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker            8                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1954                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data         1096                       # number of overall misses
testsys.l3.overall_misses::total                 3097                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      2898041                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker       740838                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    185746111                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data     79286665                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      268671655                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     25998865                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     25998865                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      2898041                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker       740838                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    185746111                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data    105285530                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       294670520                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      2898041                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker       740838                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    185746111                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data    105285530                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      294670520                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               1                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           30                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker            8                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         1974                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data          823                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               2844                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks            3                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total                3                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total               2                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          277                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              277                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                1                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           30                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker            8                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         1974                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data         1100                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                3121                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               1                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           30                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker            8                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         1974                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data         1100                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               3121                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.989868                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.995140                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.991561                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total              1                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.989868                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.996364                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.992310                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.989868                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.996364                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.992310                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 96601.366667                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 92604.750000                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 95059.422211                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 96809.114774                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 95273.636525                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 93858.718412                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 93858.718412                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 96601.366667                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 92604.750000                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 95059.422211                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 96063.439781                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 95147.084275                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 96601.366667                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 92604.750000                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 95059.422211                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 96063.439781                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 95147.084275                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           30                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker            8                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1954                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data          819                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            2811                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          277                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           277                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           30                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1954                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data         1096                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             3088                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           30                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker            8                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1954                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data         1096                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            3088                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2482779                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       628825                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    158306698                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data     67843456                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    229261758                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data       156800                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total       156800                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     22043164                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     22043164                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      2482779                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker       628825                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    158306698                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data     89886620                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    251304922                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      2482779                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker       628825                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    158306698                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data     89886620                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    251304922                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data      2835350                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total      2835350                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data      6316500                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total      6316500                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data      9151850                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total      9151850                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.989868                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.995140                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.988397                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.989868                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.996364                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.989426                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.989868                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.996364                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.989426                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 82759.300000                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 78603.125000                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 81016.733879                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 82836.942613                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 81558.789755                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        78400                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total        78400                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79578.209386                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 79578.209386                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 82759.300000                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 78603.125000                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 81016.733879                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 82013.339416                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 81381.127591                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 82759.300000                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 78603.125000                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 81016.733879                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 82013.339416                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 81381.127591                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         18                       # Number of instructions committed
testsys.cpu.committedOps                           27                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   27                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          27                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 64                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                41                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            1                       # number of memory refs
testsys.cpu.num_load_insts                          1                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                  3086                       # number of replacements
testsys.cpu.icache.tagsinuse               437.660198                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                   27381                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                  3086                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  8.872651                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle          4971066579300                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.789431                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   436.870767                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.001542                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.853263                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.854805                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           19                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        30913                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          30932                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           19                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        30913                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           30932                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           19                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        30913                       # number of overall hits
testsys.cpu.icache.overall_hits::total          30932                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         4223                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         4225                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         4223                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          4225                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         4223                       # number of overall misses
testsys.cpu.icache.overall_misses::total         4225                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    286186607                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    286186607                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    286186607                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    286186607                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    286186607                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    286186607                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           21                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        35136                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        35157                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           21                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        35136                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        35157                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           21                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        35136                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        35157                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.095238                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.120190                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.120175                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.095238                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.120190                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.120175                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.095238                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.120190                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.120175                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 67768.554819                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 67736.475030                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 67768.554819                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 67736.475030                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 67768.554819                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 67736.475030                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          627                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          627                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          627                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          627                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          627                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          627                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         3596                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         3596                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         3596                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         3596                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         3596                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         3596                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    222975414                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    222975414                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    222975414                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    222975414                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    222975414                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    222975414                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.102345                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.102284                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.102345                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.102284                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.102345                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.102284                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62006.511123                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62006.511123                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 62006.511123                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 62006.511123                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 62006.511123                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 62006.511123                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements          116                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse       9.598940                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs           168                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs          116                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.448276                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     0.329868                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     9.269072                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.020617                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.579317                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.599934                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker          227                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total          227                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker          227                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total          227                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker          227                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total          227                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker          124                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total          127                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker          124                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total          127                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker          124                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total          127                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      2386265                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      2386265                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      2386265                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      2386265                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      2386265                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      2386265                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker          351                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total          354                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker          351                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total          354                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker          351                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total          354                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.353276                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.358757                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.353276                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.358757                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.353276                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.358757                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 19244.072581                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 18789.488189                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 19244.072581                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 18789.488189                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 19244.072581                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 18789.488189                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker          124                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total          124                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker          124                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total          124                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker          124                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total          124                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1994906                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      1994906                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      1994906                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      1994906                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      1994906                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      1994906                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.353276                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.350282                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.353276                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.350282                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.353276                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.350282                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 16087.951613                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 16087.951613                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 16087.951613                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 16087.951613                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 16087.951613                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 16087.951613                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         2495                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      13.552885                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs           266                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         2495                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.106613                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle 4971155142000                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     1.064377                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    12.488509                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.066524                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.780532                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.847055                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker          351                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total          351                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker          351                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total          351                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker          351                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total          351                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         2509                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         2512                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         2509                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         2512                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         2509                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         2512                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     31310361                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     31310361                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     31310361                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     31310361                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     31310361                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     31310361                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         2860                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         2863                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         2860                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         2863                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         2860                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         2863                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.877273                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.877401                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.877273                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.877401                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.877273                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.877401                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 12479.219211                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12464.315685                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 12479.219211                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12464.315685                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 12479.219211                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12464.315685                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         2509                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         2509                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         2509                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         2509                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         2509                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         2509                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     23576211                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     23576211                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker     23576211                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     23576211                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker     23576211                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     23576211                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.877273                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.876353                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.877273                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.876353                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.877273                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.876353                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  9396.656437                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9396.656437                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  9396.656437                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9396.656437                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  9396.656437                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9396.656437                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                   653                       # number of replacements
testsys.cpu.dcache.tagsinuse               478.937987                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                   25710                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                   653                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 39.372129                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.603803                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   478.334184                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000590                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.467123                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.467713                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        34722                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          34722                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data        20748                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total         20748                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        55470                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           55470                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        55470                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          55470                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data         2280                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total         2281                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          334                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          334                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         2614                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          2615                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         2614                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         2615                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    201067951                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total    201067951                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     31804861                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     31804861                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    232872812                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    232872812                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    232872812                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    232872812                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        37002                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        37003                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data        21082                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total        21082                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            1                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        58084                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        58085                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            1                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        58084                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        58085                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.061618                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.061644                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015843                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.015843                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.045004                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.045020                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.045004                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.045020                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 88187.697807                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 88149.035949                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 95224.134731                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 95224.134731                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 89086.768171                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 89052.700574                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 89086.768171                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 89052.700574                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks          294                       # number of writebacks
testsys.cpu.dcache.writebacks::total              294                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         1186                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total         1186                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           12                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data         1198                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total         1198                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data         1198                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total         1198                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         1094                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total         1094                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          322                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          322                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data         1416                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total         1416                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data         1416                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total         1416                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     92005360                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total     92005360                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     29637351                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     29637351                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    121642711                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total    121642711                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    121642711                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total    121642711                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data      3323631                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3323631                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data      7323906                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      7323906                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     10647537                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total     10647537                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.029566                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029565                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.015274                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015274                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.024378                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.024378                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.024378                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.024378                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 84099.963437                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84099.963437                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 92041.462733                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92041.462733                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 85905.869350                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 85905.869350                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 85905.869350                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 85905.869350                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                  812849                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           49241                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        49241                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         7351                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        35525                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits           21504                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles       193450                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                229296                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              49241                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches        21504                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                70284                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          28012                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              1823                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles        163405                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles          485                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            35136                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         4344                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             33                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       449799                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.973393                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.452409                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          381247     84.76%     84.76% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            3145      0.70%     85.46% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            2756      0.61%     86.07% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            3833      0.85%     86.92% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            6211      1.38%     88.30% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            4047      0.90%     89.20% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            6305      1.40%     90.61% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            3274      0.73%     91.33% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           38981      8.67%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       449799                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.060578                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.282089                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles          189551                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles       174004                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            64142                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles         1760                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles         20329                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        420492                       # Number of instructions handled by decode
testsys.switch_cpus.rename.SquashCycles         20329                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles          194989                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles         104795                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        56732                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            60393                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles        12548                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        399065                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents          183                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents          2889                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents         7569                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents          136                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands       437613                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups       998982                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups       998892                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups           90                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps       284691                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps          152911                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts         1351                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts         1361                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            36821                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        49628                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        30551                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads         2316                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores         1290                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            369270                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded         2107                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           335003                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued         1572                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined       109788                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined       157032                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved          955                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       449799                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.744784                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.515213                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       327877     72.89%     72.89% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        39372      8.75%     81.65% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        25865      5.75%     87.40% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3        19848      4.41%     91.81% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4        14773      3.28%     95.09% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5        10790      2.40%     97.49% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         8110      1.80%     99.30% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         2657      0.59%     99.89% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          507      0.11%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       449799                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            859     49.54%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     49.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           446     25.72%     75.26% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          429     24.74%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         4108      1.23%      1.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       259368     77.42%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd           10      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.65% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        44813     13.38%     92.03% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        26704      7.97%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        335003                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.412134                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt               1734                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005176                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads      1124021                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       481271                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       319528                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads           28                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes           46                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            9                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        332615                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses             14                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         5466                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads        16454                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         9423                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles         20329                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles          92106                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles          902                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       371377                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         6020                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        49628                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        30551                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts         1732                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents           471                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents          159                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect         1849                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         6636                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         8485                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       325027                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        42570                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts         9976                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               68196                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           33731                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             25626                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.399861                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                320368                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               319537                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers           208394                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           339511                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.393107                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.613806                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts       118174                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls         1152                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         7414                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       429618                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.589328                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.553860                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       344446     80.17%     80.17% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        30453      7.09%     87.26% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2        16379      3.81%     91.08% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3        13221      3.08%     94.15% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         8147      1.90%     96.05% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         3513      0.82%     96.87% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6         2348      0.55%     97.41% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         2817      0.66%     98.07% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8         8294      1.93%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       429618                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts       133851                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps        253186                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 54298                       # Number of memory references committed
testsys.switch_cpus.commit.loads                33171                       # Number of loads committed
testsys.switch_cpus.commit.membars                126                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             27935                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts           251143                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events         8294                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads              792482                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             763296                       # The number of ROB writes
testsys.switch_cpus.timesIdled                   2245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 363050                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles                3762                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts             133851                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps               253186                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total       133851                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      6.072790                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                6.072790                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.164669                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.164669                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          644391                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         348594                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads               18                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes              57                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads         139876                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes          1005                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        11128                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         6680                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         4418744                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          711008                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            5147560                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      4418744                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       4418744                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       646423                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          646423                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1391                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          835                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           552343                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           107006                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              661575                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data           85493                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total              85493                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     38375845                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     23036543                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15238410853                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2451970973                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17751794213                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15238410853                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15238410853                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2229244160                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2229244160                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     38375845                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     23036543                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15238410853                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4681215133                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19981038373                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                         870802                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    415791                       # Number of instructions committed
drivesys.cpu.committedOps                      734039                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              732225                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                  323                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        60572                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     732225                       # number of integer instructions
drivesys.cpu.num_fp_insts                         323                       # number of float instructions
drivesys.cpu.num_int_register_reads           1938041                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes           838747                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                546                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes               270                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      192561                       # number of memory refs
drivesys.cpu.num_load_insts                    107085                       # Number of load instructions
drivesys.cpu.num_store_insts                    85476                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                   870802                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 20.003776                       # Number of seconds simulated
sim_ticks                                20003775982551                       # Number of ticks simulated
final_tick                               24975278760960                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  29292                       # Simulator instruction rate (inst/s)
host_op_rate                                    56081                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4858402633                       # Simulator tick rate (ticks/s)
host_mem_usage                                4542676                       # Number of bytes of host memory used
host_seconds                                  4117.36                       # Real time elapsed on the host
sim_insts                                   120606834                       # Number of instructions simulated
sim_ops                                     230904402                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide      1060864                       # Number of bytes read from this memory
testsys.physmem.bytes_read::ethernet           542272                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker        14592                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker         5312                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       529600                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data      2785664                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total             4938304                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       529600                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         529600                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks      2422464                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total          2422464                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide        16576                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::ethernet              8473                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker          228                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker           83                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         8275                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data        43526                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                77161                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks          37851                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total               37851                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide        53033                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::ethernet               27108                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker          729                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker          266                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst        26475                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data       139257                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total                 246869                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst        26475                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total             26475                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks           121100                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total                121100                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks           121100                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide        53033                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::ethernet              27108                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker          729                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker          266                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst        26475                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data       139257                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total                367969                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                    32864                       # number of replacements
testsys.iocache.tagsinuse                   13.793520                       # Cycle average of tags in use
testsys.iocache.total_refs                       8417                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                    32878                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                     0.256007                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     0.011329                       # Average occupied blocks per requestor
testsys.iocache.occ_blocks::ethernet        13.782190                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.000708                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::ethernet        0.861387                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.862095                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_hits::ethernet           2239                       # number of ReadReq hits
testsys.iocache.ReadReq_hits::total              2239                       # number of ReadReq hits
testsys.iocache.WriteReq_hits::ethernet          1009                       # number of WriteReq hits
testsys.iocache.WriteReq_hits::total             1009                       # number of WriteReq hits
testsys.iocache.demand_hits::ethernet            3248                       # number of demand (read+write) hits
testsys.iocache.demand_hits::total               3248                       # number of demand (read+write) hits
testsys.iocache.overall_hits::ethernet           3248                       # number of overall hits
testsys.iocache.overall_hits::total              3248                       # number of overall hits
testsys.iocache.ReadReq_misses::pc.south_bridge.ide          260                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::ethernet        14272                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total           14532                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide        16640                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::ethernet        15509                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total          32149                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide        16900                       # number of demand (read+write) misses
testsys.iocache.demand_misses::ethernet         29781                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total            46681                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide        16900                       # number of overall misses
testsys.iocache.overall_misses::ethernet        29781                       # number of overall misses
testsys.iocache.overall_misses::total           46681                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide     11095000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::ethernet    580238403                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total    591333403                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide   2928603920                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::ethernet   1044762000                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total   3973365920                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide   2939698920                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::ethernet   1625000403                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total   4564699323                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide   2939698920                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::ethernet   1625000403                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total   4564699323                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide          260                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::ethernet        16511                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total         16771                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide        16640                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::ethernet        16518                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total        33158                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide        16900                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::ethernet        33029                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total          49929                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide        16900                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::ethernet        33029                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total         49929                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::ethernet     0.864393                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total     0.866496                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::ethernet     0.938915                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total     0.969570                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::ethernet     0.901662                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total      0.934948                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::ethernet     0.901662                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total     0.934948                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 42673.076923                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::ethernet 40655.717699                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 40691.811382                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 175997.831731                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::ethernet 67364.884906                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 123592.208778                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 173946.681657                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::ethernet 54565.004634                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 97784.951543                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 173946.681657                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::ethernet 54565.004634                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 97784.951543                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs     21596900                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                1888                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 11439.036017                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks          25147                       # number of writebacks
testsys.iocache.writebacks::total               25147                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          260                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::ethernet        14272                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total        14532                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide        16640                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::ethernet        15509                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total        32149                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide        16900                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::ethernet        29781                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total        46681                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide        16900                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::ethernet        29781                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total        46681                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      7900800                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::ethernet    402598712                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total    410499512                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide   2728056900                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::ethernet    853154700                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total   3581211600                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   2735957700                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::ethernet   1255753412                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total   3991711112                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   2735957700                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::ethernet   1255753412                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total   3991711112                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::ethernet     0.864393                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total     0.866496                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::ethernet     0.938915                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total     0.969570                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::ethernet     0.901662                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total     0.934948                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::ethernet     0.901662                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total     0.934948                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 30387.692308                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::ethernet 28208.990471                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 28247.970823                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 163945.727163                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::ethernet 55010.297247                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 111394.183334                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 161890.988166                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::ethernet 42166.260770                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 85510.402776                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 161890.988166                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::ethernet 42166.260770                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 85510.402776                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages          260                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes      1064960                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs          260                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                        330313                       # number of replacements
testsys.l2.tagsinuse                      4017.365980                       # Cycle average of tags in use
testsys.l2.total_refs                         3364159                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                        334327                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                         10.062481                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks         1014.183357                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        0.004103                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        0.223859                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.000021                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    27.569543                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker    11.668657                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   1746.530624                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data   1217.185817                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.247603                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000001                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000055                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.006731                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.002849                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.426399                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.297165                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.980802                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker       579933                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker        30610                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst      2322779                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data       207464                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                3140786                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks          284591                       # number of Writeback hits
testsys.l2.Writeback_hits::total               284591                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data        16066                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total               16066                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data        61088                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                61088                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker       579933                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker        30610                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst      2322779                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data       268552                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                 3201874                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker       579933                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker        30610                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst      2322779                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data       268552                       # number of overall hits
testsys.l2.overall_hits::total                3201874                       # number of overall hits
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker         4119                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker         1450                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst       157641                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data        98324                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total               261534                       # number of ReadReq misses
testsys.l2.UpgradeReq_misses::switch_cpus.data        10078                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total             10078                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data        58089                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total              58089                       # number of ReadExReq misses
testsys.l2.demand_misses::switch_cpus.dtb.walker         4119                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker         1450                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst       157641                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data       156413                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                319623                       # number of demand (read+write) misses
testsys.l2.overall_misses::switch_cpus.dtb.walker         4119                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker         1450                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst       157641                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data       156413                       # number of overall misses
testsys.l2.overall_misses::total               319623                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker    106205245                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker     38469603                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst   4095814305                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data   3670141719                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total     7910630872                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data    236700168                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total    236700168                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data   3922205136                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total   3922205136                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker    106205245                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker     38469603                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst   4095814305                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data   7592346855                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total     11832836008                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker    106205245                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker     38469603                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst   4095814305                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data   7592346855                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total    11832836008                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker       584052                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker        32060                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst      2480420                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data       305788                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total            3402320                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks       284591                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total           284591                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data        26144                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total           26144                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data       119177                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total           119177                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::switch_cpus.dtb.walker       584052                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker        32060                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst      2480420                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data       424965                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total             3521497                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker       584052                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker        32060                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst      2480420                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data       424965                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total            3521497                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.007052                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.045228                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.063554                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.321543                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.076869                       # miss rate for ReadReq accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.385480                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.385480                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.487418                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.487418                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.007052                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.045228                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.063554                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.368061                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.090763                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.007052                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.045228                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.063554                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.368061                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.090763                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 25784.230396                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 26530.760690                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 25981.910195                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 37327.018012                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 30247.045784                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 23486.819607                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 23486.819607                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 67520.617260                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 67520.617260                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 25784.230396                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 26530.760690                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 25981.910195                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 48540.382545                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 37021.228159                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 25784.230396                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 26530.760690                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 25981.910195                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 48540.382545                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 37021.228159                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks               91156                       # number of writebacks
testsys.l2.writebacks::total                    91156                       # number of writebacks
testsys.l2.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.data            2                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::total                 5                       # number of ReadReq MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.data            2                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::total                  5                       # number of demand (read+write) MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.data            2                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::total                 5                       # number of overall MSHR hits
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker         4119                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker         1450                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst       157638                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data        98322                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total          261529                       # number of ReadReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data        10078                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total        10078                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data        58089                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total         58089                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker         4119                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker         1450                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst       157638                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data       156411                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total           319618                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker         4119                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker         1450                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst       157638                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data       156411                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total          319618                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     84106215                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker     30387704                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   3199081209                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data   3121620747                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total   6435195875                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data    666549303                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total    666549303                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   3595981428                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total   3595981428                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker     84106215                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker     30387704                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst   3199081209                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data   6717602175                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total  10031177303                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker     84106215                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker     30387704                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst   3199081209                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data   6717602175                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total  10031177303                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1087006013                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total   1087006013                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   2445171291                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total   2445171291                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data   3532177304                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total   3532177304                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.007052                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.045228                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063553                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.321536                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.076868                       # mshr miss rate for ReadReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.385480                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.385480                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.487418                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.487418                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.007052                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.045228                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.063553                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.368056                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.090762                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.007052                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.045228                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.063553                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.368056                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.090762                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 20419.085943                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 20957.037241                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 20293.845450                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 31748.954934                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 24606.050859                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 66139.045743                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 66139.045743                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 61904.688117                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 61904.688117                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 20419.085943                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 20957.037241                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 20293.845450                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 42948.399889                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 31384.894790                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 20419.085943                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 20957.037241                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 20293.845450                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 42948.399889                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 31384.894790                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                         25997                       # number of replacements
testsys.l3.tagsinuse                     32244.923493                       # Cycle average of tags in use
testsys.l3.total_refs                          290240                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                         58527                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                          4.959079                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks        18761.205322                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        2.032546                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        1.024083                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              0.314184                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.039337                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker   147.343111                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker    50.074042                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   5681.173208                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   7601.717661                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.572547                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000062                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000010                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000001                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.004497                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.001528                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.173376                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.231986                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.984037                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker         3891                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker         1367                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst       149362                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data        71063                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                 225683                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks           91156                       # number of Writeback hits
testsys.l3.Writeback_hits::total                91156                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data          446                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                 446                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data        23250                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total                23250                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker         3891                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker         1367                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst       149362                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data        94313                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                  248933                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker         3891                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker         1367                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst       149362                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data        94313                       # number of overall hits
testsys.l3.overall_hits::total                 248933                       # number of overall hits
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker          228                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker           83                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         8276                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data        27259                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                35846                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data        12072                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total             12072                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data        32399                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total              32399                       # number of ReadExReq misses
testsys.l3.demand_misses::switch_cpus.dtb.walker          228                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker           83                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         8276                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data        59658                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                 68245                       # number of demand (read+write) misses
testsys.l3.overall_misses::switch_cpus.dtb.walker          228                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker           83                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         8276                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data        59658                       # number of overall misses
testsys.l3.overall_misses::total                68245                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker     21391862                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker      7756328                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    774535548                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data   1823417987                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total     2627101725                       # number of ReadReq miss cycles
testsys.l3.UpgradeReq_miss_latency::switch_cpus.data    178059996                       # number of UpgradeReq miss cycles
testsys.l3.UpgradeReq_miss_latency::total    178059996                       # number of UpgradeReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data   2891863389                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total   2891863389                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker     21391862                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker      7756328                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    774535548                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data   4715281376                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total      5518965114                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker     21391862                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker      7756328                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    774535548                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data   4715281376                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total     5518965114                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker         4119                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker         1450                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst       157638                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data        98322                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total             261529                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks        91156                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total            91156                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data        12518                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total           12518                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data        55649                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total            55649                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::switch_cpus.dtb.walker         4119                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker         1450                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst       157638                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data       153971                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total              317178                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker         4119                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker         1450                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst       157638                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data       153971                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total             317178                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.055353                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.057241                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.052500                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.277242                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.137063                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.964371                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.964371                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.582203                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.582203                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.055353                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.057241                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.052500                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.387463                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.215163                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.055353                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.057241                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.052500                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.387463                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.215163                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 93823.956140                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 93449.734940                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 93588.152247                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 66892.328662                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 73288.560090                       # average ReadReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::switch_cpus.data 14749.833996                       # average UpgradeReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::total 14749.833996                       # average UpgradeReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 89257.797741                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 89257.797741                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 93823.956140                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 93449.734940                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 93588.152247                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 79038.542626                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 80869.882248                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 93823.956140                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 93449.734940                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 93588.152247                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 79038.542626                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 80869.882248                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.writebacks::writebacks               12704                       # number of writebacks
testsys.l3.writebacks::total                    12704                       # number of writebacks
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker          228                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker           83                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         8276                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data        27259                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total           35846                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data        12072                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total        12072                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data        32399                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total         32399                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker          228                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker           83                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         8276                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data        59658                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total            68245                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker          228                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker           83                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         8276                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data        59658                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total           68245                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     18200223                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      6594467                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    657909765                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data   1439876503                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total   2122580958                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data    684931620                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total    684931620                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data   2425032062                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total   2425032062                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker     18200223                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker      6594467                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    657909765                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data   3864908565                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total   4547613020                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker     18200223                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker      6594467                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    657909765                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data   3864908565                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total   4547613020                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data    969803133                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total    969803133                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data   2169843938                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total   2169843938                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data   3139647071                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total   3139647071                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.055353                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.057241                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.052500                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.277242                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.137063                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.964371                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.964371                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.582203                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.582203                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.055353                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.057241                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.052500                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.387463                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.215163                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.055353                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.057241                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.052500                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.387463                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.215163                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 79825.539474                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 79451.409639                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79496.105002                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 52822.058880                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 59213.886012                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 56737.211730                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total 56737.211730                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74848.978734                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 74848.978734                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 79825.539474                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 79451.409639                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 79496.105002                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 64784.413909                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 66636.574401                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 79825.539474                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 79451.409639                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 79496.105002                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 64784.413909                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 66636.574401                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.txBytes                       264586                       # Bytes Transmitted
testsys.ethernet.rxBytes                       334254                       # Bytes Received
testsys.ethernet.txPackets                       3824                       # Number of Packets Transmitted
testsys.ethernet.rxPackets                       3231                       # Number of Packets Received
testsys.ethernet.txIpChecksums                      0                       # Number of tx IP Checksums done by device
testsys.ethernet.rxIpChecksums                      0                       # Number of rx IP Checksums done by device
testsys.ethernet.txTcpChecksums                  2206                       # Number of tx TCP Checksums done by device
testsys.ethernet.rxTcpChecksums                  3226                       # Number of rx TCP Checksums done by device
testsys.ethernet.txUdpChecksums                     0                       # Number of tx UDP Checksums done by device
testsys.ethernet.rxUdpChecksums                     0                       # Number of rx UDP Checksums done by device
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.totBandwidth                  239491                       # Total Bandwidth (bits/s)
testsys.ethernet.totPackets                      7055                       # Total Packets
testsys.ethernet.totBytes                      598840                       # Total Bytes
testsys.ethernet.totPPS                           353                       # Total Tranmission Rate (packets/s)
testsys.ethernet.txBandwidth                   105814                       # Transmit Bandwidth (bits/s)
testsys.ethernet.rxBandwidth                   133676                       # Receive Bandwidth (bits/s)
testsys.ethernet.txPPS                            191                       # Packet Tranmission Rate (packets/s)
testsys.ethernet.rxPPS                            162                       # Packet Reception Rate (packets/s)
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                2138                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                               0                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                          0                       # Number of instructions committed
testsys.cpu.committedOps                            0                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                    0                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                           0                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                  0                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                 0                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            0                       # number of memory refs
testsys.cpu.num_load_insts                          0                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                         0                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements               2480425                       # number of replacements
testsys.cpu.icache.tagsinuse               511.999984                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                 8861668                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs               2480937                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  3.571904                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::switch_cpus.inst   511.999984                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::switch_cpus.inst     1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst      8854233                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total        8854233                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::switch_cpus.inst      8854233                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total         8854233                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::switch_cpus.inst      8854233                       # number of overall hits
testsys.cpu.icache.overall_hits::total        8854233                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst      2576241                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total      2576241                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::switch_cpus.inst      2576241                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total       2576241                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::switch_cpus.inst      2576241                       # number of overall misses
testsys.cpu.icache.overall_misses::total      2576241                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  32392136569                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total  32392136569                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst  32392136569                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total  32392136569                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst  32392136569                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total  32392136569                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst     11430474                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total     11430474                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::switch_cpus.inst     11430474                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total     11430474                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst     11430474                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total     11430474                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.225384                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.225384                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.225384                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.225384                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.225384                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.225384                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12573.410861                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 12573.410861                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12573.410861                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 12573.410861                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12573.410861                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 12573.410861                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets       107765                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              3                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets 35921.666667                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        95768                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total        95768                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst        95768                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total        95768                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst        95768                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total        95768                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2480473                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total      2480473                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst      2480473                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total      2480473                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst      2480473                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total      2480473                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  22472943178                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total  22472943178                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  22472943178                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total  22472943178                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  22472943178                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total  22472943178                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.217005                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.217005                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.217005                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.217005                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.217005                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.217005                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  9059.942671                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9059.942671                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  9059.942671                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total  9059.942671                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  9059.942671                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total  9059.942671                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements        32146                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      14.324632                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs         45547                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs        32160                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.416262                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle 4972554065300                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker    14.324632                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.895289                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.895289                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker        45309                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total        45309                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker        45309                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total        45309                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker        45309                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total        45309                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker        32359                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total        32359                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker        32359                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total        32359                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker        32359                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total        32359                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker    527202873                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total    527202873                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker    527202873                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total    527202873                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker    527202873                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total    527202873                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker        77668                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total        77668                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker        77668                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total        77668                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker        77668                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total        77668                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.416632                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.416632                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.416632                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.416632                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.416632                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.416632                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 16292.310424                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 16292.310424                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 16292.310424                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 16292.310424                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 16292.310424                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 16292.310424                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.writebacks::writebacks          599                       # number of writebacks
testsys.cpu.itb_walker_cache.writebacks::total          599                       # number of writebacks
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker        32359                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total        32359                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker        32359                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total        32359                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker        32359                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total        32359                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker    427674491                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total    427674491                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker    427674491                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total    427674491                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker    427674491                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total    427674491                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.416632                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.416632                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.416632                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.416632                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.416632                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.416632                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 13216.554622                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13216.554622                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 13216.554622                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 13216.554622                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 13216.554622                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 13216.554622                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements       584888                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      15.942410                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs         78020                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs       584904                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.133389                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    15.942410                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.996401                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.996401                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker        77520                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total        77520                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker        77520                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total        77520                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker        77520                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total        77520                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker       585372                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total       585372                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker       585372                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total       585372                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker       585372                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total       585372                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker   8670426015                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total   8670426015                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker   8670426015                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total   8670426015                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker   8670426015                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total   8670426015                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker       662892                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total       662892                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker       662892                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total       662892                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker       662892                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total       662892                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.883058                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.883058                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.883058                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.883058                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.883058                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.883058                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 14811.822251                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 14811.822251                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 14811.822251                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 14811.822251                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 14811.822251                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 14811.822251                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks         1009                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total         1009                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker       585372                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total       585372                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker       585372                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total       585372                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker       585372                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total       585372                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker   6880683261                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total   6880683261                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker   6880683261                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total   6880683261                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker   6880683261                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total   6880683261                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.883058                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.883058                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.883058                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.883058                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.883058                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.883058                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 11754.377150                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11754.377150                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 11754.377150                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11754.377150                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 11754.377150                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11754.377150                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                418240                       # number of replacements
testsys.cpu.dcache.tagsinuse              1015.876087                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                24267436                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                419256                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 57.882144                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle          4971730093300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::switch_cpus.data  1015.876087                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.992066                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.992066                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data     14992287                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total       14992287                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data      9223867                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total       9223867                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data     24216154                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total        24216154                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data     24216154                       # number of overall hits
testsys.cpu.dcache.overall_hits::total       24216154                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data       509856                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total       509856                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data       146010                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total       146010                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::switch_cpus.data       655866                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total        655866                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::switch_cpus.data       655866                       # number of overall misses
testsys.cpu.dcache.overall_misses::total       655866                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  14400045625                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total  14400045625                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   6274274777                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total   6274274777                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data  20674320402                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total  20674320402                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data  20674320402                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total  20674320402                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data     15502143                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total     15502143                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data      9369877                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total      9369877                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::switch_cpus.data     24872020                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total     24872020                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data     24872020                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total     24872020                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.032889                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.032889                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015583                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.015583                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.026370                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.026370                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.026370                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.026370                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28243.358174                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 28243.358174                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 42971.541518                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 42971.541518                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 31522.171300                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 31522.171300                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 31522.171300                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 31522.171300                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks       282983                       # number of writebacks
testsys.cpu.dcache.writebacks::total           282983                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       203711                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total       203711                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         1454                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total         1454                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data       205165                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total       205165                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data       205165                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total       205165                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       306145                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total       306145                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       144556                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total       144556                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data       450701                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total       450701                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data       450701                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total       450701                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   6723905684                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total   6723905684                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   5714197194                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total   5714197194                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  12438102878                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total  12438102878                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  12438102878                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total  12438102878                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1134054373                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1134054373                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   2545909678                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   2545909678                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   3679964051                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total   3679964051                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.019749                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019749                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.015428                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015428                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.018121                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.018121                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.018121                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.018121                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 21963.140616                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21963.140616                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 39529.297947                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39529.297947                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 27597.238253                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 27597.238253                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 27597.238253                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 27597.238253                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles               171389798                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups        14488339                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted     14488339                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect      1740087                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups     12345055                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits         7818357                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles     84465147                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts              69922424                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches           14488339                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches      7818357                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles             22999742                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles        5985863                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles            375644                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles      39051295                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles        98682                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles        55368                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
testsys.switch_cpus.fetch.CacheLines         11430476                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes      1164059                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes          12779                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples    151170367                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.894140                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.346180                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0       128860069     85.24%     85.24% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1         1858666      1.23%     86.47% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2         1054886      0.70%     87.17% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3         1728088      1.14%     88.31% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4         1460002      0.97%     89.28% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5         1599929      1.06%     90.34% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6         1729227      1.14%     91.48% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7         1236310      0.82%     92.30% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8        11643190      7.70%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total    151170367                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.084534                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.407973                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles        83789343                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles     41462021                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles         21383806                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles       410745                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles       4124452                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts     132449446                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts           40                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles       4124452                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles        85063288                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles       13421506                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles     25295591                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles         20524258                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles      2741272                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts     128603699                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents        13713                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents        188989                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents      1644392                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents        14499                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands    142249381                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups    321807274                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups    319318242                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups      2489032                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps    111729585                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps        30519787                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts       765996                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts       778527                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts          8954731                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads     18724710                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores     11367467                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads      1519335                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores       866528                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded         123136933                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded      1015982                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued        116720080                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued       232435                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined     21884662                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined     31607871                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved       271959                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples    151170367                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.772110                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.505753                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0    106780708     70.64%     70.64% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1     15167195     10.03%     80.67% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2     10215808      6.76%     87.43% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3      6831711      4.52%     91.95% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4      5154397      3.41%     95.36% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5      3590332      2.38%     97.73% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6      2181201      1.44%     99.17% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7      1022438      0.68%     99.85% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8       226577      0.15%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total    151170367                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu         242923     35.32%     35.32% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     35.32% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     35.32% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd        24582      3.57%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.90% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead        248774     36.18%     75.08% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite       171402     24.92%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass       878198      0.75%      0.75% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu     86795197     74.36%     75.11% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     75.11% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     75.11% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd       670122      0.57%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.69% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead     17727083     15.19%     90.88% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite     10649480      9.12%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total     116720080                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.681021                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt             687681                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005892                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads    384046951                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes    144806316                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses    112822542                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads      1689269                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes      1254331                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses       767219                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses     115678273                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses         851290                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads      1722098                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads      3638448                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses        19012                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation        26996                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores      1977896                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads        26314                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles       4124452                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles       11139109                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles        99632                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts    124152915                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts       941195                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts     18724710                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts     11367475                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts       904645                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents         34495                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents         5159                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents        26996                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect       761050                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect      1169228                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts      1930278                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts    114811139                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts     17257051                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts      1908941                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs            27690469                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches        11658461                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores          10433418                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.669883                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent             113762404                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count            113589761                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers         73603476                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers        114903740                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.662757                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.640566                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts     23896295                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls       744023                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts      1744458                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples    147131369                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.680694                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.633700                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0    112972071     76.78%     76.78% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1     12314137      8.37%     85.15% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2      6122218      4.16%     89.31% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3      6179549      4.20%     93.51% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4      3100136      2.11%     95.62% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5      1304726      0.89%     96.51% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6      1015182      0.69%     97.20% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7       947852      0.64%     97.84% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8      3175498      2.16%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total    147131369                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts     52512771                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps     100151434                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs              24475837                       # Number of memory references committed
testsys.switch_cpus.commit.loads             15086259                       # Number of loads committed
testsys.switch_cpus.commit.membars              89869                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches          10515296                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts            634370                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts         99124069                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events      3175498                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads           267811406                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes          252226773                       # The number of ROB writes
testsys.switch_cpus.timesIdled                1064655                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles               20219431                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles         59898781200                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts           52512771                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps            100151434                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total     52512771                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      3.263774                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                3.263774                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.306394                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.306394                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads       227220429                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes      123785834                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads          1346899                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes          721220                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads       52580558                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes        724906                       # number of misc regfile writes
drivesys.physmem.bytes_read::pc.south_bridge.ide         5784                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::ethernet          524478                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.dtb.walker       390504                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker        71792                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst       713794856                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data       120504741                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total          835292155                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst    713794856                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total     713794856                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::pc.south_bridge.ide      2961408                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::ethernet       454810                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::cpu.data     80299344                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total        83715562                       # Number of bytes written to this memory
drivesys.physmem.num_reads::pc.south_bridge.ide          723                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::ethernet            17054                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.dtb.walker        48813                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker         8974                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst         89224357                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data         18926021                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total           108225942                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::pc.south_bridge.ide        46272                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::ethernet           16118                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::cpu.data        11768097                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total           11830487                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::pc.south_bridge.ide          289                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::ethernet              26219                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.dtb.walker        19522                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker         3589                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst           35683006                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data            6024100                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total              41756724                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst      35683006                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total         35683006                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::pc.south_bridge.ide       148042                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::ethernet             22736                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data           4014209                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total              4184988                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::pc.south_bridge.ide       148332                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::ethernet             48955                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker        19522                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker         3589                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst          35683006                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data          10038309                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total             45941712                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages          723                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes      2961408                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs          723                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.txBytes                      334254                       # Bytes Transmitted
drivesys.ethernet.rxBytes                      264586                       # Bytes Received
drivesys.ethernet.txPackets                      3231                       # Number of Packets Transmitted
drivesys.ethernet.rxPackets                      3824                       # Number of Packets Received
drivesys.ethernet.txIpChecksums                     0                       # Number of tx IP Checksums done by device
drivesys.ethernet.rxIpChecksums                     0                       # Number of rx IP Checksums done by device
drivesys.ethernet.txTcpChecksums                 2417                       # Number of tx TCP Checksums done by device
drivesys.ethernet.rxTcpChecksums                 3819                       # Number of rx TCP Checksums done by device
drivesys.ethernet.txUdpChecksums                    0                       # Number of tx UDP Checksums done by device
drivesys.ethernet.rxUdpChecksums                    0                       # Number of rx UDP Checksums done by device
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.totBandwidth                 239491                       # Total Bandwidth (bits/s)
drivesys.ethernet.totPackets                     7055                       # Total Packets
drivesys.ethernet.totBytes                     598840                       # Total Bytes
drivesys.ethernet.totPPS                          353                       # Total Tranmission Rate (packets/s)
drivesys.ethernet.txBandwidth                  133676                       # Transmit Bandwidth (bits/s)
drivesys.ethernet.rxBandwidth                  105814                       # Receive Bandwidth (bits/s)
drivesys.ethernet.txPPS                           162                       # Packet Tranmission Rate (packets/s)
drivesys.ethernet.rxPPS                           191                       # Packet Reception Rate (packets/s)
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts               1946                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                    60071888247                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                  67009282                       # Number of instructions committed
drivesys.cpu.committedOps                   128822221                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses           127714142                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses               439690                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts      8769116                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                  127714142                       # number of integer instructions
drivesys.cpu.num_fp_insts                      439690                       # number of float instructions
drivesys.cpu.num_int_register_reads         327235524                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes        144876450                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads             732930                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes            358193                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                    30719765                       # number of memory refs
drivesys.cpu.num_load_insts                  18933755                       # Number of load instructions
drivesys.cpu.num_store_insts                 11786010                       # Number of store instructions
drivesys.cpu.num_idle_cycles             59921330438.459694                       # Number of idle cycles
drivesys.cpu.num_busy_cycles             150557808.540305                       # Number of busy cycles
drivesys.cpu.not_idle_fraction               0.002506                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                   0.997494                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
