begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* radeon_cp.c -- CP support for Radeon -*- linux-c -*-  *  * Copyright 2000 Precision Insight, Inc., Cedar Park, Texas.  * Copyright 2000 VA Linux Systems, Inc., Fremont, California.  * All Rights Reserved.  *  * Permission is hereby granted, free of charge, to any person obtaining a  * copy of this software and associated documentation files (the "Software"),  * to deal in the Software without restriction, including without limitation  * the rights to use, copy, modify, merge, publish, distribute, sublicense,  * and/or sell copies of the Software, and to permit persons to whom the  * Software is furnished to do so, subject to the following conditions:  *  * The above copyright notice and this permission notice (including the next  * paragraph) shall be included in all copies or substantial portions of the  * Software.  *  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL  * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER  * DEALINGS IN THE SOFTWARE.  *  * Authors:  *    Kevin E. Martin<martin@valinux.com>  *    Gareth Hughes<gareth@valinux.com>  *  * $FreeBSD$  */
end_comment

begin_include
include|#
directive|include
file|"dev/drm/radeon.h"
end_include

begin_include
include|#
directive|include
file|"dev/drm/drmP.h"
end_include

begin_include
include|#
directive|include
file|"dev/drm/drm.h"
end_include

begin_include
include|#
directive|include
file|"dev/drm/radeon_drm.h"
end_include

begin_include
include|#
directive|include
file|"dev/drm/radeon_drv.h"
end_include

begin_define
define|#
directive|define
name|RADEON_FIFO_DEBUG
value|0
end_define

begin_comment
comment|/* CP microcode (from ATI) */
end_comment

begin_decl_stmt
specifier|static
name|u32
name|R200_cp_microcode
index|[]
index|[
literal|2
index|]
init|=
block|{
block|{
literal|0x21007000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x20007000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000000ab
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000000af
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x66544a49
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x49494174
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x54517d83
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x498d8b64
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x49494949
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x49da493c
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x49989898
block|,
literal|0000000000
block|}
block|,
block|{
literal|0xd34949d5
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x9dc90e11
block|,
literal|0000000000
block|}
block|,
block|{
literal|0xce9b9b9b
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000f0000
block|,
literal|0x00000016
block|}
block|,
block|{
literal|0x352e232c
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00000013
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000f0000
block|,
literal|0x00000016
block|}
block|,
block|{
literal|0x352e272c
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000f0001
block|,
literal|0x00000016
block|}
block|,
block|{
literal|0x3239362f
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000077ef
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000020
block|,
literal|0x0000001a
block|}
block|,
block|{
literal|0x00004000
block|,
literal|0x0000001e
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000020
block|,
literal|0x0000001a
block|}
block|,
block|{
literal|0x00004000
block|,
literal|0x0000001e
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000020
block|,
literal|0x0000001a
block|}
block|,
block|{
literal|0x00004000
block|,
literal|0x0000001e
block|}
block|,
block|{
literal|0x00000016
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x0003802a
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040067e0
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000016
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000077e0
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00065000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000037e1
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040067e1
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x000077e0
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000077e1
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000077e1
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0xffffffff
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x10000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x0003802a
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040067e0
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x00007675
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007676
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007677
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007678
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x0003802b
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x04002676
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007677
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007678
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x0000002e
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x0000002e
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0000000000
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x0000002f
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x0000002f
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0000000000
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x01605000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00065000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00098000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x64c0603d
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x00080000
block|,
literal|0x00000016
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x0400251d
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007580
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00067581
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x04002580
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00067581
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000046
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x00005000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0000750e
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00019000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00011055
block|,
literal|0x00000014
block|}
block|,
block|{
literal|0x00000055
block|,
literal|0x00000012
block|}
block|,
block|{
literal|0x0400250f
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0000504a
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x00007565
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007566
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000051
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x01e655b4
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x4401b0dc
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x01c110dc
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x2666705d
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x040c2565
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0000005d
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x04002564
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007566
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000054
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x00401060
block|,
literal|0x00000008
block|}
block|,
block|{
literal|0x00101000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000d80ff
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00800063
block|,
literal|0x00000008
block|}
block|,
block|{
literal|0x000f9000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000e00ff
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0000000000
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x00000080
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x00000054
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x00007576
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00065000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00009000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00041000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0c00350e
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00049000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00051000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x01e785f8
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00200000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00600073
block|,
literal|0x0000000c
block|}
block|,
block|{
literal|0x00007563
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x006075f0
block|,
literal|0x00000021
block|}
block|,
block|{
literal|0x20007068
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x00005068
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x00007576
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007577
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0000750e
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0000750f
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00a05000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00600076
block|,
literal|0x0000000c
block|}
block|,
block|{
literal|0x006075f0
block|,
literal|0x00000021
block|}
block|,
block|{
literal|0x000075f8
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000076
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000a750e
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0020750f
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00600079
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x00007570
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007571
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007572
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x00005000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00a05000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007568
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000084
block|,
literal|0x0000000c
block|}
block|,
block|{
literal|0x00058000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0c607562
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000086
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x00600085
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x400070dd
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000380dd
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000093
block|,
literal|0x0000001c
block|}
block|,
block|{
literal|0x00065095
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x040025bb
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00061096
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x040075bc
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000075bb
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000075bc
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00090000
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x00090000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000d8002
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x00005000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007821
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007800
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00007821
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007800
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x01665000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000a0000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000671cc
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0286f1cd
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000000a3
block|,
literal|0x00000010
block|}
block|,
block|{
literal|0x21007000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000000aa
block|,
literal|0x0000001c
block|}
block|,
block|{
literal|0x00065000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000a0000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000b0000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x38067000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000a00a6
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x20007000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x01200000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x20077000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x01200000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x20007000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0120751b
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x8040750a
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x8040750b
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00110000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000380dd
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000000bd
block|,
literal|0x0000001c
block|}
block|,
block|{
literal|0x00061096
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x844075bd
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00061095
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x840075bb
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00061096
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x844075bc
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000000c0
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x804075bd
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x800075bb
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x804075bc
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00108000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x01400000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x006000c4
block|,
literal|0x0000000c
block|}
block|,
block|{
literal|0x20c07000
block|,
literal|0x00000020
block|}
block|,
block|{
literal|0x000000c6
block|,
literal|0x00000012
block|}
block|,
block|{
literal|0x00800000
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x0080751d
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x000025bb
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000040c0
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x0000775c
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00a05000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00661000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0460275d
block|,
literal|0x00000020
block|}
block|,
block|{
literal|0x00004000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00007999
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00a05000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00661000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0460299b
block|,
literal|0x00000020
block|}
block|,
block|{
literal|0x00004000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x01e00830
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x21007000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00005000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00038042
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040025e0
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000075e1
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00000001
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000380d9
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x04007394
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u32
name|radeon_cp_microcode
index|[]
index|[
literal|2
index|]
init|=
block|{
block|{
literal|0x21007000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x20007000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000000b4
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000000b8
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x6f5b4d4c
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x4c4c427f
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x5b568a92
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x4ca09c6d
block|,
literal|0000000000
block|}
block|,
block|{
literal|0xad4c4c4c
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x4ce1af3d
block|,
literal|0000000000
block|}
block|,
block|{
literal|0xd8afafaf
block|,
literal|0000000000
block|}
block|,
block|{
literal|0xd64c4cdc
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x4cd10d10
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000f0000
block|,
literal|0x00000016
block|}
block|,
block|{
literal|0x362f242d
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00000012
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000f0000
block|,
literal|0x00000016
block|}
block|,
block|{
literal|0x362f282d
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000380e7
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x04002c97
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000f0001
block|,
literal|0x00000016
block|}
block|,
block|{
literal|0x333a3730
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000077ef
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000021
block|,
literal|0x0000001a
block|}
block|,
block|{
literal|0x00004000
block|,
literal|0x0000001e
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000021
block|,
literal|0x0000001a
block|}
block|,
block|{
literal|0x00004000
block|,
literal|0x0000001e
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000021
block|,
literal|0x0000001a
block|}
block|,
block|{
literal|0x00004000
block|,
literal|0x0000001e
block|}
block|,
block|{
literal|0x00000017
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x0003802b
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040067e0
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000017
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000077e0
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00065000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000037e1
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040067e1
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x000077e0
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000077e1
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000077e1
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0xffffffff
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x10000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x0003802b
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040067e0
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x00007675
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007676
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007677
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007678
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x0003802c
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x04002676
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007677
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007678
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x0000002f
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x0000002f
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0000000000
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x00000030
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x00000030
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0000000000
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x01605000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00065000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00098000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x64c0603e
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000380e6
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040025c5
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00080000
block|,
literal|0x00000016
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x0400251d
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007580
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00067581
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x04002580
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00067581
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000049
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x00005000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000380e6
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040025c5
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0000750e
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00019000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00011055
block|,
literal|0x00000014
block|}
block|,
block|{
literal|0x00000055
block|,
literal|0x00000012
block|}
block|,
block|{
literal|0x0400250f
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0000504f
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000380e6
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040025c5
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007565
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007566
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000058
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000380e6
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040025c5
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x01e655b4
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x4401b0e4
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x01c110e4
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x26667066
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x040c2565
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000066
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x04002564
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007566
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0000005d
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x00401069
block|,
literal|0x00000008
block|}
block|,
block|{
literal|0x00101000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000d80ff
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0080006c
block|,
literal|0x00000008
block|}
block|,
block|{
literal|0x000f9000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000e00ff
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0000000000
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x0000008f
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x0000005b
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000380e6
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040025c5
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007576
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00065000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00009000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00041000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0c00350e
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00049000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00051000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x01e785f8
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00200000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0060007e
block|,
literal|0x0000000c
block|}
block|,
block|{
literal|0x00007563
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x006075f0
block|,
literal|0x00000021
block|}
block|,
block|{
literal|0x20007073
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x00005073
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000380e6
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040025c5
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007576
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007577
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0000750e
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0000750f
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00a05000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00600083
block|,
literal|0x0000000c
block|}
block|,
block|{
literal|0x006075f0
block|,
literal|0x00000021
block|}
block|,
block|{
literal|0x000075f8
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000083
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000a750e
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000380e6
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040025c5
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0020750f
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00600086
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x00007570
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007571
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007572
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x000380e6
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040025c5
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00005000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00a05000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007568
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000095
block|,
literal|0x0000000c
block|}
block|,
block|{
literal|0x00058000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0c607562
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00000097
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x000380e6
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040025c5
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00600096
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x400070e5
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000380e6
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040025c5
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000380e5
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000000a8
block|,
literal|0x0000001c
block|}
block|,
block|{
literal|0x000650aa
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x040025bb
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000610ab
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x040075bc
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000075bb
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000075bc
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00090000
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x00090000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000d8002
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x00007832
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00005000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000380e7
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x04002c97
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007820
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007821
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00007800
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x01200000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x20077000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x01200000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x20007000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00061000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0120751b
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x8040750a
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x8040750b
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00110000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000380e5
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000000c6
block|,
literal|0x0000001c
block|}
block|,
block|{
literal|0x000610ab
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x844075bd
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000610aa
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x840075bb
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000610ab
block|,
literal|0x00000018
block|}
block|,
block|{
literal|0x844075bc
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000000c9
block|,
literal|0x00000004
block|}
block|,
block|{
literal|0x804075bd
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x800075bb
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x804075bc
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00108000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x01400000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x006000cd
block|,
literal|0x0000000c
block|}
block|,
block|{
literal|0x20c07000
block|,
literal|0x00000020
block|}
block|,
block|{
literal|0x000000cf
block|,
literal|0x00000012
block|}
block|,
block|{
literal|0x00800000
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0x0080751d
block|,
literal|0x00000006
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x0000775c
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00a05000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00661000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x0460275d
block|,
literal|0x00000020
block|}
block|,
block|{
literal|0x00004000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x01e00830
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x21007000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x6464614d
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x69687420
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00000073
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00005000
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000380d0
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x040025e0
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x000075e1
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00000001
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x000380e0
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x04002394
block|,
literal|0x00000002
block|}
block|,
block|{
literal|0x00005000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00000008
block|,
literal|0000000000
block|}
block|,
block|{
literal|0x00000004
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|,
block|{
literal|0000000000
block|,
literal|0000000000
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_function
name|int
name|RADEON_READ_PLL
parameter_list|(
name|drm_device_t
modifier|*
name|dev
parameter_list|,
name|int
name|addr
parameter_list|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|RADEON_WRITE8
argument_list|(
name|RADEON_CLOCK_CNTL_INDEX
argument_list|,
name|addr
operator|&
literal|0x1f
argument_list|)
expr_stmt|;
return|return
name|RADEON_READ
argument_list|(
name|RADEON_CLOCK_CNTL_DATA
argument_list|)
return|;
block|}
end_function

begin_if
if|#
directive|if
name|RADEON_FIFO_DEBUG
end_if

begin_function
specifier|static
name|void
name|radeon_status
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|)
block|{
name|printk
argument_list|(
literal|"%s:\n"
argument_list|,
name|__FUNCTION__
argument_list|)
expr_stmt|;
name|printk
argument_list|(
literal|"RBBM_STATUS = 0x%08x\n"
argument_list|,
operator|(
name|unsigned
name|int
operator|)
name|RADEON_READ
argument_list|(
name|RADEON_RBBM_STATUS
argument_list|)
argument_list|)
expr_stmt|;
name|printk
argument_list|(
literal|"CP_RB_RTPR = 0x%08x\n"
argument_list|,
operator|(
name|unsigned
name|int
operator|)
name|RADEON_READ
argument_list|(
name|RADEON_CP_RB_RPTR
argument_list|)
argument_list|)
expr_stmt|;
name|printk
argument_list|(
literal|"CP_RB_WTPR = 0x%08x\n"
argument_list|,
operator|(
name|unsigned
name|int
operator|)
name|RADEON_READ
argument_list|(
name|RADEON_CP_RB_WPTR
argument_list|)
argument_list|)
expr_stmt|;
name|printk
argument_list|(
literal|"AIC_CNTL = 0x%08x\n"
argument_list|,
operator|(
name|unsigned
name|int
operator|)
name|RADEON_READ
argument_list|(
name|RADEON_AIC_CNTL
argument_list|)
argument_list|)
expr_stmt|;
name|printk
argument_list|(
literal|"AIC_STAT = 0x%08x\n"
argument_list|,
operator|(
name|unsigned
name|int
operator|)
name|RADEON_READ
argument_list|(
name|RADEON_AIC_STAT
argument_list|)
argument_list|)
expr_stmt|;
name|printk
argument_list|(
literal|"AIC_PT_BASE = 0x%08x\n"
argument_list|,
operator|(
name|unsigned
name|int
operator|)
name|RADEON_READ
argument_list|(
name|RADEON_AIC_PT_BASE
argument_list|)
argument_list|)
expr_stmt|;
name|printk
argument_list|(
literal|"TLB_ADDR = 0x%08x\n"
argument_list|,
operator|(
name|unsigned
name|int
operator|)
name|RADEON_READ
argument_list|(
name|RADEON_AIC_TLB_ADDR
argument_list|)
argument_list|)
expr_stmt|;
name|printk
argument_list|(
literal|"TLB_DATA = 0x%08x\n"
argument_list|,
operator|(
name|unsigned
name|int
operator|)
name|RADEON_READ
argument_list|(
name|RADEON_AIC_TLB_DATA
argument_list|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* ================================================================  * Engine, FIFO control  */
end_comment

begin_function
specifier|static
name|int
name|radeon_do_pixcache_flush
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|)
block|{
name|u32
name|tmp
decl_stmt|;
name|int
name|i
decl_stmt|;
name|dev_priv
operator|->
name|stats
operator|.
name|boxes
operator||=
name|RADEON_BOX_WAIT_IDLE
expr_stmt|;
name|tmp
operator|=
name|RADEON_READ
argument_list|(
name|RADEON_RB2D_DSTCACHE_CTLSTAT
argument_list|)
expr_stmt|;
name|tmp
operator||=
name|RADEON_RB2D_DC_FLUSH_ALL
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_RB2D_DSTCACHE_CTLSTAT
argument_list|,
name|tmp
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|dev_priv
operator|->
name|usec_timeout
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
operator|!
operator|(
name|RADEON_READ
argument_list|(
name|RADEON_RB2D_DSTCACHE_CTLSTAT
argument_list|)
operator|&
name|RADEON_RB2D_DC_BUSY
operator|)
condition|)
block|{
return|return
literal|0
return|;
block|}
name|DRM_UDELAY
argument_list|(
literal|1
argument_list|)
expr_stmt|;
block|}
if|#
directive|if
name|RADEON_FIFO_DEBUG
name|DRM_ERROR
argument_list|(
literal|"failed!\n"
argument_list|)
expr_stmt|;
name|radeon_status
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
endif|#
directive|endif
return|return
name|DRM_ERR
argument_list|(
name|EBUSY
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|radeon_do_wait_for_fifo
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|,
name|int
name|entries
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|dev_priv
operator|->
name|stats
operator|.
name|boxes
operator||=
name|RADEON_BOX_WAIT_IDLE
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|dev_priv
operator|->
name|usec_timeout
condition|;
name|i
operator|++
control|)
block|{
name|int
name|slots
init|=
operator|(
name|RADEON_READ
argument_list|(
name|RADEON_RBBM_STATUS
argument_list|)
operator|&
name|RADEON_RBBM_FIFOCNT_MASK
operator|)
decl_stmt|;
if|if
condition|(
name|slots
operator|>=
name|entries
condition|)
return|return
literal|0
return|;
name|DRM_UDELAY
argument_list|(
literal|1
argument_list|)
expr_stmt|;
block|}
if|#
directive|if
name|RADEON_FIFO_DEBUG
name|DRM_ERROR
argument_list|(
literal|"failed!\n"
argument_list|)
expr_stmt|;
name|radeon_status
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
endif|#
directive|endif
return|return
name|DRM_ERR
argument_list|(
name|EBUSY
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|radeon_do_wait_for_idle
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|)
block|{
name|int
name|i
decl_stmt|,
name|ret
decl_stmt|;
name|dev_priv
operator|->
name|stats
operator|.
name|boxes
operator||=
name|RADEON_BOX_WAIT_IDLE
expr_stmt|;
name|ret
operator|=
name|radeon_do_wait_for_fifo
argument_list|(
name|dev_priv
argument_list|,
literal|64
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|dev_priv
operator|->
name|usec_timeout
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
operator|!
operator|(
name|RADEON_READ
argument_list|(
name|RADEON_RBBM_STATUS
argument_list|)
operator|&
name|RADEON_RBBM_ACTIVE
operator|)
condition|)
block|{
name|radeon_do_pixcache_flush
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
name|DRM_UDELAY
argument_list|(
literal|1
argument_list|)
expr_stmt|;
block|}
if|#
directive|if
name|RADEON_FIFO_DEBUG
name|DRM_ERROR
argument_list|(
literal|"failed!\n"
argument_list|)
expr_stmt|;
name|radeon_status
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
endif|#
directive|endif
return|return
name|DRM_ERR
argument_list|(
name|EBUSY
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* ================================================================  * CP control, initialization  */
end_comment

begin_comment
comment|/* Load the microcode for the CP */
end_comment

begin_function
specifier|static
name|void
name|radeon_cp_load_microcode
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|radeon_do_wait_for_idle
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_ME_RAM_ADDR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
if|if
condition|(
name|dev_priv
operator|->
name|is_r200
condition|)
block|{
name|DRM_INFO
argument_list|(
literal|"Loading R200 Microcode\n"
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|256
condition|;
name|i
operator|++
control|)
block|{
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_ME_RAM_DATAH
argument_list|,
name|R200_cp_microcode
index|[
name|i
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_ME_RAM_DATAL
argument_list|,
name|R200_cp_microcode
index|[
name|i
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
block|}
block|}
else|else
block|{
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|256
condition|;
name|i
operator|++
control|)
block|{
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_ME_RAM_DATAH
argument_list|,
name|radeon_cp_microcode
index|[
name|i
index|]
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_ME_RAM_DATAL
argument_list|,
name|radeon_cp_microcode
index|[
name|i
index|]
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
block|}
block|}
block|}
end_function

begin_comment
comment|/* Flush any pending commands to the CP.  This should only be used just  * prior to a wait for idle, as it informs the engine that the command  * stream is ending.  */
end_comment

begin_function
specifier|static
name|void
name|radeon_do_cp_flush
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|)
block|{
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
if|#
directive|if
literal|0
block|u32 tmp;  	tmp = RADEON_READ( RADEON_CP_RB_WPTR ) | (1<< 31); 	RADEON_WRITE( RADEON_CP_RB_WPTR, tmp );
endif|#
directive|endif
block|}
end_function

begin_comment
comment|/* Wait for the CP to go idle.  */
end_comment

begin_function
name|int
name|radeon_do_cp_idle
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|)
block|{
name|RING_LOCALS
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|BEGIN_RING
argument_list|(
literal|6
argument_list|)
expr_stmt|;
name|RADEON_PURGE_CACHE
argument_list|()
expr_stmt|;
name|RADEON_PURGE_ZCACHE
argument_list|()
expr_stmt|;
name|RADEON_WAIT_UNTIL_IDLE
argument_list|()
expr_stmt|;
name|ADVANCE_RING
argument_list|()
expr_stmt|;
name|COMMIT_RING
argument_list|()
expr_stmt|;
return|return
name|radeon_do_wait_for_idle
argument_list|(
name|dev_priv
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* Start the Command Processor.  */
end_comment

begin_function
specifier|static
name|void
name|radeon_do_cp_start
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|)
block|{
name|RING_LOCALS
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|radeon_do_wait_for_idle
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_CSQ_CNTL
argument_list|,
name|dev_priv
operator|->
name|cp_mode
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|cp_running
operator|=
literal|1
expr_stmt|;
name|BEGIN_RING
argument_list|(
literal|6
argument_list|)
expr_stmt|;
name|RADEON_PURGE_CACHE
argument_list|()
expr_stmt|;
name|RADEON_PURGE_ZCACHE
argument_list|()
expr_stmt|;
name|RADEON_WAIT_UNTIL_IDLE
argument_list|()
expr_stmt|;
name|ADVANCE_RING
argument_list|()
expr_stmt|;
name|COMMIT_RING
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Reset the Command Processor.  This will not flush any pending  * commands, so you must wait for the CP command stream to complete  * before calling this routine.  */
end_comment

begin_function
specifier|static
name|void
name|radeon_do_cp_reset
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|)
block|{
name|u32
name|cur_read_ptr
decl_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|cur_read_ptr
operator|=
name|RADEON_READ
argument_list|(
name|RADEON_CP_RB_RPTR
argument_list|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_RB_WPTR
argument_list|,
name|cur_read_ptr
argument_list|)
expr_stmt|;
name|SET_RING_HEAD
argument_list|(
name|dev_priv
argument_list|,
name|cur_read_ptr
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|ring
operator|.
name|tail
operator|=
name|cur_read_ptr
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Stop the Command Processor.  This will not flush any pending  * commands, so you must flush the command stream and wait for the CP  * to go idle before calling this routine.  */
end_comment

begin_function
specifier|static
name|void
name|radeon_do_cp_stop
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|)
block|{
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_CSQ_CNTL
argument_list|,
name|RADEON_CSQ_PRIDIS_INDDIS
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|cp_running
operator|=
literal|0
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Reset the engine.  This will stop the CP if it is running.  */
end_comment

begin_function
specifier|static
name|int
name|radeon_do_engine_reset
parameter_list|(
name|drm_device_t
modifier|*
name|dev
parameter_list|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|u32
name|clock_cntl_index
decl_stmt|,
name|mclk_cntl
decl_stmt|,
name|rbbm_soft_reset
decl_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|radeon_do_pixcache_flush
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
name|clock_cntl_index
operator|=
name|RADEON_READ
argument_list|(
name|RADEON_CLOCK_CNTL_INDEX
argument_list|)
expr_stmt|;
name|mclk_cntl
operator|=
name|RADEON_READ_PLL
argument_list|(
name|dev
argument_list|,
name|RADEON_MCLK_CNTL
argument_list|)
expr_stmt|;
name|RADEON_WRITE_PLL
argument_list|(
name|RADEON_MCLK_CNTL
argument_list|,
operator|(
name|mclk_cntl
operator||
name|RADEON_FORCEON_MCLKA
operator||
name|RADEON_FORCEON_MCLKB
operator||
name|RADEON_FORCEON_YCLKA
operator||
name|RADEON_FORCEON_YCLKB
operator||
name|RADEON_FORCEON_MC
operator||
name|RADEON_FORCEON_AIC
operator|)
argument_list|)
expr_stmt|;
name|rbbm_soft_reset
operator|=
name|RADEON_READ
argument_list|(
name|RADEON_RBBM_SOFT_RESET
argument_list|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_RBBM_SOFT_RESET
argument_list|,
operator|(
name|rbbm_soft_reset
operator||
name|RADEON_SOFT_RESET_CP
operator||
name|RADEON_SOFT_RESET_HI
operator||
name|RADEON_SOFT_RESET_SE
operator||
name|RADEON_SOFT_RESET_RE
operator||
name|RADEON_SOFT_RESET_PP
operator||
name|RADEON_SOFT_RESET_E2
operator||
name|RADEON_SOFT_RESET_RB
operator|)
argument_list|)
expr_stmt|;
name|RADEON_READ
argument_list|(
name|RADEON_RBBM_SOFT_RESET
argument_list|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_RBBM_SOFT_RESET
argument_list|,
operator|(
name|rbbm_soft_reset
operator|&
operator|~
operator|(
name|RADEON_SOFT_RESET_CP
operator||
name|RADEON_SOFT_RESET_HI
operator||
name|RADEON_SOFT_RESET_SE
operator||
name|RADEON_SOFT_RESET_RE
operator||
name|RADEON_SOFT_RESET_PP
operator||
name|RADEON_SOFT_RESET_E2
operator||
name|RADEON_SOFT_RESET_RB
operator|)
operator|)
argument_list|)
expr_stmt|;
name|RADEON_READ
argument_list|(
name|RADEON_RBBM_SOFT_RESET
argument_list|)
expr_stmt|;
name|RADEON_WRITE_PLL
argument_list|(
name|RADEON_MCLK_CNTL
argument_list|,
name|mclk_cntl
argument_list|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_CLOCK_CNTL_INDEX
argument_list|,
name|clock_cntl_index
argument_list|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_RBBM_SOFT_RESET
argument_list|,
name|rbbm_soft_reset
argument_list|)
expr_stmt|;
comment|/* Reset the CP ring */
name|radeon_do_cp_reset
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
comment|/* The CP is no longer running after an engine reset */
name|dev_priv
operator|->
name|cp_running
operator|=
literal|0
expr_stmt|;
comment|/* Reset any pending vertex, indirect buffers */
name|radeon_freelist_reset
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|radeon_cp_init_ring_buffer
parameter_list|(
name|drm_device_t
modifier|*
name|dev
parameter_list|,
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|)
block|{
name|u32
name|ring_start
decl_stmt|,
name|cur_read_ptr
decl_stmt|;
name|u32
name|tmp
decl_stmt|;
comment|/* Initialize the memory controller */
name|RADEON_WRITE
argument_list|(
name|RADEON_MC_FB_LOCATION
argument_list|,
operator|(
name|dev_priv
operator|->
name|gart_vm_start
operator|-
literal|1
operator|)
operator|&
literal|0xffff0000
argument_list|)
expr_stmt|;
if|#
directive|if
name|__REALLY_HAVE_AGP
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|is_pci
condition|)
block|{
name|RADEON_WRITE
argument_list|(
name|RADEON_MC_AGP_LOCATION
argument_list|,
operator|(
operator|(
operator|(
name|dev_priv
operator|->
name|gart_vm_start
operator|-
literal|1
operator|+
name|dev_priv
operator|->
name|gart_size
operator|)
operator|&
literal|0xffff0000
operator|)
operator||
operator|(
name|dev_priv
operator|->
name|gart_vm_start
operator|>>
literal|16
operator|)
operator|)
argument_list|)
expr_stmt|;
name|ring_start
operator|=
operator|(
name|dev_priv
operator|->
name|cp_ring
operator|->
name|offset
operator|-
name|dev
operator|->
name|agp
operator|->
name|base
operator|+
name|dev_priv
operator|->
name|gart_vm_start
operator|)
expr_stmt|;
block|}
else|else
endif|#
directive|endif
name|ring_start
operator|=
operator|(
name|dev_priv
operator|->
name|cp_ring
operator|->
name|offset
operator|-
name|dev
operator|->
name|sg
operator|->
name|handle
operator|+
name|dev_priv
operator|->
name|gart_vm_start
operator|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_RB_BASE
argument_list|,
name|ring_start
argument_list|)
expr_stmt|;
comment|/* Set the write pointer delay */
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_RB_WPTR_DELAY
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Initialize the ring buffer's read and write pointers */
name|cur_read_ptr
operator|=
name|RADEON_READ
argument_list|(
name|RADEON_CP_RB_RPTR
argument_list|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_RB_WPTR
argument_list|,
name|cur_read_ptr
argument_list|)
expr_stmt|;
name|SET_RING_HEAD
argument_list|(
name|dev_priv
argument_list|,
name|cur_read_ptr
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|ring
operator|.
name|tail
operator|=
name|cur_read_ptr
expr_stmt|;
if|#
directive|if
name|__REALLY_HAVE_AGP
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|is_pci
condition|)
block|{
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_RB_RPTR_ADDR
argument_list|,
name|dev_priv
operator|->
name|ring_rptr
operator|->
name|offset
operator|-
name|dev
operator|->
name|agp
operator|->
name|base
operator|+
name|dev_priv
operator|->
name|gart_vm_start
argument_list|)
expr_stmt|;
block|}
else|else
endif|#
directive|endif
block|{
name|drm_sg_mem_t
modifier|*
name|entry
init|=
name|dev
operator|->
name|sg
decl_stmt|;
name|unsigned
name|long
name|tmp_ofs
decl_stmt|,
name|page_ofs
decl_stmt|;
name|tmp_ofs
operator|=
name|dev_priv
operator|->
name|ring_rptr
operator|->
name|offset
operator|-
name|dev
operator|->
name|sg
operator|->
name|handle
expr_stmt|;
name|page_ofs
operator|=
name|tmp_ofs
operator|>>
name|PAGE_SHIFT
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_RB_RPTR_ADDR
argument_list|,
name|entry
operator|->
name|busaddr
index|[
name|page_ofs
index|]
argument_list|)
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"ring rptr: offset=0x%08lx handle=0x%08lx\n"
argument_list|,
operator|(
name|unsigned
name|long
operator|)
name|entry
operator|->
name|busaddr
index|[
name|page_ofs
index|]
argument_list|,
name|entry
operator|->
name|handle
operator|+
name|tmp_ofs
argument_list|)
expr_stmt|;
block|}
comment|/* Initialize the scratch register pointer.  This will cause 	 * the scratch register values to be written out to memory 	 * whenever they are updated. 	 * 	 * We simply put this behind the ring read pointer, this works 	 * with PCI GART as well as (whatever kind of) AGP GART 	 */
name|RADEON_WRITE
argument_list|(
name|RADEON_SCRATCH_ADDR
argument_list|,
name|RADEON_READ
argument_list|(
name|RADEON_CP_RB_RPTR_ADDR
argument_list|)
operator|+
name|RADEON_SCRATCH_REG_OFFSET
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|scratch
operator|=
operator|(
operator|(
specifier|__volatile__
name|u32
operator|*
operator|)
name|dev_priv
operator|->
name|ring_rptr
operator|->
name|handle
operator|+
operator|(
name|RADEON_SCRATCH_REG_OFFSET
operator|/
sizeof|sizeof
argument_list|(
name|u32
argument_list|)
operator|)
operator|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_SCRATCH_UMSK
argument_list|,
literal|0x7
argument_list|)
expr_stmt|;
comment|/* Writeback doesn't seem to work everywhere, test it first */
name|DRM_WRITE32
argument_list|(
name|dev_priv
operator|->
name|ring_rptr
argument_list|,
name|RADEON_SCRATCHOFF
argument_list|(
literal|1
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_SCRATCH_REG1
argument_list|,
literal|0xdeadbeef
argument_list|)
expr_stmt|;
for|for
control|(
name|tmp
operator|=
literal|0
init|;
name|tmp
operator|<
name|dev_priv
operator|->
name|usec_timeout
condition|;
name|tmp
operator|++
control|)
block|{
if|if
condition|(
name|DRM_READ32
argument_list|(
name|dev_priv
operator|->
name|ring_rptr
argument_list|,
name|RADEON_SCRATCHOFF
argument_list|(
literal|1
argument_list|)
argument_list|)
operator|==
literal|0xdeadbeef
condition|)
break|break;
name|DRM_UDELAY
argument_list|(
literal|1
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|tmp
operator|<
name|dev_priv
operator|->
name|usec_timeout
condition|)
block|{
name|dev_priv
operator|->
name|writeback_works
operator|=
literal|1
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"writeback test succeeded, tmp=%d\n"
argument_list|,
name|tmp
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|dev_priv
operator|->
name|writeback_works
operator|=
literal|0
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"writeback test failed\n"
argument_list|)
expr_stmt|;
block|}
name|dev_priv
operator|->
name|sarea_priv
operator|->
name|last_frame
operator|=
name|dev_priv
operator|->
name|scratch
index|[
literal|0
index|]
operator|=
literal|0
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_LAST_FRAME_REG
argument_list|,
name|dev_priv
operator|->
name|sarea_priv
operator|->
name|last_frame
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|sarea_priv
operator|->
name|last_dispatch
operator|=
name|dev_priv
operator|->
name|scratch
index|[
literal|1
index|]
operator|=
literal|0
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_LAST_DISPATCH_REG
argument_list|,
name|dev_priv
operator|->
name|sarea_priv
operator|->
name|last_dispatch
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|sarea_priv
operator|->
name|last_clear
operator|=
name|dev_priv
operator|->
name|scratch
index|[
literal|2
index|]
operator|=
literal|0
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_LAST_CLEAR_REG
argument_list|,
name|dev_priv
operator|->
name|sarea_priv
operator|->
name|last_clear
argument_list|)
expr_stmt|;
comment|/* Set ring buffer size */
ifdef|#
directive|ifdef
name|__BIG_ENDIAN
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_RB_CNTL
argument_list|,
name|dev_priv
operator|->
name|ring
operator|.
name|size_l2qw
operator||
name|RADEON_BUF_SWAP_32BIT
argument_list|)
expr_stmt|;
else|#
directive|else
name|RADEON_WRITE
argument_list|(
name|RADEON_CP_RB_CNTL
argument_list|,
name|dev_priv
operator|->
name|ring
operator|.
name|size_l2qw
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|radeon_do_wait_for_idle
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
comment|/* Turn on bus mastering */
name|tmp
operator|=
name|RADEON_READ
argument_list|(
name|RADEON_BUS_CNTL
argument_list|)
operator|&
operator|~
name|RADEON_BUS_MASTER_DIS
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_BUS_CNTL
argument_list|,
name|tmp
argument_list|)
expr_stmt|;
comment|/* Sync everything up */
name|RADEON_WRITE
argument_list|(
name|RADEON_ISYNC_CNTL
argument_list|,
operator|(
name|RADEON_ISYNC_ANY2D_IDLE3D
operator||
name|RADEON_ISYNC_ANY3D_IDLE2D
operator||
name|RADEON_ISYNC_WAIT_IDLEGUI
operator||
name|RADEON_ISYNC_CPSCRATCH_IDLEGUI
operator|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Enable or disable PCI GART on the chip */
end_comment

begin_function
specifier|static
name|void
name|radeon_set_pcigart
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|,
name|int
name|on
parameter_list|)
block|{
name|u32
name|tmp
init|=
name|RADEON_READ
argument_list|(
name|RADEON_AIC_CNTL
argument_list|)
decl_stmt|;
if|if
condition|(
name|on
condition|)
block|{
name|RADEON_WRITE
argument_list|(
name|RADEON_AIC_CNTL
argument_list|,
name|tmp
operator||
name|RADEON_PCIGART_TRANSLATE_EN
argument_list|)
expr_stmt|;
comment|/* set PCI GART page-table base address 		 */
name|RADEON_WRITE
argument_list|(
name|RADEON_AIC_PT_BASE
argument_list|,
name|dev_priv
operator|->
name|bus_pci_gart
argument_list|)
expr_stmt|;
comment|/* set address range for PCI address translate 		 */
name|RADEON_WRITE
argument_list|(
name|RADEON_AIC_LO_ADDR
argument_list|,
name|dev_priv
operator|->
name|gart_vm_start
argument_list|)
expr_stmt|;
name|RADEON_WRITE
argument_list|(
name|RADEON_AIC_HI_ADDR
argument_list|,
name|dev_priv
operator|->
name|gart_vm_start
operator|+
name|dev_priv
operator|->
name|gart_size
operator|-
literal|1
argument_list|)
expr_stmt|;
comment|/* Turn off AGP aperture -- is this required for PCI GART? 		 */
name|RADEON_WRITE
argument_list|(
name|RADEON_MC_AGP_LOCATION
argument_list|,
literal|0xffffffc0
argument_list|)
expr_stmt|;
comment|/* ?? */
name|RADEON_WRITE
argument_list|(
name|RADEON_AGP_COMMAND
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* clear AGP_COMMAND */
block|}
else|else
block|{
name|RADEON_WRITE
argument_list|(
name|RADEON_AIC_CNTL
argument_list|,
name|tmp
operator|&
operator|~
name|RADEON_PCIGART_TRANSLATE_EN
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|int
name|radeon_do_init_cp
parameter_list|(
name|drm_device_t
modifier|*
name|dev
parameter_list|,
name|drm_radeon_init_t
modifier|*
name|init
parameter_list|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
decl_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|dev_priv
operator|=
name|DRM
argument_list|(
name|alloc
argument_list|)
argument_list|(
sizeof|sizeof
argument_list|(
name|drm_radeon_private_t
argument_list|)
argument_list|,
name|DRM_MEM_DRIVER
argument_list|)
expr_stmt|;
if|if
condition|(
name|dev_priv
operator|==
name|NULL
condition|)
return|return
name|DRM_ERR
argument_list|(
name|ENOMEM
argument_list|)
return|;
name|memset
argument_list|(
name|dev_priv
argument_list|,
literal|0
argument_list|,
sizeof|sizeof
argument_list|(
name|drm_radeon_private_t
argument_list|)
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|is_pci
operator|=
name|init
operator|->
name|is_pci
expr_stmt|;
if|if
condition|(
name|dev_priv
operator|->
name|is_pci
operator|&&
operator|!
name|dev
operator|->
name|sg
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"PCI GART memory not allocated!\n"
argument_list|)
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
expr_stmt|;
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
name|dev_priv
operator|->
name|usec_timeout
operator|=
name|init
operator|->
name|usec_timeout
expr_stmt|;
if|if
condition|(
name|dev_priv
operator|->
name|usec_timeout
operator|<
literal|1
operator|||
name|dev_priv
operator|->
name|usec_timeout
operator|>
name|RADEON_MAX_USEC_TIMEOUT
condition|)
block|{
name|DRM_DEBUG
argument_list|(
literal|"TIMEOUT problem!\n"
argument_list|)
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
expr_stmt|;
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
name|dev_priv
operator|->
name|is_r200
operator|=
operator|(
name|init
operator|->
name|func
operator|==
name|RADEON_INIT_R200_CP
operator|)
expr_stmt|;
name|dev_priv
operator|->
name|do_boxes
operator|=
literal|0
expr_stmt|;
name|dev_priv
operator|->
name|cp_mode
operator|=
name|init
operator|->
name|cp_mode
expr_stmt|;
comment|/* We don't support anything other than bus-mastering ring mode, 	 * but the ring can be in either AGP or PCI space for the ring 	 * read pointer. 	 */
if|if
condition|(
operator|(
name|init
operator|->
name|cp_mode
operator|!=
name|RADEON_CSQ_PRIBM_INDDIS
operator|)
operator|&&
operator|(
name|init
operator|->
name|cp_mode
operator|!=
name|RADEON_CSQ_PRIBM_INDBM
operator|)
condition|)
block|{
name|DRM_DEBUG
argument_list|(
literal|"BAD cp_mode (%x)!\n"
argument_list|,
name|init
operator|->
name|cp_mode
argument_list|)
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
expr_stmt|;
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
switch|switch
condition|(
name|init
operator|->
name|fb_bpp
condition|)
block|{
case|case
literal|16
case|:
name|dev_priv
operator|->
name|color_fmt
operator|=
name|RADEON_COLOR_FORMAT_RGB565
expr_stmt|;
break|break;
case|case
literal|32
case|:
default|default:
name|dev_priv
operator|->
name|color_fmt
operator|=
name|RADEON_COLOR_FORMAT_ARGB8888
expr_stmt|;
break|break;
block|}
name|dev_priv
operator|->
name|front_offset
operator|=
name|init
operator|->
name|front_offset
expr_stmt|;
name|dev_priv
operator|->
name|front_pitch
operator|=
name|init
operator|->
name|front_pitch
expr_stmt|;
name|dev_priv
operator|->
name|back_offset
operator|=
name|init
operator|->
name|back_offset
expr_stmt|;
name|dev_priv
operator|->
name|back_pitch
operator|=
name|init
operator|->
name|back_pitch
expr_stmt|;
switch|switch
condition|(
name|init
operator|->
name|depth_bpp
condition|)
block|{
case|case
literal|16
case|:
name|dev_priv
operator|->
name|depth_fmt
operator|=
name|RADEON_DEPTH_FORMAT_16BIT_INT_Z
expr_stmt|;
break|break;
case|case
literal|32
case|:
default|default:
name|dev_priv
operator|->
name|depth_fmt
operator|=
name|RADEON_DEPTH_FORMAT_24BIT_INT_Z
expr_stmt|;
break|break;
block|}
name|dev_priv
operator|->
name|depth_offset
operator|=
name|init
operator|->
name|depth_offset
expr_stmt|;
name|dev_priv
operator|->
name|depth_pitch
operator|=
name|init
operator|->
name|depth_pitch
expr_stmt|;
name|dev_priv
operator|->
name|front_pitch_offset
operator|=
operator|(
operator|(
operator|(
name|dev_priv
operator|->
name|front_pitch
operator|/
literal|64
operator|)
operator|<<
literal|22
operator|)
operator||
operator|(
name|dev_priv
operator|->
name|front_offset
operator|>>
literal|10
operator|)
operator|)
expr_stmt|;
name|dev_priv
operator|->
name|back_pitch_offset
operator|=
operator|(
operator|(
operator|(
name|dev_priv
operator|->
name|back_pitch
operator|/
literal|64
operator|)
operator|<<
literal|22
operator|)
operator||
operator|(
name|dev_priv
operator|->
name|back_offset
operator|>>
literal|10
operator|)
operator|)
expr_stmt|;
name|dev_priv
operator|->
name|depth_pitch_offset
operator|=
operator|(
operator|(
operator|(
name|dev_priv
operator|->
name|depth_pitch
operator|/
literal|64
operator|)
operator|<<
literal|22
operator|)
operator||
operator|(
name|dev_priv
operator|->
name|depth_offset
operator|>>
literal|10
operator|)
operator|)
expr_stmt|;
comment|/* Hardware state for depth clears.  Remove this if/when we no 	 * longer clear the depth buffer with a 3D rectangle.  Hard-code 	 * all values to prevent unwanted 3D state from slipping through 	 * and screwing with the clear operation. 	 */
name|dev_priv
operator|->
name|depth_clear
operator|.
name|rb3d_cntl
operator|=
operator|(
name|RADEON_PLANE_MASK_ENABLE
operator||
operator|(
name|dev_priv
operator|->
name|color_fmt
operator|<<
literal|10
operator|)
operator||
operator|(
literal|1
operator|<<
literal|15
operator|)
operator|)
expr_stmt|;
name|dev_priv
operator|->
name|depth_clear
operator|.
name|rb3d_zstencilcntl
operator|=
operator|(
name|dev_priv
operator|->
name|depth_fmt
operator||
name|RADEON_Z_TEST_ALWAYS
operator||
name|RADEON_STENCIL_TEST_ALWAYS
operator||
name|RADEON_STENCIL_S_FAIL_REPLACE
operator||
name|RADEON_STENCIL_ZPASS_REPLACE
operator||
name|RADEON_STENCIL_ZFAIL_REPLACE
operator||
name|RADEON_Z_WRITE_ENABLE
operator|)
expr_stmt|;
name|dev_priv
operator|->
name|depth_clear
operator|.
name|se_cntl
operator|=
operator|(
name|RADEON_FFACE_CULL_CW
operator||
name|RADEON_BFACE_SOLID
operator||
name|RADEON_FFACE_SOLID
operator||
name|RADEON_FLAT_SHADE_VTX_LAST
operator||
name|RADEON_DIFFUSE_SHADE_FLAT
operator||
name|RADEON_ALPHA_SHADE_FLAT
operator||
name|RADEON_SPECULAR_SHADE_FLAT
operator||
name|RADEON_FOG_SHADE_FLAT
operator||
name|RADEON_VTX_PIX_CENTER_OGL
operator||
name|RADEON_ROUND_MODE_TRUNC
operator||
name|RADEON_ROUND_PREC_8TH_PIX
operator|)
expr_stmt|;
name|DRM_GETSAREA
argument_list|()
expr_stmt|;
name|dev_priv
operator|->
name|fb_offset
operator|=
name|init
operator|->
name|fb_offset
expr_stmt|;
name|dev_priv
operator|->
name|mmio_offset
operator|=
name|init
operator|->
name|mmio_offset
expr_stmt|;
name|dev_priv
operator|->
name|ring_offset
operator|=
name|init
operator|->
name|ring_offset
expr_stmt|;
name|dev_priv
operator|->
name|ring_rptr_offset
operator|=
name|init
operator|->
name|ring_rptr_offset
expr_stmt|;
name|dev_priv
operator|->
name|buffers_offset
operator|=
name|init
operator|->
name|buffers_offset
expr_stmt|;
name|dev_priv
operator|->
name|gart_textures_offset
operator|=
name|init
operator|->
name|gart_textures_offset
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|sarea
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"could not find sarea!\n"
argument_list|)
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
expr_stmt|;
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
name|DRM_FIND_MAP
argument_list|(
name|dev_priv
operator|->
name|fb
argument_list|,
name|init
operator|->
name|fb_offset
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|fb
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"could not find framebuffer!\n"
argument_list|)
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
expr_stmt|;
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
name|DRM_FIND_MAP
argument_list|(
name|dev_priv
operator|->
name|mmio
argument_list|,
name|init
operator|->
name|mmio_offset
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|mmio
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"could not find mmio region!\n"
argument_list|)
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
expr_stmt|;
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
name|DRM_FIND_MAP
argument_list|(
name|dev_priv
operator|->
name|cp_ring
argument_list|,
name|init
operator|->
name|ring_offset
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|cp_ring
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"could not find cp ring region!\n"
argument_list|)
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
expr_stmt|;
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
name|DRM_FIND_MAP
argument_list|(
name|dev_priv
operator|->
name|ring_rptr
argument_list|,
name|init
operator|->
name|ring_rptr_offset
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|ring_rptr
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"could not find ring read pointer!\n"
argument_list|)
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
expr_stmt|;
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
name|DRM_FIND_MAP
argument_list|(
name|dev_priv
operator|->
name|buffers
argument_list|,
name|init
operator|->
name|buffers_offset
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|buffers
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"could not find dma buffer region!\n"
argument_list|)
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
expr_stmt|;
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
if|if
condition|(
name|init
operator|->
name|gart_textures_offset
condition|)
block|{
name|DRM_FIND_MAP
argument_list|(
name|dev_priv
operator|->
name|gart_textures
argument_list|,
name|init
operator|->
name|gart_textures_offset
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|gart_textures
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"could not find GART texture region!\n"
argument_list|)
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
expr_stmt|;
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
block|}
name|dev_priv
operator|->
name|sarea_priv
operator|=
operator|(
name|drm_radeon_sarea_t
operator|*
operator|)
operator|(
operator|(
name|u8
operator|*
operator|)
name|dev_priv
operator|->
name|sarea
operator|->
name|handle
operator|+
name|init
operator|->
name|sarea_priv_offset
operator|)
expr_stmt|;
if|#
directive|if
name|__REALLY_HAVE_AGP
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|is_pci
condition|)
block|{
name|DRM_IOREMAP
argument_list|(
name|dev_priv
operator|->
name|cp_ring
argument_list|,
name|dev
argument_list|)
expr_stmt|;
name|DRM_IOREMAP
argument_list|(
name|dev_priv
operator|->
name|ring_rptr
argument_list|,
name|dev
argument_list|)
expr_stmt|;
name|DRM_IOREMAP
argument_list|(
name|dev_priv
operator|->
name|buffers
argument_list|,
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|cp_ring
operator|->
name|handle
operator|||
operator|!
name|dev_priv
operator|->
name|ring_rptr
operator|->
name|handle
operator|||
operator|!
name|dev_priv
operator|->
name|buffers
operator|->
name|handle
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"could not find ioremap agp regions!\n"
argument_list|)
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
expr_stmt|;
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
block|}
else|else
endif|#
directive|endif
block|{
name|dev_priv
operator|->
name|cp_ring
operator|->
name|handle
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
operator|->
name|cp_ring
operator|->
name|offset
expr_stmt|;
name|dev_priv
operator|->
name|ring_rptr
operator|->
name|handle
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
operator|->
name|ring_rptr
operator|->
name|offset
expr_stmt|;
name|dev_priv
operator|->
name|buffers
operator|->
name|handle
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
operator|->
name|buffers
operator|->
name|offset
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"dev_priv->cp_ring->handle %p\n"
argument_list|,
name|dev_priv
operator|->
name|cp_ring
operator|->
name|handle
argument_list|)
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"dev_priv->ring_rptr->handle %p\n"
argument_list|,
name|dev_priv
operator|->
name|ring_rptr
operator|->
name|handle
argument_list|)
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"dev_priv->buffers->handle %p\n"
argument_list|,
name|dev_priv
operator|->
name|buffers
operator|->
name|handle
argument_list|)
expr_stmt|;
block|}
name|dev_priv
operator|->
name|gart_size
operator|=
name|init
operator|->
name|gart_size
expr_stmt|;
name|dev_priv
operator|->
name|gart_vm_start
operator|=
name|RADEON_READ
argument_list|(
name|RADEON_CONFIG_APER_SIZE
argument_list|)
expr_stmt|;
if|#
directive|if
name|__REALLY_HAVE_AGP
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|is_pci
condition|)
name|dev_priv
operator|->
name|gart_buffers_offset
operator|=
operator|(
name|dev_priv
operator|->
name|buffers
operator|->
name|offset
operator|-
name|dev
operator|->
name|agp
operator|->
name|base
operator|+
name|dev_priv
operator|->
name|gart_vm_start
operator|)
expr_stmt|;
else|else
endif|#
directive|endif
name|dev_priv
operator|->
name|gart_buffers_offset
operator|=
operator|(
name|dev_priv
operator|->
name|buffers
operator|->
name|offset
operator|-
name|dev
operator|->
name|sg
operator|->
name|handle
operator|+
name|dev_priv
operator|->
name|gart_vm_start
operator|)
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"dev_priv->gart_size %d\n"
argument_list|,
name|dev_priv
operator|->
name|gart_size
argument_list|)
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"dev_priv->gart_vm_start 0x%x\n"
argument_list|,
name|dev_priv
operator|->
name|gart_vm_start
argument_list|)
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"dev_priv->gart_buffers_offset 0x%lx\n"
argument_list|,
name|dev_priv
operator|->
name|gart_buffers_offset
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|ring
operator|.
name|start
operator|=
operator|(
name|u32
operator|*
operator|)
name|dev_priv
operator|->
name|cp_ring
operator|->
name|handle
expr_stmt|;
name|dev_priv
operator|->
name|ring
operator|.
name|end
operator|=
operator|(
operator|(
name|u32
operator|*
operator|)
name|dev_priv
operator|->
name|cp_ring
operator|->
name|handle
operator|+
name|init
operator|->
name|ring_size
operator|/
sizeof|sizeof
argument_list|(
name|u32
argument_list|)
operator|)
expr_stmt|;
name|dev_priv
operator|->
name|ring
operator|.
name|size
operator|=
name|init
operator|->
name|ring_size
expr_stmt|;
name|dev_priv
operator|->
name|ring
operator|.
name|size_l2qw
operator|=
name|DRM
argument_list|(
name|order
argument_list|)
argument_list|(
name|init
operator|->
name|ring_size
operator|/
literal|8
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|ring
operator|.
name|tail_mask
operator|=
operator|(
name|dev_priv
operator|->
name|ring
operator|.
name|size
operator|/
sizeof|sizeof
argument_list|(
name|u32
argument_list|)
operator|)
operator|-
literal|1
expr_stmt|;
name|dev_priv
operator|->
name|ring
operator|.
name|high_mark
operator|=
name|RADEON_RING_HIGH_MARK
expr_stmt|;
if|#
directive|if
name|__REALLY_HAVE_AGP
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|is_pci
condition|)
block|{
comment|/* Turn off PCI GART */
name|radeon_set_pcigart
argument_list|(
name|dev_priv
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
endif|#
directive|endif
block|{
if|if
condition|(
operator|!
name|DRM
argument_list|(
name|ati_pcigart_init
argument_list|)
argument_list|(
name|dev
argument_list|,
operator|&
name|dev_priv
operator|->
name|phys_pci_gart
argument_list|,
operator|&
name|dev_priv
operator|->
name|bus_pci_gart
argument_list|)
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"failed to init PCI GART!\n"
argument_list|)
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
expr_stmt|;
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|ENOMEM
argument_list|)
return|;
block|}
comment|/* Turn on PCI GART */
name|radeon_set_pcigart
argument_list|(
name|dev_priv
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
name|radeon_cp_load_microcode
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
name|radeon_cp_init_ring_buffer
argument_list|(
name|dev
argument_list|,
name|dev_priv
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|last_buf
operator|=
literal|0
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
operator|(
name|void
operator|*
operator|)
name|dev_priv
expr_stmt|;
name|radeon_do_engine_reset
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|radeon_do_cleanup_cp
parameter_list|(
name|drm_device_t
modifier|*
name|dev
parameter_list|)
block|{
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
if|#
directive|if
name|_HAVE_DMA_IRQ
comment|/* Make sure interrupts are disabled here because the uninstall ioctl 	 * may not have been called from userspace and after dev_private 	 * is freed, it's too late. 	 */
if|if
condition|(
name|dev
operator|->
name|irq
condition|)
name|DRM
function_decl|(
name|irq_uninstall
function_decl|)
parameter_list|(
name|dev
parameter_list|)
function_decl|;
endif|#
directive|endif
if|if
condition|(
name|dev
operator|->
name|dev_private
condition|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
if|#
directive|if
name|__REALLY_HAVE_AGP
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|is_pci
condition|)
block|{
if|if
condition|(
name|dev_priv
operator|->
name|cp_ring
operator|!=
name|NULL
condition|)
name|DRM_IOREMAPFREE
argument_list|(
name|dev_priv
operator|->
name|cp_ring
argument_list|,
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|dev_priv
operator|->
name|ring_rptr
operator|!=
name|NULL
condition|)
name|DRM_IOREMAPFREE
argument_list|(
name|dev_priv
operator|->
name|ring_rptr
argument_list|,
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|dev_priv
operator|->
name|buffers
operator|!=
name|NULL
condition|)
name|DRM_IOREMAPFREE
argument_list|(
name|dev_priv
operator|->
name|buffers
argument_list|,
name|dev
argument_list|)
expr_stmt|;
block|}
else|else
endif|#
directive|endif
block|{
if|if
condition|(
operator|!
name|DRM
argument_list|(
name|ati_pcigart_cleanup
argument_list|)
argument_list|(
name|dev
argument_list|,
name|dev_priv
operator|->
name|phys_pci_gart
argument_list|,
name|dev_priv
operator|->
name|bus_pci_gart
argument_list|)
condition|)
name|DRM_ERROR
argument_list|(
literal|"failed to cleanup PCI GART!\n"
argument_list|)
expr_stmt|;
block|}
name|DRM
argument_list|(
name|free
argument_list|)
argument_list|(
name|dev
operator|->
name|dev_private
argument_list|,
sizeof|sizeof
argument_list|(
name|drm_radeon_private_t
argument_list|)
argument_list|,
name|DRM_MEM_DRIVER
argument_list|)
expr_stmt|;
name|dev
operator|->
name|dev_private
operator|=
name|NULL
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* This code will reinit the Radeon CP hardware after a resume from disc.    * AFAIK, it would be very difficult to pickle the state at suspend time, so   * here we make sure that all Radeon hardware initialisation is re-done without  * affecting running applications.  *  * Charl P. Botha<http://cpbotha.net>  */
end_comment

begin_function
specifier|static
name|int
name|radeon_do_resume_cp
parameter_list|(
name|drm_device_t
modifier|*
name|dev
parameter_list|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
if|if
condition|(
operator|!
name|dev_priv
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"Called with no initialization\n"
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
name|DRM_DEBUG
argument_list|(
literal|"Starting radeon_do_resume_cp()\n"
argument_list|)
expr_stmt|;
if|#
directive|if
name|__REALLY_HAVE_AGP
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|is_pci
condition|)
block|{
comment|/* Turn off PCI GART */
name|radeon_set_pcigart
argument_list|(
name|dev_priv
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
else|else
endif|#
directive|endif
block|{
comment|/* Turn on PCI GART */
name|radeon_set_pcigart
argument_list|(
name|dev_priv
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
name|radeon_cp_load_microcode
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
name|radeon_cp_init_ring_buffer
argument_list|(
name|dev
argument_list|,
name|dev_priv
argument_list|)
expr_stmt|;
name|radeon_do_engine_reset
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"radeon_do_resume_cp() complete\n"
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|radeon_cp_init
parameter_list|(
name|DRM_IOCTL_ARGS
parameter_list|)
block|{
name|DRM_DEVICE
expr_stmt|;
name|drm_radeon_init_t
name|init
decl_stmt|;
name|LOCK_TEST_WITH_RETURN
argument_list|(
name|dev
argument_list|,
name|filp
argument_list|)
expr_stmt|;
name|DRM_COPY_FROM_USER_IOCTL
argument_list|(
name|init
argument_list|,
operator|(
name|drm_radeon_init_t
operator|*
operator|)
name|data
argument_list|,
sizeof|sizeof
argument_list|(
name|init
argument_list|)
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|init
operator|.
name|func
condition|)
block|{
case|case
name|RADEON_INIT_CP
case|:
case|case
name|RADEON_INIT_R200_CP
case|:
return|return
name|radeon_do_init_cp
argument_list|(
name|dev
argument_list|,
operator|&
name|init
argument_list|)
return|;
case|case
name|RADEON_CLEANUP_CP
case|:
return|return
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
return|;
block|}
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
end_function

begin_function
name|int
name|radeon_cp_start
parameter_list|(
name|DRM_IOCTL_ARGS
parameter_list|)
block|{
name|DRM_DEVICE
expr_stmt|;
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|LOCK_TEST_WITH_RETURN
argument_list|(
name|dev
argument_list|,
name|filp
argument_list|)
expr_stmt|;
if|if
condition|(
name|dev_priv
operator|->
name|cp_running
condition|)
block|{
name|DRM_DEBUG
argument_list|(
literal|"%s while CP running\n"
argument_list|,
name|__FUNCTION__
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
if|if
condition|(
name|dev_priv
operator|->
name|cp_mode
operator|==
name|RADEON_CSQ_PRIDIS_INDDIS
condition|)
block|{
name|DRM_DEBUG
argument_list|(
literal|"%s called with bogus CP mode (%d)\n"
argument_list|,
name|__FUNCTION__
argument_list|,
name|dev_priv
operator|->
name|cp_mode
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
name|radeon_do_cp_start
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* Stop the CP.  The engine must have been idled before calling this  * routine.  */
end_comment

begin_function
name|int
name|radeon_cp_stop
parameter_list|(
name|DRM_IOCTL_ARGS
parameter_list|)
block|{
name|DRM_DEVICE
expr_stmt|;
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|drm_radeon_cp_stop_t
name|stop
decl_stmt|;
name|int
name|ret
decl_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|LOCK_TEST_WITH_RETURN
argument_list|(
name|dev
argument_list|,
name|filp
argument_list|)
expr_stmt|;
name|DRM_COPY_FROM_USER_IOCTL
argument_list|(
name|stop
argument_list|,
operator|(
name|drm_radeon_cp_stop_t
operator|*
operator|)
name|data
argument_list|,
sizeof|sizeof
argument_list|(
name|stop
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
operator|->
name|cp_running
condition|)
return|return
literal|0
return|;
comment|/* Flush any pending CP commands.  This ensures any outstanding 	 * commands are exectuted by the engine before we turn it off. 	 */
if|if
condition|(
name|stop
operator|.
name|flush
condition|)
block|{
name|radeon_do_cp_flush
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
block|}
comment|/* If we fail to make the engine go idle, we return an error 	 * code so that the DRM ioctl wrapper can try again. 	 */
if|if
condition|(
name|stop
operator|.
name|idle
condition|)
block|{
name|ret
operator|=
name|radeon_do_cp_idle
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
if|if
condition|(
name|ret
condition|)
return|return
name|ret
return|;
block|}
comment|/* Finally, we can turn off the CP.  If the engine isn't idle, 	 * we will get some dropped triangles as they won't be fully 	 * rendered before the CP is shut down. 	 */
name|radeon_do_cp_stop
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
comment|/* Reset the engine */
name|radeon_do_engine_reset
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|void
name|radeon_do_release
parameter_list|(
name|drm_device_t
modifier|*
name|dev
parameter_list|)
block|{
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|int
name|ret
decl_stmt|;
if|if
condition|(
name|dev_priv
condition|)
block|{
if|if
condition|(
name|dev_priv
operator|->
name|cp_running
condition|)
block|{
comment|/* Stop the cp */
while|while
condition|(
operator|(
name|ret
operator|=
name|radeon_do_cp_idle
argument_list|(
name|dev_priv
argument_list|)
operator|)
operator|!=
literal|0
condition|)
block|{
name|DRM_DEBUG
argument_list|(
literal|"radeon_do_cp_idle %d\n"
argument_list|,
name|ret
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|__linux__
name|schedule
argument_list|()
expr_stmt|;
else|#
directive|else
name|tsleep
argument_list|(
operator|&
name|ret
argument_list|,
name|PZERO
argument_list|,
literal|"rdnrel"
argument_list|,
literal|1
argument_list|)
expr_stmt|;
endif|#
directive|endif
block|}
name|radeon_do_cp_stop
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
name|radeon_do_engine_reset
argument_list|(
name|dev
argument_list|)
expr_stmt|;
block|}
comment|/* Disable *all* interrupts */
name|RADEON_WRITE
argument_list|(
name|RADEON_GEN_INT_CNTL
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Free memory heap structures */
name|radeon_mem_takedown
argument_list|(
operator|&
operator|(
name|dev_priv
operator|->
name|gart_heap
operator|)
argument_list|)
expr_stmt|;
name|radeon_mem_takedown
argument_list|(
operator|&
operator|(
name|dev_priv
operator|->
name|fb_heap
operator|)
argument_list|)
expr_stmt|;
comment|/* deallocate kernel resources */
name|radeon_do_cleanup_cp
argument_list|(
name|dev
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_comment
comment|/* Just reset the CP ring.  Called as part of an X Server engine reset.  */
end_comment

begin_function
name|int
name|radeon_cp_reset
parameter_list|(
name|DRM_IOCTL_ARGS
parameter_list|)
block|{
name|DRM_DEVICE
expr_stmt|;
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|LOCK_TEST_WITH_RETURN
argument_list|(
name|dev
argument_list|,
name|filp
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev_priv
condition|)
block|{
name|DRM_DEBUG
argument_list|(
literal|"%s called before init done\n"
argument_list|,
name|__FUNCTION__
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
name|radeon_do_cp_reset
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
comment|/* The CP is no longer running after an engine reset */
name|dev_priv
operator|->
name|cp_running
operator|=
literal|0
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|radeon_cp_idle
parameter_list|(
name|DRM_IOCTL_ARGS
parameter_list|)
block|{
name|DRM_DEVICE
expr_stmt|;
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|LOCK_TEST_WITH_RETURN
argument_list|(
name|dev
argument_list|,
name|filp
argument_list|)
expr_stmt|;
return|return
name|radeon_do_cp_idle
argument_list|(
name|dev_priv
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* Added by Charl P. Botha to call radeon_do_resume_cp().  */
end_comment

begin_function
name|int
name|radeon_cp_resume
parameter_list|(
name|DRM_IOCTL_ARGS
parameter_list|)
block|{
name|DRM_DEVICE
expr_stmt|;
return|return
name|radeon_do_resume_cp
argument_list|(
name|dev
argument_list|)
return|;
block|}
end_function

begin_function
name|int
name|radeon_engine_reset
parameter_list|(
name|DRM_IOCTL_ARGS
parameter_list|)
block|{
name|DRM_DEVICE
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|LOCK_TEST_WITH_RETURN
argument_list|(
name|dev
argument_list|,
name|filp
argument_list|)
expr_stmt|;
return|return
name|radeon_do_engine_reset
argument_list|(
name|dev
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* ================================================================  * Fullscreen mode  */
end_comment

begin_comment
comment|/* KW: Deprecated to say the least:  */
end_comment

begin_function
name|int
name|radeon_fullscreen
parameter_list|(
name|DRM_IOCTL_ARGS
parameter_list|)
block|{
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/* ================================================================  * Freelist management  */
end_comment

begin_comment
comment|/* Original comment: FIXME: ROTATE_BUFS is a hack to cycle through  *   bufs until freelist code is used.  Note this hides a problem with  *   the scratch register * (used to keep track of last buffer  *   completed) being written to before * the last buffer has actually  *   completed rendering.    *  * KW:  It's also a good way to find free buffers quickly.  *  * KW: Ideally this loop wouldn't exist, and freelist_get wouldn't  * sleep.  However, bugs in older versions of radeon_accel.c mean that  * we essentially have to do this, else old clients will break.  *   * However, it does leave open a potential deadlock where all the  * buffers are held by other clients, which can't release them because  * they can't get the lock.    */
end_comment

begin_function
name|drm_buf_t
modifier|*
name|radeon_freelist_get
parameter_list|(
name|drm_device_t
modifier|*
name|dev
parameter_list|)
block|{
name|drm_device_dma_t
modifier|*
name|dma
init|=
name|dev
operator|->
name|dma
decl_stmt|;
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|drm_radeon_buf_priv_t
modifier|*
name|buf_priv
decl_stmt|;
name|drm_buf_t
modifier|*
name|buf
decl_stmt|;
name|int
name|i
decl_stmt|,
name|t
decl_stmt|;
name|int
name|start
decl_stmt|;
if|if
condition|(
operator|++
name|dev_priv
operator|->
name|last_buf
operator|>=
name|dma
operator|->
name|buf_count
condition|)
name|dev_priv
operator|->
name|last_buf
operator|=
literal|0
expr_stmt|;
name|start
operator|=
name|dev_priv
operator|->
name|last_buf
expr_stmt|;
for|for
control|(
name|t
operator|=
literal|0
init|;
name|t
operator|<
name|dev_priv
operator|->
name|usec_timeout
condition|;
name|t
operator|++
control|)
block|{
name|u32
name|done_age
init|=
name|GET_SCRATCH
argument_list|(
literal|1
argument_list|)
decl_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"done_age = %d\n"
argument_list|,
name|done_age
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
name|start
init|;
name|i
operator|<
name|dma
operator|->
name|buf_count
condition|;
name|i
operator|++
control|)
block|{
name|buf
operator|=
name|dma
operator|->
name|buflist
index|[
name|i
index|]
expr_stmt|;
name|buf_priv
operator|=
name|buf
operator|->
name|dev_private
expr_stmt|;
if|if
condition|(
name|buf
operator|->
name|filp
operator|==
literal|0
operator|||
operator|(
name|buf
operator|->
name|pending
operator|&&
name|buf_priv
operator|->
name|age
operator|<=
name|done_age
operator|)
condition|)
block|{
name|dev_priv
operator|->
name|stats
operator|.
name|requested_bufs
operator|++
expr_stmt|;
name|buf
operator|->
name|pending
operator|=
literal|0
expr_stmt|;
return|return
name|buf
return|;
block|}
name|start
operator|=
literal|0
expr_stmt|;
block|}
if|if
condition|(
name|t
condition|)
block|{
name|DRM_UDELAY
argument_list|(
literal|1
argument_list|)
expr_stmt|;
name|dev_priv
operator|->
name|stats
operator|.
name|freelist_loops
operator|++
expr_stmt|;
block|}
block|}
name|DRM_DEBUG
argument_list|(
literal|"returning NULL!\n"
argument_list|)
expr_stmt|;
return|return
name|NULL
return|;
block|}
end_function

begin_if
if|#
directive|if
literal|0
end_if

begin_endif
unit|drm_buf_t *radeon_freelist_get( drm_device_t *dev ) { 	drm_device_dma_t *dma = dev->dma; 	drm_radeon_private_t *dev_priv = dev->dev_private; 	drm_radeon_buf_priv_t *buf_priv; 	drm_buf_t *buf; 	int i, t; 	int start; 	u32 done_age = DRM_READ32(dev_priv->ring_rptr, RADEON_SCRATCHOFF(1));  	if ( ++dev_priv->last_buf>= dma->buf_count ) 		dev_priv->last_buf = 0;  	start = dev_priv->last_buf; 	dev_priv->stats.freelist_loops++; 	 	for ( t = 0 ; t< 2 ; t++ ) { 		for ( i = start ; i< dma->buf_count ; i++ ) { 			buf = dma->buflist[i]; 			buf_priv = buf->dev_private; 			if ( buf->filp == 0 || (buf->pending&&  					       buf_priv->age<= done_age) ) { 				dev_priv->stats.requested_bufs++; 				buf->pending = 0; 				return buf; 			} 		} 		start = 0; 	}  	return NULL; }
endif|#
directive|endif
end_endif

begin_function
name|void
name|radeon_freelist_reset
parameter_list|(
name|drm_device_t
modifier|*
name|dev
parameter_list|)
block|{
name|drm_device_dma_t
modifier|*
name|dma
init|=
name|dev
operator|->
name|dma
decl_stmt|;
name|drm_radeon_private_t
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|int
name|i
decl_stmt|;
name|dev_priv
operator|->
name|last_buf
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|dma
operator|->
name|buf_count
condition|;
name|i
operator|++
control|)
block|{
name|drm_buf_t
modifier|*
name|buf
init|=
name|dma
operator|->
name|buflist
index|[
name|i
index|]
decl_stmt|;
name|drm_radeon_buf_priv_t
modifier|*
name|buf_priv
init|=
name|buf
operator|->
name|dev_private
decl_stmt|;
name|buf_priv
operator|->
name|age
operator|=
literal|0
expr_stmt|;
block|}
block|}
end_function

begin_comment
comment|/* ================================================================  * CP command submission  */
end_comment

begin_function
name|int
name|radeon_wait_ring
parameter_list|(
name|drm_radeon_private_t
modifier|*
name|dev_priv
parameter_list|,
name|int
name|n
parameter_list|)
block|{
name|drm_radeon_ring_buffer_t
modifier|*
name|ring
init|=
operator|&
name|dev_priv
operator|->
name|ring
decl_stmt|;
name|int
name|i
decl_stmt|;
name|u32
name|last_head
init|=
name|GET_RING_HEAD
argument_list|(
name|dev_priv
argument_list|)
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|dev_priv
operator|->
name|usec_timeout
condition|;
name|i
operator|++
control|)
block|{
name|u32
name|head
init|=
name|GET_RING_HEAD
argument_list|(
name|dev_priv
argument_list|)
decl_stmt|;
name|ring
operator|->
name|space
operator|=
operator|(
name|head
operator|-
name|ring
operator|->
name|tail
operator|)
operator|*
sizeof|sizeof
argument_list|(
name|u32
argument_list|)
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|space
operator|<=
literal|0
condition|)
name|ring
operator|->
name|space
operator|+=
name|ring
operator|->
name|size
expr_stmt|;
if|if
condition|(
name|ring
operator|->
name|space
operator|>
name|n
condition|)
return|return
literal|0
return|;
name|dev_priv
operator|->
name|stats
operator|.
name|boxes
operator||=
name|RADEON_BOX_WAIT_IDLE
expr_stmt|;
if|if
condition|(
name|head
operator|!=
name|last_head
condition|)
name|i
operator|=
literal|0
expr_stmt|;
name|last_head
operator|=
name|head
expr_stmt|;
name|DRM_UDELAY
argument_list|(
literal|1
argument_list|)
expr_stmt|;
block|}
comment|/* FIXME: This return value is ignored in the BEGIN_RING macro! */
if|#
directive|if
name|RADEON_FIFO_DEBUG
name|radeon_status
argument_list|(
name|dev_priv
argument_list|)
expr_stmt|;
name|DRM_ERROR
argument_list|(
literal|"failed!\n"
argument_list|)
expr_stmt|;
endif|#
directive|endif
return|return
name|DRM_ERR
argument_list|(
name|EBUSY
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|radeon_cp_get_buffers
parameter_list|(
name|DRMFILE
name|filp
parameter_list|,
name|drm_device_t
modifier|*
name|dev
parameter_list|,
name|drm_dma_t
modifier|*
name|d
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|drm_buf_t
modifier|*
name|buf
decl_stmt|;
for|for
control|(
name|i
operator|=
name|d
operator|->
name|granted_count
init|;
name|i
operator|<
name|d
operator|->
name|request_count
condition|;
name|i
operator|++
control|)
block|{
name|buf
operator|=
name|radeon_freelist_get
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|buf
condition|)
return|return
name|DRM_ERR
argument_list|(
name|EBUSY
argument_list|)
return|;
comment|/* NOTE: broken client */
name|buf
operator|->
name|filp
operator|=
name|filp
expr_stmt|;
if|if
condition|(
name|DRM_COPY_TO_USER
argument_list|(
operator|&
name|d
operator|->
name|request_indices
index|[
name|i
index|]
argument_list|,
operator|&
name|buf
operator|->
name|idx
argument_list|,
sizeof|sizeof
argument_list|(
name|buf
operator|->
name|idx
argument_list|)
argument_list|)
condition|)
return|return
name|DRM_ERR
argument_list|(
name|EFAULT
argument_list|)
return|;
if|if
condition|(
name|DRM_COPY_TO_USER
argument_list|(
operator|&
name|d
operator|->
name|request_sizes
index|[
name|i
index|]
argument_list|,
operator|&
name|buf
operator|->
name|total
argument_list|,
sizeof|sizeof
argument_list|(
name|buf
operator|->
name|total
argument_list|)
argument_list|)
condition|)
return|return
name|DRM_ERR
argument_list|(
name|EFAULT
argument_list|)
return|;
name|d
operator|->
name|granted_count
operator|++
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
name|int
name|radeon_cp_buffers
parameter_list|(
name|DRM_IOCTL_ARGS
parameter_list|)
block|{
name|DRM_DEVICE
expr_stmt|;
name|drm_device_dma_t
modifier|*
name|dma
init|=
name|dev
operator|->
name|dma
decl_stmt|;
name|int
name|ret
init|=
literal|0
decl_stmt|;
name|drm_dma_t
name|d
decl_stmt|;
name|LOCK_TEST_WITH_RETURN
argument_list|(
name|dev
argument_list|,
name|filp
argument_list|)
expr_stmt|;
name|DRM_COPY_FROM_USER_IOCTL
argument_list|(
name|d
argument_list|,
operator|(
name|drm_dma_t
operator|*
operator|)
name|data
argument_list|,
sizeof|sizeof
argument_list|(
name|d
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Please don't send us buffers. 	 */
if|if
condition|(
name|d
operator|.
name|send_count
operator|!=
literal|0
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"Process %d trying to send %d buffers via drmDMA\n"
argument_list|,
name|DRM_CURRENTPID
argument_list|,
name|d
operator|.
name|send_count
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
comment|/* We'll send you buffers. 	 */
if|if
condition|(
name|d
operator|.
name|request_count
operator|<
literal|0
operator|||
name|d
operator|.
name|request_count
operator|>
name|dma
operator|->
name|buf_count
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"Process %d trying to get %d buffers (of %d max)\n"
argument_list|,
name|DRM_CURRENTPID
argument_list|,
name|d
operator|.
name|request_count
argument_list|,
name|dma
operator|->
name|buf_count
argument_list|)
expr_stmt|;
return|return
name|DRM_ERR
argument_list|(
name|EINVAL
argument_list|)
return|;
block|}
name|d
operator|.
name|granted_count
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|d
operator|.
name|request_count
condition|)
block|{
name|ret
operator|=
name|radeon_cp_get_buffers
argument_list|(
name|filp
argument_list|,
name|dev
argument_list|,
operator|&
name|d
argument_list|)
expr_stmt|;
block|}
name|DRM_COPY_TO_USER_IOCTL
argument_list|(
operator|(
name|drm_dma_t
operator|*
operator|)
name|data
argument_list|,
name|d
argument_list|,
sizeof|sizeof
argument_list|(
name|d
argument_list|)
argument_list|)
expr_stmt|;
return|return
name|ret
return|;
block|}
end_function

end_unit

