Analysis & Synthesis report for risc_v
Mon Feb 24 14:34:08 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for RegisterFile:RegFile|altsyncram:ram_rtl_0|altsyncram_isl1:auto_generated
 15. Source assignments for RegisterFile:RegFile|altsyncram:ram_rtl_1|altsyncram_isl1:auto_generated
 16. Source assignments for DataMemory:Data_Mem|altsyncram:mem_rtl_0|altsyncram_6ki1:auto_generated
 17. Parameter Settings for User Entity Instance: InstructionMemory:Inst_Mem
 18. Parameter Settings for User Entity Instance: DataMemory:Data_Mem
 19. Parameter Settings for Inferred Entity Instance: RegisterFile:RegFile|altsyncram:ram_rtl_0
 20. Parameter Settings for Inferred Entity Instance: RegisterFile:RegFile|altsyncram:ram_rtl_1
 21. Parameter Settings for Inferred Entity Instance: DataMemory:Data_Mem|altsyncram:mem_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "ctrl_unit:ctrl"
 24. Port Connectivity Checks: "ProgramCounter:PC"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 24 14:34:08 2025      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; risc_v                                     ;
; Top-level Entity Name              ; SC_RISCV                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 279                                        ;
;     Total combinational functions  ; 279                                        ;
;     Dedicated logic registers      ; 16                                         ;
; Total registers                    ; 16                                         ;
; Total pins                         ; 34                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 3,072                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; SC_RISCV           ; risc_v             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                          ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; SC_RISCV.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/SC_RISCV.v                                   ;         ;
; ALU.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ALU.v                                        ;         ;
; ProgramCounter.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ProgramCounter.v                             ;         ;
; InstructionMemory.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/InstructionMemory.v                          ;         ;
; RegisterFile.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/RegisterFile.v                               ;         ;
; DataMemory.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/DataMemory.v                                 ;         ;
; ctrl_unit.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/ctrl_unit.v                                  ;         ;
; programa.txt                                 ; yes             ; Auto-Found File                                       ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/programa.txt                                 ;         ;
; datamem_init.txt                             ; yes             ; Auto-Found File                                       ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/datamem_init.txt                             ;         ;
; regfile_init.txt                             ; yes             ; Auto-Found File                                       ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/regfile_init.txt                             ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;         ;
; aglobal131.inc                               ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                         ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                             ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                             ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;         ;
; db/altsyncram_isl1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/db/altsyncram_isl1.tdf                       ;         ;
; db/risc_v.ram0_registerfile_878b6b30.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/db/risc_v.ram0_registerfile_878b6b30.hdl.mif ;         ;
; db/altsyncram_6ki1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/db/altsyncram_6ki1.tdf                       ;         ;
; db/risc_v.ram0_datamemory_73f28fd0.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/db/risc_v.ram0_datamemory_73f28fd0.hdl.mif   ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 279       ;
;                                             ;           ;
; Total combinational functions               ; 279       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 107       ;
;     -- 3 input functions                    ; 156       ;
;     -- <=2 input functions                  ; 16        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 216       ;
;     -- arithmetic mode                      ; 63        ;
;                                             ;           ;
; Total registers                             ; 16        ;
;     -- Dedicated logic registers            ; 16        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
; Total memory bits                           ; 3072      ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 112       ;
; Total fan-out                               ; 1955      ;
; Average fan-out                             ; 4.26      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; |SC_RISCV                                 ; 279 (77)          ; 16 (0)       ; 3072        ; 0            ; 0       ; 0         ; 34   ; 0            ; |SC_RISCV                                                                          ; work         ;
;    |ALU:ALU|                              ; 162 (162)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SC_RISCV|ALU:ALU                                                                  ; work         ;
;    |DataMemory:Data_Mem|                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SC_RISCV|DataMemory:Data_Mem                                                      ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SC_RISCV|DataMemory:Data_Mem|altsyncram:mem_rtl_0                                 ; work         ;
;          |altsyncram_6ki1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SC_RISCV|DataMemory:Data_Mem|altsyncram:mem_rtl_0|altsyncram_6ki1:auto_generated  ; work         ;
;    |InstructionMemory:Inst_Mem|           ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SC_RISCV|InstructionMemory:Inst_Mem                                               ; work         ;
;    |ProgramCounter:PC|                    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SC_RISCV|ProgramCounter:PC                                                        ; work         ;
;    |RegisterFile:RegFile|                 ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SC_RISCV|RegisterFile:RegFile                                                     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SC_RISCV|RegisterFile:RegFile|altsyncram:ram_rtl_0                                ; work         ;
;          |altsyncram_isl1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SC_RISCV|RegisterFile:RegFile|altsyncram:ram_rtl_0|altsyncram_isl1:auto_generated ; work         ;
;       |altsyncram:ram_rtl_1|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SC_RISCV|RegisterFile:RegFile|altsyncram:ram_rtl_1                                ; work         ;
;          |altsyncram_isl1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SC_RISCV|RegisterFile:RegFile|altsyncram:ram_rtl_1|altsyncram_isl1:auto_generated ; work         ;
;    |ctrl_unit:ctrl|                       ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SC_RISCV|ctrl_unit:ctrl                                                           ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; Name                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                          ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; DataMemory:Data_Mem|altsyncram:mem_rtl_0|altsyncram_6ki1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/risc_v.ram0_DataMemory_73f28fd0.hdl.mif   ;
; RegisterFile:RegFile|altsyncram:ram_rtl_0|altsyncram_isl1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif ;
; RegisterFile:RegFile|altsyncram:ram_rtl_1|altsyncram_isl1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+-----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal       ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------+------------------------+
; ctrl_unit:ctrl|ALUControl[0]                        ; ctrl_unit:ctrl|Selector25 ; yes                    ;
; ctrl_unit:ctrl|ALUControl[1]                        ; ctrl_unit:ctrl|Mux3       ; yes                    ;
; ctrl_unit:ctrl|ImmSrc[0]                            ; ctrl_unit:ctrl|WideOr4    ; yes                    ;
; ctrl_unit:ctrl|ImmSrc[1]                            ; ctrl_unit:ctrl|WideOr4    ; yes                    ;
; ctrl_unit:ctrl|ALUSrc                               ; ctrl_unit:ctrl|WideOr4    ; yes                    ;
; ctrl_unit:ctrl|ALUControl[2]                        ; ctrl_unit:ctrl|Mux3       ; yes                    ;
; ctrl_unit:ctrl|ALUOp.01_103                         ; ctrl_unit:ctrl|WideOr4    ; yes                    ;
; ctrl_unit:ctrl|ALUOp.10_95                          ; ctrl_unit:ctrl|WideOr4    ; yes                    ;
; ctrl_unit:ctrl|RegWrite                             ; ctrl_unit:ctrl|WideOr4    ; yes                    ;
; ctrl_unit:ctrl|ResultSrc[0]                         ; ctrl_unit:ctrl|WideOr4    ; yes                    ;
; ctrl_unit:ctrl|MemWrite                             ; ctrl_unit:ctrl|WideOr4    ; yes                    ;
; Number of user-specified and inferred latches = 11  ;                           ;                        ;
+-----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+------------------------------------------------+-----------------------------------------------+
; Register name                                  ; Reason for Removal                            ;
+------------------------------------------------+-----------------------------------------------+
; InstructionMemory:Inst_Mem|RD[2,3,12,16,19,20] ; Stuck at GND due to stuck port data_in        ;
; InstructionMemory:Inst_Mem|RD[23,24]           ; Merged with InstructionMemory:Inst_Mem|RD[8]  ;
; InstructionMemory:Inst_Mem|RD[6,11]            ; Merged with InstructionMemory:Inst_Mem|RD[7]  ;
; InstructionMemory:Inst_Mem|RD[1]               ; Merged with InstructionMemory:Inst_Mem|RD[22] ;
; InstructionMemory:Inst_Mem|RD[26..31]          ; Merged with InstructionMemory:Inst_Mem|RD[25] ;
; InstructionMemory:Inst_Mem|RD[13]              ; Merged with InstructionMemory:Inst_Mem|RD[15] ;
; InstructionMemory:Inst_Mem|RD[4]               ; Merged with InstructionMemory:Inst_Mem|RD[14] ;
; InstructionMemory:Inst_Mem|RD[22]              ; Merged with InstructionMemory:Inst_Mem|RD[0]  ;
; Total Number of Removed Registers = 20         ;                                               ;
+------------------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 16    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                            ;
+---------------------------------+--------------------------------+------+
; Register Name                   ; Megafunction                   ; Type ;
+---------------------------------+--------------------------------+------+
; RegisterFile:RegFile|RD1[0..31] ; RegisterFile:RegFile|ram_rtl_0 ; RAM  ;
; RegisterFile:RegFile|RD2[0..31] ; RegisterFile:RegFile|ram_rtl_1 ; RAM  ;
; DataMemory:Data_Mem|RD[0..31]   ; DataMemory:Data_Mem|mem_rtl_0  ; RAM  ;
+---------------------------------+--------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 8:1                ; 31 bits   ; 155 LEs       ; 62 LEs               ; 93 LEs                 ; No         ; |SC_RISCV|ALU:ALU|Mux23    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |SC_RISCV|SrcB[9]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |SC_RISCV|SrcB[4]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for RegisterFile:RegFile|altsyncram:ram_rtl_0|altsyncram_isl1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for RegisterFile:RegFile|altsyncram:ram_rtl_1|altsyncram_isl1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:Data_Mem|altsyncram:mem_rtl_0|altsyncram_6ki1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:Inst_Mem ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; addr_w         ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:Data_Mem ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; addr_w         ; 5     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegisterFile:RegFile|altsyncram:ram_rtl_0         ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped        ;
; WIDTH_A                            ; 32                                           ; Untyped        ;
; WIDTHAD_A                          ; 5                                            ; Untyped        ;
; NUMWORDS_A                         ; 32                                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 32                                           ; Untyped        ;
; WIDTHAD_B                          ; 5                                            ; Untyped        ;
; NUMWORDS_B                         ; 32                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_isl1                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RegisterFile:RegFile|altsyncram:ram_rtl_1         ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped        ;
; WIDTH_A                            ; 32                                           ; Untyped        ;
; WIDTHAD_A                          ; 5                                            ; Untyped        ;
; NUMWORDS_A                         ; 32                                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 32                                           ; Untyped        ;
; WIDTHAD_B                          ; 5                                            ; Untyped        ;
; NUMWORDS_B                         ; 32                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_isl1                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataMemory:Data_Mem|altsyncram:mem_rtl_0        ;
+------------------------------------+--------------------------------------------+----------------+
; Parameter Name                     ; Value                                      ; Type           ;
+------------------------------------+--------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped        ;
; WIDTH_A                            ; 32                                         ; Untyped        ;
; WIDTHAD_A                          ; 5                                          ; Untyped        ;
; NUMWORDS_A                         ; 32                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WIDTH_B                            ; 32                                         ; Untyped        ;
; WIDTHAD_B                          ; 5                                          ; Untyped        ;
; NUMWORDS_B                         ; 32                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; INIT_FILE                          ; db/risc_v.ram0_DataMemory_73f28fd0.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_6ki1                            ; Untyped        ;
+------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 3                                         ;
; Entity Instance                           ; RegisterFile:RegFile|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 32                                        ;
;     -- NUMWORDS_A                         ; 32                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 32                                        ;
;     -- NUMWORDS_B                         ; 32                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
; Entity Instance                           ; RegisterFile:RegFile|altsyncram:ram_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 32                                        ;
;     -- NUMWORDS_A                         ; 32                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 32                                        ;
;     -- NUMWORDS_B                         ; 32                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
; Entity Instance                           ; DataMemory:Data_Mem|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 32                                        ;
;     -- NUMWORDS_A                         ; 32                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 32                                        ;
;     -- NUMWORDS_B                         ; 32                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_unit:ctrl"                                                                                                                   ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; ResultSrc ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "ResultSrc[1..1]" have no fanouts ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "ProgramCounter:PC" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; ena  ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Feb 24 14:34:06 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off risc_v -c risc_v
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file sc_riscv.v
    Info (12023): Found entity 1: SC_RISCV
Info (12021): Found 1 design units, including 1 entities, in source file instruction_tb.v
    Info (12023): Found entity 1: instruction_tb
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: ProgramCounter
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: InstructionMemory
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory
Info (12021): Found 1 design units, including 1 entities, in source file programcounter_tb.v
    Info (12023): Found entity 1: programcounter_tb
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_unit.v
    Info (12023): Found entity 1: ctrl_unit
Warning (10236): Verilog HDL Implicit Net warning at SC_RISCV.v(8): created implicit net for "PC_target"
Warning (10236): Verilog HDL Implicit Net warning at SC_RISCV.v(58): created implicit net for "RegWrite"
Info (12127): Elaborating entity "SC_RISCV" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at SC_RISCV.v(8): object "PC_target" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at SC_RISCV.v(8): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:PC"
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:Inst_Mem"
Warning (10030): Net "mem.data_a" at InstructionMemory.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at InstructionMemory.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at InstructionMemory.v(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RegFile"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU"
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:Data_Mem"
Info (12128): Elaborating entity "ctrl_unit" for hierarchy "ctrl_unit:ctrl"
Warning (10270): Verilog HDL Case Statement warning at ctrl_unit.v(28): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ctrl_unit.v(25): inferring latch(es) for variable "ALUControl", which holds its previous value in one or more paths through the always construct
Warning (10270): Verilog HDL Case Statement warning at ctrl_unit.v(49): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable "ImmSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable "ALUSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable "ResultSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable "Branch", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable "Jump", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrl_unit.v(49): inferring latch(es) for variable "ALUOp", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ALUOp.10" at ctrl_unit.v(49)
Info (10041): Inferred latch for "ALUOp.01" at ctrl_unit.v(49)
Info (10041): Inferred latch for "ALUOp.00" at ctrl_unit.v(49)
Info (10041): Inferred latch for "Jump" at ctrl_unit.v(49)
Info (10041): Inferred latch for "Branch" at ctrl_unit.v(49)
Info (10041): Inferred latch for "ResultSrc[0]" at ctrl_unit.v(49)
Info (10041): Inferred latch for "ResultSrc[1]" at ctrl_unit.v(49)
Info (10041): Inferred latch for "MemWrite" at ctrl_unit.v(49)
Info (10041): Inferred latch for "ALUSrc" at ctrl_unit.v(49)
Info (10041): Inferred latch for "ImmSrc[0]" at ctrl_unit.v(49)
Info (10041): Inferred latch for "ImmSrc[1]" at ctrl_unit.v(49)
Info (10041): Inferred latch for "RegWrite" at ctrl_unit.v(49)
Info (10041): Inferred latch for "ALUControl[0]" at ctrl_unit.v(25)
Info (10041): Inferred latch for "ALUControl[1]" at ctrl_unit.v(25)
Info (10041): Inferred latch for "ALUControl[2]" at ctrl_unit.v(25)
Warning (276027): Inferred dual-clock RAM node "DataMemory:Data_Mem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "InstructionMemory:Inst_Mem|mem" is uninferred due to inappropriate RAM size
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegisterFile:RegFile|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RegisterFile:RegFile|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DataMemory:Data_Mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/risc_v.ram0_DataMemory_73f28fd0.hdl.mif
Info (12130): Elaborated megafunction instantiation "RegisterFile:RegFile|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "RegisterFile:RegFile|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_isl1.tdf
    Info (12023): Found entity 1: altsyncram_isl1
Info (12130): Elaborated megafunction instantiation "RegisterFile:RegFile|altsyncram:ram_rtl_1"
Info (12133): Instantiated megafunction "RegisterFile:RegFile|altsyncram:ram_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/risc_v.ram0_RegisterFile_878b6b30.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12130): Elaborated megafunction instantiation "DataMemory:Data_Mem|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "DataMemory:Data_Mem|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/risc_v.ram0_DataMemory_73f28fd0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ki1.tdf
    Info (12023): Found entity 1: altsyncram_6ki1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch ctrl_unit:ctrl|ALUControl[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ctrl_unit:ctrl|ALUOp.10_95
Warning (13012): Latch ctrl_unit:ctrl|ALUControl[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem|RD[14]
Warning (13012): Latch ctrl_unit:ctrl|ImmSrc[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem|RD[0]
Warning (13012): Latch ctrl_unit:ctrl|ImmSrc[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem|RD[0]
Warning (13012): Latch ctrl_unit:ctrl|ALUSrc has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem|RD[0]
Warning (13012): Latch ctrl_unit:ctrl|ALUControl[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem|RD[14]
Warning (13012): Latch ctrl_unit:ctrl|ALUOp.01_103 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem|RD[0]
Warning (13012): Latch ctrl_unit:ctrl|ALUOp.10_95 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem|RD[0]
Warning (13012): Latch ctrl_unit:ctrl|RegWrite has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem|RD[0]
Warning (13012): Latch ctrl_unit:ctrl|ResultSrc[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem|RD[0]
Warning (13012): Latch ctrl_unit:ctrl|MemWrite has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:Inst_Mem|RD[0]
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/output_files/risc_v.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 409 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 279 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 4621 megabytes
    Info: Processing ended: Mon Feb 24 14:34:08 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Guilherme/Desktop/UFJF/Dispositivos Lógicos Programáveis/RISC_V/output_files/risc_v.map.smsg.


