Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:49:53 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postplace_timing_max.rpt
| Design       : sv_chip3_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 vidin_new_data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_new_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.494ns  (logic 2.066ns (59.134%)  route 1.428ns (40.866%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE                         0.000     0.000 r  vidin_new_data_reg/C
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_new_data_reg/Q
                         net (fo=1, estimated)        1.428     1.644    vidin_new_data_OBUF
    AM32                                                              r  vidin_new_data_OBUF_inst/I
    AM32                 OBUF (Prop_obuf_I_O)         1.850     3.494 r  vidin_new_data_OBUF_inst/O
                         net (fo=0)                   0.000     3.494    vidin_new_data
    AM32                                                              r  vidin_new_data
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.479ns  (logic 2.138ns (61.457%)  route 1.341ns (38.543%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[6]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.198     0.198 r  vidin_rgb_reg_reg[6]/Q
                         net (fo=1, estimated)        1.341     1.539    vidin_rgb_reg_OBUF[6]
    AP30                                                              r  vidin_rgb_reg_OBUF[6]_inst/I
    AP30                 OBUF (Prop_obuf_I_O)         1.940     3.479 r  vidin_rgb_reg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.479    vidin_rgb_reg[6]
    AP30                                                              r  vidin_rgb_reg[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.414ns  (logic 2.133ns (62.476%)  route 1.281ns (37.524%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[7]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.198     0.198 r  vidin_rgb_reg_reg[7]/Q
                         net (fo=1, estimated)        1.281     1.479    vidin_rgb_reg_OBUF[7]
    AM33                                                              r  vidin_rgb_reg_OBUF[7]_inst/I
    AM33                 OBUF (Prop_obuf_I_O)         1.935     3.414 r  vidin_rgb_reg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.414    vidin_rgb_reg[7]
    AM33                                                              r  vidin_rgb_reg[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.385ns  (logic 2.076ns (61.331%)  route 1.309ns (38.669%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[5]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_rgb_reg_reg[5]/Q
                         net (fo=1, estimated)        1.309     1.525    vidin_rgb_reg_OBUF[5]
    AP31                                                              r  vidin_rgb_reg_OBUF[5]_inst/I
    AP31                 OBUF (Prop_obuf_I_O)         1.860     3.385 r  vidin_rgb_reg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.385    vidin_rgb_reg[5]
    AP31                                                              r  vidin_rgb_reg[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 2.065ns (61.660%)  route 1.284ns (38.340%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[2]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_rgb_reg_reg[2]/Q
                         net (fo=1, estimated)        1.284     1.500    vidin_rgb_reg_OBUF[2]
    AM30                                                              r  vidin_rgb_reg_OBUF[2]_inst/I
    AM30                 OBUF (Prop_obuf_I_O)         1.849     3.349 r  vidin_rgb_reg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.349    vidin_rgb_reg[2]
    AM30                                                              r  vidin_rgb_reg[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.317ns  (logic 2.045ns (61.650%)  route 1.272ns (38.350%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[4]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_rgb_reg_reg[4]/Q
                         net (fo=1, estimated)        1.272     1.488    vidin_rgb_reg_OBUF[4]
    AJ30                                                              r  vidin_rgb_reg_OBUF[4]_inst/I
    AJ30                 OBUF (Prop_obuf_I_O)         1.829     3.317 r  vidin_rgb_reg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.317    vidin_rgb_reg[4]
    AJ30                                                              r  vidin_rgb_reg[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.268ns  (logic 2.052ns (62.786%)  route 1.216ns (37.214%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[0]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_rgb_reg_reg[0]/Q
                         net (fo=1, estimated)        1.216     1.432    vidin_rgb_reg_OBUF[0]
    AJ29                                                              r  vidin_rgb_reg_OBUF[0]_inst/I
    AJ29                 OBUF (Prop_obuf_I_O)         1.836     3.268 r  vidin_rgb_reg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.268    vidin_rgb_reg[0]
    AJ29                                                              r  vidin_rgb_reg[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.241ns  (logic 2.049ns (63.222%)  route 1.192ns (36.778%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[3]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_rgb_reg_reg[3]/Q
                         net (fo=1, estimated)        1.192     1.408    vidin_rgb_reg_OBUF[3]
    AK31                                                              r  vidin_rgb_reg_OBUF[3]_inst/I
    AK31                 OBUF (Prop_obuf_I_O)         1.833     3.241 r  vidin_rgb_reg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.241    vidin_rgb_reg[3]
    AK31                                                              r  vidin_rgb_reg[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.224ns  (logic 2.083ns (64.614%)  route 1.141ns (35.386%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  vidin_addr_reg_reg[4]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.198     0.198 r  vidin_addr_reg_reg[4]/Q
                         net (fo=1, estimated)        1.141     1.339    vidin_addr_reg_OBUF[4]
    AL26                                                              r  vidin_addr_reg_OBUF[4]_inst/I
    AL26                 OBUF (Prop_obuf_I_O)         1.885     3.224 r  vidin_addr_reg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.224    vidin_addr_reg[4]
    AL26                                                              r  vidin_addr_reg[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.208ns  (logic 2.067ns (64.437%)  route 1.141ns (35.563%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[1]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.216     0.216 r  vidin_rgb_reg_reg[1]/Q
                         net (fo=1, estimated)        1.141     1.357    vidin_rgb_reg_OBUF[1]
    AN30                                                              r  vidin_rgb_reg_OBUF[1]_inst/I
    AN30                 OBUF (Prop_obuf_I_O)         1.851     3.208 r  vidin_rgb_reg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.208    vidin_rgb_reg[1]
    AN30                                                              r  vidin_rgb_reg[1]
  -------------------------------------------------------------------    -------------------




