module wideexpr_00155(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[4]?-((s2)!=((6'sb000100)^~((s2)<<(4'sb0001)))):+(((ctrl[5]?3'sb111:(ctrl[5]?1'sb0:4'b0111)))+((4'sb0110)<((ctrl[1]?6'sb110011:6'sb101001)))));
  assign y1 = (ctrl[3]?{$signed((($signed({3{~|(6'sb101000)}}))<<<((ctrl[3]?s7:s6)))>>>($signed((~&(s1))>((((s2)+(s7))^((ctrl[0]?6'sb101001:1'sb1)))<((5'sb01000)|(-(5'sb10001)))))))}:!(s2));
  assign y2 = ($signed(u0))-(&(s5));
  assign y3 = 5'sb00001;
  assign y4 = 1'b1;
  assign y5 = 5'sb10010;
  assign y6 = +((((3'sb110)>>>((+(({u1,s0,1'b0,s4})>>((1'sb1)&(s6))))^(-((s2)&(u5)))))-($signed(2'sb00)))>>(6'sb111011));
  assign y7 = (3'sb111)-($signed(4'sb0000));
endmodule
