<dec f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.h' l='266' type='412'/>
<doc f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.h' l='264'>// Extend the even f32 elements of vector operand 0 to produce a vector
  // of f64 elements.</doc>
<use f='llvm/build/lib/Target/SystemZ/SystemZGenDAGISel.inc' l='30316' u='r' c='_ZN12_GLOBAL__N_119SystemZDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/SystemZ/SystemZGenDAGISel.inc' l='30316' u='r' c='_ZN12_GLOBAL__N_119SystemZDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='2774' u='r' c='_ZL18expandV4F32ToV2F64RN4llvm12SelectionDAGEiRKNS_5SDLocENS_7SDValueES5_'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='5648' c='_ZNK4llvm21SystemZTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='6295' u='r' c='_ZNK4llvm21SystemZTargetLowering16combineFP_EXTENDEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
