<stg><name>selu<float, float, relu6_config_struct></name>


<trans_list>

<trans id="895" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:0  %data_14_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_14_read)

]]></Node>
<StgValue><ssdm name="data_14_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:1  %data_13_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_13_read)

]]></Node>
<StgValue><ssdm name="data_13_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:2  %data_12_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_12_read)

]]></Node>
<StgValue><ssdm name="data_12_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:3  %data_11_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_11_read)

]]></Node>
<StgValue><ssdm name="data_11_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:4  %data_10_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_10_read)

]]></Node>
<StgValue><ssdm name="data_10_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:5  %data_9_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %data_9_read)

]]></Node>
<StgValue><ssdm name="data_9_read_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:6  %data_8_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %data_8_read)

]]></Node>
<StgValue><ssdm name="data_8_read_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:7  %data_7_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %data_7_read)

]]></Node>
<StgValue><ssdm name="data_7_read_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:8  %data_6_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %data_6_read)

]]></Node>
<StgValue><ssdm name="data_6_read_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:9  %data_5_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %data_5_read)

]]></Node>
<StgValue><ssdm name="data_5_read_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:10  %data_4_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %data_4_read)

]]></Node>
<StgValue><ssdm name="data_4_read_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:11  %data_3_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %data_3_read)

]]></Node>
<StgValue><ssdm name="data_3_read_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:12  %data_2_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %data_2_read)

]]></Node>
<StgValue><ssdm name="data_2_read_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:13  %data_1_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %data_1_read)

]]></Node>
<StgValue><ssdm name="data_1_read_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:14  %data_0_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %data_0_read)

]]></Node>
<StgValue><ssdm name="data_0_read_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:24  %tmp_52 = fcmp oge float %data_0_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_54 = fcmp oge float %data_1_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_56 = fcmp oge float %data_2_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_58 = fcmp oge float %data_3_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_60 = fcmp oge float %data_4_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_62 = fcmp oge float %data_5_read_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_64 = fcmp oge float %data_6_read_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_66 = fcmp oge float %data_7_read_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_68 = fcmp oge float %data_8_read_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_70 = fcmp oge float %data_9_read_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_72 = fcmp oge float %data_10_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_74 = fcmp oge float %data_11_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_76 = fcmp oge float %data_12_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_78 = fcmp oge float %data_13_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_80 = fcmp oge float %data_14_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
hls_label_70:18  %bitcast_ln776 = bitcast float %data_0_read_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_70:19  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="32">
<![CDATA[
hls_label_70:20  %trunc_ln776 = trunc i32 %bitcast_ln776 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_70:21  %icmp_ln776 = icmp ne i8 %tmp_51, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_70:22  %icmp_ln776_48 = icmp eq i23 %trunc_ln776, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_48"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_70:23  %or_ln776 = or i1 %icmp_ln776_48, %icmp_ln776

]]></Node>
<StgValue><ssdm name="or_ln776"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_70:24  %tmp_52 = fcmp oge float %data_0_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_70:25  %and_ln776 = and i1 %or_ln776, %tmp_52

]]></Node>
<StgValue><ssdm name="and_ln776"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_70:26  br i1 %and_ln776, label %0, label %1

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = fmul float %data_0_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3 = fmul float %data_0_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_23 = bitcast float %data_1_read_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_23"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_23, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_23 = trunc i32 %bitcast_ln776_23 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_23"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_49 = icmp ne i8 %tmp_53, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_49"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_50 = icmp eq i23 %trunc_ln776_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_50"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_23 = or i1 %icmp_ln776_50, %icmp_ln776_49

]]></Node>
<StgValue><ssdm name="or_ln776_23"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_54 = fcmp oge float %data_1_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_23 = and i1 %or_ln776_23, %tmp_54

]]></Node>
<StgValue><ssdm name="and_ln776_23"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_23, label %2, label %4

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = fmul float %data_1_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_1 = fmul float %data_1_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_24 = bitcast float %data_2_read_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_24"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_24, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_24 = trunc i32 %bitcast_ln776_24 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_24"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_51 = icmp ne i8 %tmp_55, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_51"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_52 = icmp eq i23 %trunc_ln776_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_52"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_24 = or i1 %icmp_ln776_52, %icmp_ln776_51

]]></Node>
<StgValue><ssdm name="or_ln776_24"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_56 = fcmp oge float %data_2_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_24 = and i1 %or_ln776_24, %tmp_56

]]></Node>
<StgValue><ssdm name="and_ln776_24"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_24, label %5, label %7

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_11 = fmul float %data_2_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_2 = fmul float %data_2_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_25 = bitcast float %data_3_read_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_25"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_25, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_25 = trunc i32 %bitcast_ln776_25 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_25"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_53 = icmp ne i8 %tmp_57, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_53"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_54 = icmp eq i23 %trunc_ln776_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_54"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_25 = or i1 %icmp_ln776_54, %icmp_ln776_53

]]></Node>
<StgValue><ssdm name="or_ln776_25"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_58 = fcmp oge float %data_3_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_25 = and i1 %or_ln776_25, %tmp_58

]]></Node>
<StgValue><ssdm name="and_ln776_25"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_25, label %8, label %10

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_12 = fmul float %data_3_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_3 = fmul float %data_3_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_26 = bitcast float %data_4_read_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_26"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_26, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_26 = trunc i32 %bitcast_ln776_26 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_26"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_55 = icmp ne i8 %tmp_59, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_55"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_56 = icmp eq i23 %trunc_ln776_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_56"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_26 = or i1 %icmp_ln776_56, %icmp_ln776_55

]]></Node>
<StgValue><ssdm name="or_ln776_26"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_60 = fcmp oge float %data_4_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_26 = and i1 %or_ln776_26, %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln776_26"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_26, label %11, label %13

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_4 = fmul float %data_4_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_4 = fmul float %data_4_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_27 = bitcast float %data_5_read_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_27"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_27, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_27 = trunc i32 %bitcast_ln776_27 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_27"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_57 = icmp ne i8 %tmp_61, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_57"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_58 = icmp eq i23 %trunc_ln776_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_58"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_27 = or i1 %icmp_ln776_58, %icmp_ln776_57

]]></Node>
<StgValue><ssdm name="or_ln776_27"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_62 = fcmp oge float %data_5_read_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_27 = and i1 %or_ln776_27, %tmp_62

]]></Node>
<StgValue><ssdm name="and_ln776_27"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_27, label %14, label %16

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5 = fmul float %data_5_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_5 = fmul float %data_5_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_28 = bitcast float %data_6_read_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_28"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_28, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_28 = trunc i32 %bitcast_ln776_28 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_28"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_59 = icmp ne i8 %tmp_63, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_59"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_60 = icmp eq i23 %trunc_ln776_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_60"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_28 = or i1 %icmp_ln776_60, %icmp_ln776_59

]]></Node>
<StgValue><ssdm name="or_ln776_28"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_64 = fcmp oge float %data_6_read_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_28 = and i1 %or_ln776_28, %tmp_64

]]></Node>
<StgValue><ssdm name="and_ln776_28"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_28, label %17, label %19

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_6 = fmul float %data_6_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_6 = fmul float %data_6_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_29 = bitcast float %data_7_read_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_29"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_29, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_29 = trunc i32 %bitcast_ln776_29 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_29"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_61 = icmp ne i8 %tmp_65, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_61"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_62 = icmp eq i23 %trunc_ln776_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_62"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_29 = or i1 %icmp_ln776_62, %icmp_ln776_61

]]></Node>
<StgValue><ssdm name="or_ln776_29"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_66 = fcmp oge float %data_7_read_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_29 = and i1 %or_ln776_29, %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln776_29"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_29, label %20, label %22

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_7 = fmul float %data_7_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_7 = fmul float %data_7_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_30 = bitcast float %data_8_read_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_30"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_30, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_30 = trunc i32 %bitcast_ln776_30 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_30"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_63 = icmp ne i8 %tmp_67, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_63"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_64 = icmp eq i23 %trunc_ln776_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_64"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_30 = or i1 %icmp_ln776_64, %icmp_ln776_63

]]></Node>
<StgValue><ssdm name="or_ln776_30"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_68 = fcmp oge float %data_8_read_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_30 = and i1 %or_ln776_30, %tmp_68

]]></Node>
<StgValue><ssdm name="and_ln776_30"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_30, label %23, label %25

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_8 = fmul float %data_8_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_8 = fmul float %data_8_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_31 = bitcast float %data_9_read_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_31"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_31, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_31 = trunc i32 %bitcast_ln776_31 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_31"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_65 = icmp ne i8 %tmp_69, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_65"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_66 = icmp eq i23 %trunc_ln776_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_66"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_31 = or i1 %icmp_ln776_66, %icmp_ln776_65

]]></Node>
<StgValue><ssdm name="or_ln776_31"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_70 = fcmp oge float %data_9_read_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_31 = and i1 %or_ln776_31, %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln776_31"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_31, label %26, label %28

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_9 = fmul float %data_9_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_9 = fmul float %data_9_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_32 = bitcast float %data_10_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_32"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_32, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_32 = trunc i32 %bitcast_ln776_32 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_32"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_67 = icmp ne i8 %tmp_71, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_67"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_68 = icmp eq i23 %trunc_ln776_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_68"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_32 = or i1 %icmp_ln776_68, %icmp_ln776_67

]]></Node>
<StgValue><ssdm name="or_ln776_32"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_72 = fcmp oge float %data_10_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_32 = and i1 %or_ln776_32, %tmp_72

]]></Node>
<StgValue><ssdm name="and_ln776_32"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_32, label %29, label %31

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s_13 = fmul float %data_10_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_s_13"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_s = fmul float %data_10_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_33 = bitcast float %data_11_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_33"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_33, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_33 = trunc i32 %bitcast_ln776_33 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_33"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_69 = icmp ne i8 %tmp_73, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_69"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_70 = icmp eq i23 %trunc_ln776_33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_70"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_33 = or i1 %icmp_ln776_70, %icmp_ln776_69

]]></Node>
<StgValue><ssdm name="or_ln776_33"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_74 = fcmp oge float %data_11_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_33 = and i1 %or_ln776_33, %tmp_74

]]></Node>
<StgValue><ssdm name="and_ln776_33"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_33, label %32, label %34

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_10 = fmul float %data_11_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_10 = fmul float %data_11_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_34 = bitcast float %data_12_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_34"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_34, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_34 = trunc i32 %bitcast_ln776_34 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_34"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_71 = icmp ne i8 %tmp_75, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_71"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_72 = icmp eq i23 %trunc_ln776_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_72"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_34 = or i1 %icmp_ln776_72, %icmp_ln776_71

]]></Node>
<StgValue><ssdm name="or_ln776_34"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_76 = fcmp oge float %data_12_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_34 = and i1 %or_ln776_34, %tmp_76

]]></Node>
<StgValue><ssdm name="and_ln776_34"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_34, label %35, label %37

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_11 = fmul float %data_12_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_11 = fmul float %data_12_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_35 = bitcast float %data_13_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_35"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_35, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_35 = trunc i32 %bitcast_ln776_35 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_35"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_73 = icmp ne i8 %tmp_77, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_73"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_74 = icmp eq i23 %trunc_ln776_35, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_74"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_35 = or i1 %icmp_ln776_74, %icmp_ln776_73

]]></Node>
<StgValue><ssdm name="or_ln776_35"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_78 = fcmp oge float %data_13_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_35 = and i1 %or_ln776_35, %tmp_78

]]></Node>
<StgValue><ssdm name="and_ln776_35"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_35, label %38, label %40

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_12 = fmul float %data_13_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_12_15 = fmul float %data_13_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_12_15"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_36 = bitcast float %data_14_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_36"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_36, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_36 = trunc i32 %bitcast_ln776_36 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_36"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_75 = icmp ne i8 %tmp_79, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_75"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_76 = icmp eq i23 %trunc_ln776_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_76"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_36 = or i1 %icmp_ln776_76, %icmp_ln776_75

]]></Node>
<StgValue><ssdm name="or_ln776_36"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_80 = fcmp oge float %data_14_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_36 = and i1 %or_ln776_36, %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln776_36"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_36, label %41, label %43

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fmul float %data_14_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_13 = fmul float %data_14_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="206" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = fmul float %data_0_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3 = fmul float %data_0_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = fmul float %data_1_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_1 = fmul float %data_1_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_11 = fmul float %data_2_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_2 = fmul float %data_2_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_12 = fmul float %data_3_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_3 = fmul float %data_3_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_4 = fmul float %data_4_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_4 = fmul float %data_4_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5 = fmul float %data_5_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_5 = fmul float %data_5_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_6 = fmul float %data_6_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_6 = fmul float %data_6_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_7 = fmul float %data_7_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_7 = fmul float %data_7_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_8 = fmul float %data_8_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_8 = fmul float %data_8_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_9 = fmul float %data_9_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_9 = fmul float %data_9_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s_13 = fmul float %data_10_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_s_13"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_s = fmul float %data_10_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_10 = fmul float %data_11_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_10 = fmul float %data_11_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_11 = fmul float %data_12_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_11 = fmul float %data_12_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_12 = fmul float %data_13_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_12_15 = fmul float %data_13_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_12_15"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fmul float %data_14_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_13 = fmul float %data_14_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="236" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = fmul float %data_0_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3 = fmul float %data_0_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = fmul float %data_1_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_1 = fmul float %data_1_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2_11 = fmul float %data_2_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_2 = fmul float %data_2_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_12 = fmul float %data_3_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_3 = fmul float %data_3_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_4 = fmul float %data_4_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_4 = fmul float %data_4_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5 = fmul float %data_5_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_5 = fmul float %data_5_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_6 = fmul float %data_6_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_6 = fmul float %data_6_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_7 = fmul float %data_7_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_7 = fmul float %data_7_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_8 = fmul float %data_8_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_8 = fmul float %data_8_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_9 = fmul float %data_9_read_3, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_9 = fmul float %data_9_read_3, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s_13 = fmul float %data_10_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_s_13"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_s = fmul float %data_10_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_10 = fmul float %data_11_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_10 = fmul float %data_11_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_11 = fmul float %data_12_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_11 = fmul float %data_12_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_12 = fmul float %data_13_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_12_15 = fmul float %data_13_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_12_15"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fmul float %data_14_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3_13 = fmul float %data_14_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="266" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2 = fmul float %tmp_s, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_1 = fmul float %tmp_1, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_2 = fmul float %tmp_2_11, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_3 = fmul float %tmp_3_12, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_4 = fmul float %tmp_4, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_5 = fmul float %tmp_5, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_6 = fmul float %tmp_6, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_7 = fmul float %tmp_7, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_8 = fmul float %tmp_8, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_9 = fmul float %tmp_9, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_s = fmul float %tmp_s_13, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_10 = fmul float %tmp_10, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_11_14 = fmul float %tmp_11, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_11_14"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_12 = fmul float %tmp_12, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_13 = fmul float %tmp_13, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="281" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2 = fmul float %tmp_s, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_1 = fmul float %tmp_1, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_2 = fmul float %tmp_2_11, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_3 = fmul float %tmp_3_12, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_4 = fmul float %tmp_4, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_5 = fmul float %tmp_5, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_6 = fmul float %tmp_6, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_7 = fmul float %tmp_7, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_8 = fmul float %tmp_8, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_9 = fmul float %tmp_9, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_s = fmul float %tmp_s_13, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_10 = fmul float %tmp_10, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_11_14 = fmul float %tmp_11, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_11_14"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_12 = fmul float %tmp_12, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_13 = fmul float %tmp_13, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="296" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2 = fmul float %tmp_s, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_1 = fmul float %tmp_1, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_2 = fmul float %tmp_2_11, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_3 = fmul float %tmp_3_12, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_4 = fmul float %tmp_4, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_5 = fmul float %tmp_5, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_6 = fmul float %tmp_6, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_7 = fmul float %tmp_7, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_8 = fmul float %tmp_8, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_9 = fmul float %tmp_9, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_s = fmul float %tmp_s_13, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_10 = fmul float %tmp_10, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_11_14 = fmul float %tmp_11, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_11_14"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_12 = fmul float %tmp_12, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_2_13 = fmul float %tmp_13, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="311" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2)

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780 = trunc i32 %index to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_81 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780 = icmp ne i22 %tmp_81, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780 = select i1 %icmp_ln780, i10 -1, i10 %trunc_ln780

]]></Node>
<StgValue><ssdm name="select_ln780"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_1 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_1)

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_19 = trunc i32 %index_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_19"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_82 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_1, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_23 = icmp ne i22 %tmp_82, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_23"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_1 = select i1 %icmp_ln780_23, i10 -1, i10 %trunc_ln780_19

]]></Node>
<StgValue><ssdm name="select_ln780_1"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_2 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_2)

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_20 = trunc i32 %index_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_20"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_83 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_2, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_24 = icmp ne i22 %tmp_83, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_24"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_2 = select i1 %icmp_ln780_24, i10 -1, i10 %trunc_ln780_20

]]></Node>
<StgValue><ssdm name="select_ln780_2"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_3 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_3)

]]></Node>
<StgValue><ssdm name="index_3"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_21 = trunc i32 %index_3 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_21"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_84 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_3, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_25 = icmp ne i22 %tmp_84, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_25"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_3 = select i1 %icmp_ln780_25, i10 -1, i10 %trunc_ln780_21

]]></Node>
<StgValue><ssdm name="select_ln780_3"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_4 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_4)

]]></Node>
<StgValue><ssdm name="index_4"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_22 = trunc i32 %index_4 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_22"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_85 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_4, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_26 = icmp ne i22 %tmp_85, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_26"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_4 = select i1 %icmp_ln780_26, i10 -1, i10 %trunc_ln780_22

]]></Node>
<StgValue><ssdm name="select_ln780_4"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_5 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_5)

]]></Node>
<StgValue><ssdm name="index_5"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_23 = trunc i32 %index_5 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_23"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_86 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_5, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_27 = icmp ne i22 %tmp_86, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_27"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_5 = select i1 %icmp_ln780_27, i10 -1, i10 %trunc_ln780_23

]]></Node>
<StgValue><ssdm name="select_ln780_5"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_6 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_6)

]]></Node>
<StgValue><ssdm name="index_6"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_24 = trunc i32 %index_6 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_24"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_87 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_6, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_28 = icmp ne i22 %tmp_87, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_28"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_6 = select i1 %icmp_ln780_28, i10 -1, i10 %trunc_ln780_24

]]></Node>
<StgValue><ssdm name="select_ln780_6"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_7 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_7)

]]></Node>
<StgValue><ssdm name="index_7"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_25 = trunc i32 %index_7 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_25"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_88 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_7, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_29 = icmp ne i22 %tmp_88, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_29"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_7 = select i1 %icmp_ln780_29, i10 -1, i10 %trunc_ln780_25

]]></Node>
<StgValue><ssdm name="select_ln780_7"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_8 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_8)

]]></Node>
<StgValue><ssdm name="index_8"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_26 = trunc i32 %index_8 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_26"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_89 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_8, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_30 = icmp ne i22 %tmp_89, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_30"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_8 = select i1 %icmp_ln780_30, i10 -1, i10 %trunc_ln780_26

]]></Node>
<StgValue><ssdm name="select_ln780_8"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_9 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_9)

]]></Node>
<StgValue><ssdm name="index_9"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_27 = trunc i32 %index_9 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_27"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_90 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_9, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_31 = icmp ne i22 %tmp_90, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_31"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_9 = select i1 %icmp_ln780_31, i10 -1, i10 %trunc_ln780_27

]]></Node>
<StgValue><ssdm name="select_ln780_9"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_s = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_s)

]]></Node>
<StgValue><ssdm name="index_s"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_28 = trunc i32 %index_s to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_28"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_91 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_s, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_32 = icmp ne i22 %tmp_91, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_32"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_10 = select i1 %icmp_ln780_32, i10 -1, i10 %trunc_ln780_28

]]></Node>
<StgValue><ssdm name="select_ln780_10"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_10 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_10)

]]></Node>
<StgValue><ssdm name="index_10"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_29 = trunc i32 %index_10 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_29"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_92 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_10, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_33 = icmp ne i22 %tmp_92, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_33"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_11 = select i1 %icmp_ln780_33, i10 -1, i10 %trunc_ln780_29

]]></Node>
<StgValue><ssdm name="select_ln780_11"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_11 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_11_14)

]]></Node>
<StgValue><ssdm name="index_11"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_30 = trunc i32 %index_11 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_30"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_93 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_11, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_34 = icmp ne i22 %tmp_93, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_34"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_12 = select i1 %icmp_ln780_34, i10 -1, i10 %trunc_ln780_30

]]></Node>
<StgValue><ssdm name="select_ln780_12"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_12 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_12)

]]></Node>
<StgValue><ssdm name="index_12"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_31 = trunc i32 %index_12 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_31"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_94 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_12, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_35 = icmp ne i22 %tmp_94, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_35"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_13 = select i1 %icmp_ln780_35, i10 -1, i10 %trunc_ln780_31

]]></Node>
<StgValue><ssdm name="select_ln780_13"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_13 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_2_13)

]]></Node>
<StgValue><ssdm name="index_13"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_32 = trunc i32 %index_13 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_32"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_95 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_13, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_36 = icmp ne i22 %tmp_95, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_36"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_14 = select i1 %icmp_ln780_36, i10 -1, i10 %trunc_ln780_32

]]></Node>
<StgValue><ssdm name="select_ln780_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781 = zext i10 %select_ln780 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781

]]></Node>
<StgValue><ssdm name="selu_table3_addr"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load = load float* %selu_table3_addr, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_23 = zext i10 %select_ln780_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_23"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_1 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_23

]]></Node>
<StgValue><ssdm name="selu_table3_addr_1"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_1 = load float* %selu_table3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_1"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_24 = zext i10 %select_ln780_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_24"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_2 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_24

]]></Node>
<StgValue><ssdm name="selu_table3_addr_2"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_2 = load float* %selu_table3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_2"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_25 = zext i10 %select_ln780_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_25"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_3 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_25

]]></Node>
<StgValue><ssdm name="selu_table3_addr_3"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_3 = load float* %selu_table3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_3"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_26 = zext i10 %select_ln780_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_26"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_4 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_26

]]></Node>
<StgValue><ssdm name="selu_table3_addr_4"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_4 = load float* %selu_table3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_4"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_27 = zext i10 %select_ln780_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_27"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_5 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_27

]]></Node>
<StgValue><ssdm name="selu_table3_addr_5"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_5 = load float* %selu_table3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_5"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %18

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_28 = zext i10 %select_ln780_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_28"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_6 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_28

]]></Node>
<StgValue><ssdm name="selu_table3_addr_6"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_6 = load float* %selu_table3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_6"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_29 = zext i10 %select_ln780_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_29"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_7 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_29

]]></Node>
<StgValue><ssdm name="selu_table3_addr_7"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_7 = load float* %selu_table3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_7"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %24

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_30 = zext i10 %select_ln780_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_30"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_8 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_30

]]></Node>
<StgValue><ssdm name="selu_table3_addr_8"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_8 = load float* %selu_table3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_8"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_31 = zext i10 %select_ln780_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_31"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_9 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_31

]]></Node>
<StgValue><ssdm name="selu_table3_addr_9"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_9 = load float* %selu_table3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_9"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %30

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_32 = zext i10 %select_ln780_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_32"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_10 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_32

]]></Node>
<StgValue><ssdm name="selu_table3_addr_10"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_10 = load float* %selu_table3_addr_10, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_10"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %33

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_33 = zext i10 %select_ln780_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_33"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_11 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_33

]]></Node>
<StgValue><ssdm name="selu_table3_addr_11"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_11 = load float* %selu_table3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_11"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %36

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_34 = zext i10 %select_ln780_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_34"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_12 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_34

]]></Node>
<StgValue><ssdm name="selu_table3_addr_12"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_12 = load float* %selu_table3_addr_12, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_12"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %39

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_35 = zext i10 %select_ln780_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_35"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_13 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_35

]]></Node>
<StgValue><ssdm name="selu_table3_addr_13"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_13 = load float* %selu_table3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_13"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %42

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_36 = zext i10 %select_ln780_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_36"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table3_addr_14 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_36

]]></Node>
<StgValue><ssdm name="selu_table3_addr_14"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_14 = load float* %selu_table3_addr_14, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_14"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %44

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_70:15  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_70:16  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln765"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_70:17  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load = load float* %selu_table3_addr, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_0_write_assign = phi float [ %selu_table3_load, %1 ], [ %tmp_3, %0 ]

]]></Node>
<StgValue><ssdm name="res_0_write_assign"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_1 = load float* %selu_table3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_1"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_1_write_assign = phi float [ %selu_table3_load_1, %4 ], [ %tmp_3_1, %2 ]

]]></Node>
<StgValue><ssdm name="res_1_write_assign"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_2 = load float* %selu_table3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_2"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_2_write_assign = phi float [ %selu_table3_load_2, %7 ], [ %tmp_3_2, %5 ]

]]></Node>
<StgValue><ssdm name="res_2_write_assign"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_3 = load float* %selu_table3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_3"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_3_write_assign = phi float [ %selu_table3_load_3, %10 ], [ %tmp_3_3, %8 ]

]]></Node>
<StgValue><ssdm name="res_3_write_assign"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_4 = load float* %selu_table3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_4"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_4_write_assign = phi float [ %selu_table3_load_4, %13 ], [ %tmp_3_4, %11 ]

]]></Node>
<StgValue><ssdm name="res_4_write_assign"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_5 = load float* %selu_table3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_5"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_5_write_assign = phi float [ %selu_table3_load_5, %16 ], [ %tmp_3_5, %14 ]

]]></Node>
<StgValue><ssdm name="res_5_write_assign"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_6 = load float* %selu_table3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_6"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_6_write_assign = phi float [ %selu_table3_load_6, %19 ], [ %tmp_3_6, %17 ]

]]></Node>
<StgValue><ssdm name="res_6_write_assign"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_7 = load float* %selu_table3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_7"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_7_write_assign = phi float [ %selu_table3_load_7, %22 ], [ %tmp_3_7, %20 ]

]]></Node>
<StgValue><ssdm name="res_7_write_assign"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_8 = load float* %selu_table3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_8"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_8_write_assign = phi float [ %selu_table3_load_8, %25 ], [ %tmp_3_8, %23 ]

]]></Node>
<StgValue><ssdm name="res_8_write_assign"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_9 = load float* %selu_table3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_9"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_9_write_assign = phi float [ %selu_table3_load_9, %28 ], [ %tmp_3_9, %26 ]

]]></Node>
<StgValue><ssdm name="res_9_write_assign"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_10 = load float* %selu_table3_addr_10, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_10"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_10_write_assign = phi float [ %selu_table3_load_10, %31 ], [ %tmp_3_s, %29 ]

]]></Node>
<StgValue><ssdm name="res_10_write_assign"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_11 = load float* %selu_table3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_11"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_11_write_assign = phi float [ %selu_table3_load_11, %34 ], [ %tmp_3_10, %32 ]

]]></Node>
<StgValue><ssdm name="res_11_write_assign"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_12 = load float* %selu_table3_addr_12, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_12"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %39

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_12_write_assign = phi float [ %selu_table3_load_12, %37 ], [ %tmp_3_11, %35 ]

]]></Node>
<StgValue><ssdm name="res_12_write_assign"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_13 = load float* %selu_table3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_13"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %42

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_13_write_assign = phi float [ %selu_table3_load_13, %40 ], [ %tmp_3_12_15, %38 ]

]]></Node>
<StgValue><ssdm name="res_13_write_assign"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table3_load_14 = load float* %selu_table3_addr_14, align 4

]]></Node>
<StgValue><ssdm name="selu_table3_load_14"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_14_write_assign = phi float [ %selu_table3_load_14, %43 ], [ %tmp_3_13, %41 ]

]]></Node>
<StgValue><ssdm name="res_14_write_assign"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:1  %mrv = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } undef, float %res_0_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:2  %mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv, float %res_1_write_assign, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:3  %mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_1, float %res_2_write_assign, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:4  %mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_2, float %res_3_write_assign, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:5  %mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_3, float %res_4_write_assign, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:6  %mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_4, float %res_5_write_assign, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:7  %mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_5, float %res_6_write_assign, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:8  %mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_6, float %res_7_write_assign, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:9  %mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_7, float %res_8_write_assign, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:10  %mrv_9 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_8, float %res_9_write_assign, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:11  %mrv_s = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_9, float %res_10_write_assign, 10

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:12  %mrv_10 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_s, float %res_11_write_assign, 11

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:13  %mrv_11 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_10, float %res_12_write_assign, 12

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:14  %mrv_12 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_11, float %res_13_write_assign, 13

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="480" op_0_bw="480" op_1_bw="32">
<![CDATA[
:15  %mrv_13 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_12, float %res_14_write_assign, 14

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="480">
<![CDATA[
:16  ret { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_13

]]></Node>
<StgValue><ssdm name="ret_ln784"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
