MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  133.80ps 133.80ps 133.80ps 133.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  121.50ps 121.50ps 121.50ps 121.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  102.80ps 102.80ps 102.80ps 102.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  109.20ps 109.20ps 109.20ps 109.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  119.50ps 119.50ps 119.50ps 119.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  106.00ps 106.00ps 106.00ps 106.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  103.20ps 103.20ps 103.20ps 103.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  107.50ps 107.50ps 107.50ps 107.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  114.20ps 114.20ps 114.20ps 114.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  109.00ps 109.00ps 109.00ps 109.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  116.60ps 116.60ps 116.60ps 116.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  104.40ps 104.40ps 104.40ps 104.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  102.00ps 102.00ps 102.00ps 102.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  105.30ps 105.30ps 105.30ps 105.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  121.50ps 121.50ps 121.50ps 121.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  106.70ps 106.70ps 106.70ps 106.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  47.80ps 47.80ps 47.80ps 47.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  122.80ps 122.80ps 122.80ps 122.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  93.40ps 93.40ps 93.40ps 93.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  93.50ps 93.50ps 93.50ps 93.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  112.60ps 112.60ps 112.60ps 112.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  87.60ps 87.60ps 87.60ps 87.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  104.20ps 104.20ps 104.20ps 104.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  111.30ps 111.30ps 111.30ps 111.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  114.40ps 114.40ps 114.40ps 114.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  81.40ps 81.40ps 81.40ps 81.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  108.10ps 108.10ps 108.10ps 108.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  93.70ps 93.70ps 93.70ps 93.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  89.20ps 89.20ps 89.20ps 89.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  99.60ps 99.60ps 99.60ps 99.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  104.30ps 104.30ps 104.30ps 104.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  97.00ps 97.00ps 97.00ps 97.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  66.70ps 66.70ps 66.70ps 66.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  102.00ps 102.00ps 102.00ps 102.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  77.00ps 77.00ps 77.00ps 77.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  112.40ps 112.40ps 112.40ps 112.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  102.20ps 102.20ps 102.20ps 102.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  86.00ps 86.00ps 86.00ps 86.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  109.80ps 109.80ps 109.80ps 109.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  102.70ps 102.70ps 102.70ps 102.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  88.00ps 88.00ps 88.00ps 88.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  121.70ps 121.70ps 121.70ps 121.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  91.30ps 91.30ps 91.30ps 91.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  75.40ps 75.40ps 75.40ps 75.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  92.80ps 92.80ps 92.80ps 92.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  104.00ps 104.00ps 104.00ps 104.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  92.00ps 92.00ps 92.00ps 92.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  93.20ps 93.20ps 93.20ps 93.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  106.40ps 106.40ps 106.40ps 106.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  63.80ps 63.80ps 63.80ps 63.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  97.80ps 97.80ps 97.80ps 97.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  111.70ps 111.70ps 111.70ps 111.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  111.30ps 111.30ps 111.30ps 111.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  118.10ps 118.10ps 118.10ps 118.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  120.80ps 120.80ps 120.80ps 120.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  94.30ps 94.30ps 94.30ps 94.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  79.90ps 79.90ps 79.90ps 79.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  102.40ps 102.40ps 102.40ps 102.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  100.80ps 100.80ps 100.80ps 100.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  81.70ps 81.70ps 81.70ps 81.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  51.40ps 51.40ps 51.40ps 51.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  50.40ps 50.40ps 50.40ps 50.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  96.70ps 96.70ps 96.70ps 96.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  105.30ps 105.30ps 105.30ps 105.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  93.50ps 93.50ps 93.50ps 93.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  89.70ps 89.70ps 89.70ps 89.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  94.90ps 94.90ps 94.90ps 94.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  90.00ps 90.00ps 90.00ps 90.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  90.40ps 90.40ps 90.40ps 90.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  111.10ps 111.10ps 111.10ps 111.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  92.70ps 92.70ps 92.70ps 92.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  86.00ps 86.00ps 86.00ps 86.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  92.80ps 92.80ps 92.80ps 92.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  109.30ps 109.30ps 109.30ps 109.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  69.20ps 69.20ps 69.20ps 69.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  77.10ps 77.10ps 77.10ps 77.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  70.60ps 70.60ps 70.60ps 70.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  106.10ps 106.10ps 106.10ps 106.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  90.00ps 90.00ps 90.00ps 90.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  104.00ps 104.00ps 104.00ps 104.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  83.80ps 83.80ps 83.80ps 83.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  47.20ps 47.20ps 47.20ps 47.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  78.40ps 78.40ps 78.40ps 78.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  100.30ps 100.30ps 100.30ps 100.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  111.00ps 111.00ps 111.00ps 111.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  78.20ps 78.20ps 78.20ps 78.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  88.70ps 88.70ps 88.70ps 88.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  100.20ps 100.20ps 100.20ps 100.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  85.10ps 85.10ps 85.10ps 85.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  99.70ps 99.70ps 99.70ps 99.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  94.90ps 94.90ps 94.90ps 94.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  80.20ps 80.20ps 80.20ps 80.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  78.40ps 78.40ps 78.40ps 78.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  86.00ps 86.00ps 86.00ps 86.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  91.00ps 91.00ps 91.00ps 91.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  88.70ps 88.70ps 88.70ps 88.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  85.20ps 85.20ps 85.20ps 85.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  82.80ps 82.80ps 82.80ps 82.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  85.90ps 85.90ps 85.90ps 85.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  84.10ps 84.10ps 84.10ps 84.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  79.70ps 79.70ps 79.70ps 79.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  84.80ps 84.80ps 84.80ps 84.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  93.00ps 93.00ps 93.00ps 93.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  98.50ps 98.50ps 98.50ps 98.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  31.00ps 31.00ps 31.00ps 31.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  79.60ps 79.60ps 79.60ps 79.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  89.50ps 89.50ps 89.50ps 89.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  86.20ps 86.20ps 86.20ps 86.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  71.20ps 71.20ps 71.20ps 71.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  70.80ps 70.80ps 70.80ps 70.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  62.10ps 62.10ps 62.10ps 62.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  89.30ps 89.30ps 89.30ps 89.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  85.30ps 85.30ps 85.30ps 85.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  66.60ps 66.60ps 66.60ps 66.60ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  78.60ps 78.60ps 78.60ps 78.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[5]/CLK  30.90ps 30.90ps 30.90ps 30.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  72.80ps 72.80ps 72.80ps 72.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  28.80ps 28.80ps 28.80ps 28.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  17.60ps 17.60ps 17.60ps 17.60ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  68.90ps 68.90ps 68.90ps 68.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  38.80ps 38.80ps 38.80ps 38.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  28.40ps 28.40ps 28.40ps 28.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[13]/CLK  11.70ps 11.70ps 11.70ps 11.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  54.40ps 54.40ps 54.40ps 54.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  49.40ps 49.40ps 49.40ps 49.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  57.20ps 57.20ps 57.20ps 57.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  14.90ps 14.90ps 14.90ps 14.90ps 0pf view_tc
