# RISC-V Assembly Instructions Breakdown

## **1. `lui a0, 0x2b`**  
**Opcode (U-Type):** `0110111`  
**Registers:** `rd = a0 (00101)`  
**Immediate:** `0x2b (0000000000101011)`  

| imm[31:12] | rd (`a0`) | opcode  |
|------------|---------|---------|
| 0000000000101011 | 00101 | 0110111 |

---

